
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f198  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801f338  0801f338  00020338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021058  08021058  00025f18  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08021058  08021058  00022058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021060  08021060  00025f18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08021060  08021060  00022060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021070  08021070  00022070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002f18  20000000  08021074  00023000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e988  20002f18  08023f8c  00025f18  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200118a0  08023f8c  000268a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00025f18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024753  00000000  00000000  00025f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052b1  00000000  00000000  0004a69b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  0004f950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001507  00000000  00000000  00051478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fcbb  00000000  00000000  0005297f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027c65  00000000  00000000  0007263a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad4dd  00000000  00000000  0009a29f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  0014777c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008504  00000000  00000000  001477e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0014fcec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002f18 	.word	0x20002f18
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801f320 	.word	0x0801f320

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002f1c 	.word	0x20002f1c
 80001dc:	0801f320 	.word	0x0801f320

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 f8c0 	bl	8009214 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 f82f 	bl	8009230 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006b3c 	.word	0x20006b3c
 8001204:	20006b48 	.word	0x20006b48
 8001208:	20006b40 	.word	0x20006b40
 800120c:	20006b34 	.word	0x20006b34
 8001210:	20006b44 	.word	0x20006b44

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f007 ffb8 	bl	8009214 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f007 ffba 	bl	8009230 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006b48 	.word	0x20006b48
 80012c8:	20006b40 	.word	0x20006b40

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006b48 	.word	0x20006b48

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f007 ff7f 	bl	8009214 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b fdca 	bl	801cee2 <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f007 ff6c 	bl	8009230 <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f007 ff52 	bl	8009214 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f007 ff48 	bl	8009230 <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002f34 	.word	0x20002f34
 800145c:	20006b34 	.word	0x20006b34
 8001460:	20006b3c 	.word	0x20006b3c
 8001464:	20006b44 	.word	0x20006b44
 8001468:	20006b40 	.word	0x20006b40
 800146c:	20006b48 	.word	0x20006b48

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006b34 	.word	0x20006b34
 8001520:	20006b3c 	.word	0x20006b3c

08001524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <MX_DMA_Init+0x4c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	2010      	movs	r0, #16
 800154c:	f001 fd71 	bl	8003032 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001550:	2010      	movs	r0, #16
 8001552:	f001 fd8a 	bl	800306a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	2011      	movs	r0, #17
 800155c:	f001 fd69 	bl	8003032 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001560:	2011      	movs	r0, #17
 8001562:	f001 fd82 	bl	800306a <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <MX_FREERTOS_Init+0x38>)
 800157a:	2100      	movs	r1, #0
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_FREERTOS_Init+0x3c>)
 800157e:	f006 fd55 	bl	800802c <osThreadNew>
 8001582:	4603      	mov	r3, r0
 8001584:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <MX_FREERTOS_Init+0x40>)
 8001586:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001588:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_FREERTOS_Init+0x44>)
 800158a:	2100      	movs	r1, #0
 800158c:	480b      	ldr	r0, [pc, #44]	@ (80015bc <MX_FREERTOS_Init+0x48>)
 800158e:	f006 fd4d 	bl	800802c <osThreadNew>
 8001592:	4603      	mov	r3, r0
 8001594:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <MX_FREERTOS_Init+0x4c>)
 8001596:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001598:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <MX_FREERTOS_Init+0x50>)
 800159a:	2100      	movs	r1, #0
 800159c:	480a      	ldr	r0, [pc, #40]	@ (80015c8 <MX_FREERTOS_Init+0x54>)
 800159e:	f006 fd45 	bl	800802c <osThreadNew>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a09      	ldr	r2, [pc, #36]	@ (80015cc <MX_FREERTOS_Init+0x58>)
 80015a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	0801f460 	.word	0x0801f460
 80015b0:	080015d1 	.word	0x080015d1
 80015b4:	20006b4c 	.word	0x20006b4c
 80015b8:	0801f484 	.word	0x0801f484
 80015bc:	08001891 	.word	0x08001891
 80015c0:	20006b50 	.word	0x20006b50
 80015c4:	0801f4a8 	.word	0x0801f4a8
 80015c8:	08001931 	.word	0x08001931
 80015cc:	20006b54 	.word	0x20006b54

080015d0 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 80015d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015d4:	b0be      	sub	sp, #248	@ 0xf8
 80015d6:	af02      	add	r7, sp, #8
 80015d8:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80015da:	4b8d      	ldr	r3, [pc, #564]	@ (8001810 <Task_pub_sub+0x240>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	4b8d      	ldr	r3, [pc, #564]	@ (8001814 <Task_pub_sub+0x244>)
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4b8d      	ldr	r3, [pc, #564]	@ (8001818 <Task_pub_sub+0x248>)
 80015e4:	4a8d      	ldr	r2, [pc, #564]	@ (800181c <Task_pub_sub+0x24c>)
 80015e6:	498e      	ldr	r1, [pc, #568]	@ (8001820 <Task_pub_sub+0x250>)
 80015e8:	2001      	movs	r0, #1
 80015ea:	f00e f85d 	bl	800f6a8 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80015ee:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00d ff7e 	bl	800f4f4 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80015f8:	4b8a      	ldr	r3, [pc, #552]	@ (8001824 <Task_pub_sub+0x254>)
 80015fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80015fe:	4b8a      	ldr	r3, [pc, #552]	@ (8001828 <Task_pub_sub+0x258>)
 8001600:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8001604:	4b89      	ldr	r3, [pc, #548]	@ (800182c <Task_pub_sub+0x25c>)
 8001606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800160a:	4b89      	ldr	r3, [pc, #548]	@ (8001830 <Task_pub_sub+0x260>)
 800160c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001610:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001614:	4618      	mov	r0, r3
 8001616:	f00d ff89 	bl	800f52c <rcutils_set_default_allocator>
 800161a:	4603      	mov	r3, r0
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <Task_pub_sub+0x5e>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8001626:	219e      	movs	r1, #158	@ 0x9e
 8001628:	4882      	ldr	r0, [pc, #520]	@ (8001834 <Task_pub_sub+0x264>)
 800162a:	f01b f93d 	bl	801c8a8 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 800162e:	4c82      	ldr	r4, [pc, #520]	@ (8001838 <Task_pub_sub+0x268>)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f00d ff6b 	bl	800f510 <rcutils_get_default_allocator>
 800163a:	4625      	mov	r5, r4
 800163c:	f107 0418 	add.w	r4, r7, #24
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	6823      	ldr	r3, [r4, #0]
 8001646:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8001648:	4b7b      	ldr	r3, [pc, #492]	@ (8001838 <Task_pub_sub+0x268>)
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	487b      	ldr	r0, [pc, #492]	@ (800183c <Task_pub_sub+0x26c>)
 8001650:	f00d fe28 	bl	800f2a4 <rclc_support_init>


	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 8001654:	4b79      	ldr	r3, [pc, #484]	@ (800183c <Task_pub_sub+0x26c>)
 8001656:	4a7a      	ldr	r2, [pc, #488]	@ (8001840 <Task_pub_sub+0x270>)
 8001658:	497a      	ldr	r1, [pc, #488]	@ (8001844 <Task_pub_sub+0x274>)
 800165a:	487b      	ldr	r0, [pc, #492]	@ (8001848 <Task_pub_sub+0x278>)
 800165c:	f00d fe6c 	bl	800f338 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 8001660:	f00c fe2a 	bl	800e2b8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001664:	4602      	mov	r2, r0
 8001666:	4b79      	ldr	r3, [pc, #484]	@ (800184c <Task_pub_sub+0x27c>)
 8001668:	4977      	ldr	r1, [pc, #476]	@ (8001848 <Task_pub_sub+0x278>)
 800166a:	4879      	ldr	r0, [pc, #484]	@ (8001850 <Task_pub_sub+0x280>)
 800166c:	f00d fea0 	bl	800f3b0 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 8001670:	f00b f97e 	bl	800c970 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001674:	4602      	mov	r2, r0
 8001676:	4b77      	ldr	r3, [pc, #476]	@ (8001854 <Task_pub_sub+0x284>)
 8001678:	4973      	ldr	r1, [pc, #460]	@ (8001848 <Task_pub_sub+0x278>)
 800167a:	4877      	ldr	r0, [pc, #476]	@ (8001858 <Task_pub_sub+0x288>)
 800167c:	f00d fecc 	bl	800f418 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 8001680:	f00e fe46 	bl	8010310 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 8001684:	4602      	mov	r2, r0
 8001686:	4b75      	ldr	r3, [pc, #468]	@ (800185c <Task_pub_sub+0x28c>)
 8001688:	496f      	ldr	r1, [pc, #444]	@ (8001848 <Task_pub_sub+0x278>)
 800168a:	4875      	ldr	r0, [pc, #468]	@ (8001860 <Task_pub_sub+0x290>)
 800168c:	f00d fe90 	bl	800f3b0 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 50;
 8001690:	2332      	movs	r3, #50	@ 0x32
 8001692:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
	RCCHECK(rclc_timer_init_default2(
 8001696:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800169a:	2200      	movs	r2, #0
 800169c:	613b      	str	r3, [r7, #16]
 800169e:	617a      	str	r2, [r7, #20]
 80016a0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016a4:	4622      	mov	r2, r4
 80016a6:	462b      	mov	r3, r5
 80016a8:	f04f 0000 	mov.w	r0, #0
 80016ac:	f04f 0100 	mov.w	r1, #0
 80016b0:	0159      	lsls	r1, r3, #5
 80016b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016b6:	0150      	lsls	r0, r2, #5
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4621      	mov	r1, r4
 80016be:	ebb2 0801 	subs.w	r8, r2, r1
 80016c2:	4629      	mov	r1, r5
 80016c4:	eb63 0901 	sbc.w	r9, r3, r1
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	f04f 0300 	mov.w	r3, #0
 80016d0:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80016d4:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80016d8:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80016dc:	4690      	mov	r8, r2
 80016de:	4699      	mov	r9, r3
 80016e0:	4623      	mov	r3, r4
 80016e2:	eb18 0a03 	adds.w	sl, r8, r3
 80016e6:	462b      	mov	r3, r5
 80016e8:	eb49 0b03 	adc.w	fp, r9, r3
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80016fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001700:	ebb2 010a 	subs.w	r1, r2, sl
 8001704:	6039      	str	r1, [r7, #0]
 8001706:	eb63 030b 	sbc.w	r3, r3, fp
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001710:	4603      	mov	r3, r0
 8001712:	4622      	mov	r2, r4
 8001714:	189b      	adds	r3, r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	462b      	mov	r3, r5
 800171a:	460a      	mov	r2, r1
 800171c:	eb42 0303 	adc.w	r3, r2, r3
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001726:	f107 00cc 	add.w	r0, r7, #204	@ 0xcc
 800172a:	2101      	movs	r1, #1
 800172c:	9101      	str	r1, [sp, #4]
 800172e:	494d      	ldr	r1, [pc, #308]	@ (8001864 <Task_pub_sub+0x294>)
 8001730:	9100      	str	r1, [sp, #0]
 8001732:	4942      	ldr	r1, [pc, #264]	@ (800183c <Task_pub_sub+0x26c>)
 8001734:	f00d fea4 	bl	800f480 <rclc_timer_init_default2>
 8001738:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 800173c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001740:	2b00      	cmp	r3, #0
 8001742:	d005      	beq.n	8001750 <Task_pub_sub+0x180>
 8001744:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001748:	21c2      	movs	r1, #194	@ 0xc2
 800174a:	4847      	ldr	r0, [pc, #284]	@ (8001868 <Task_pub_sub+0x298>)
 800174c:	f01b f8ac 	bl	801c8a8 <iprintf>
		RCL_MS_TO_NS(timer_timeout),
		timer_callback,
		true));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8001750:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001754:	4618      	mov	r0, r3
 8001756:	f00d fb21 	bl	800ed9c <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 800175a:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800175e:	4b36      	ldr	r3, [pc, #216]	@ (8001838 <Task_pub_sub+0x268>)
 8001760:	2202      	movs	r2, #2
 8001762:	4936      	ldr	r1, [pc, #216]	@ (800183c <Task_pub_sub+0x26c>)
 8001764:	f00d fb24 	bl	800edb0 <rclc_executor_init>


	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8001768:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800176c:	2300      	movs	r3, #0
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	4b3e      	ldr	r3, [pc, #248]	@ (800186c <Task_pub_sub+0x29c>)
 8001772:	4a3f      	ldr	r2, [pc, #252]	@ (8001870 <Task_pub_sub+0x2a0>)
 8001774:	4938      	ldr	r1, [pc, #224]	@ (8001858 <Task_pub_sub+0x288>)
 8001776:	f00d fb87 	bl	800ee88 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 800177a:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800177e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f00d fbb3 	bl	800eef0 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(1) != RMW_RET_OK) {
 800178a:	2001      	movs	r0, #1
 800178c:	f00e f950 	bl	800fa30 <rmw_uros_sync_session>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d002      	beq.n	800179c <Task_pub_sub+0x1cc>
        printf("Time sync failed\n");
 8001796:	4837      	ldr	r0, [pc, #220]	@ (8001874 <Task_pub_sub+0x2a4>)
 8001798:	f01b f8ee 	bl	801c978 <puts>
    }
    // init data odom
    odom_msg.header.frame_id.data = "odom";
 800179c:	4b36      	ldr	r3, [pc, #216]	@ (8001878 <Task_pub_sub+0x2a8>)
 800179e:	4a37      	ldr	r2, [pc, #220]	@ (800187c <Task_pub_sub+0x2ac>)
 80017a0:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80017a2:	4b35      	ldr	r3, [pc, #212]	@ (8001878 <Task_pub_sub+0x2a8>)
 80017a4:	4a36      	ldr	r2, [pc, #216]	@ (8001880 <Task_pub_sub+0x2b0>)
 80017a6:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80017a8:	4b36      	ldr	r3, [pc, #216]	@ (8001884 <Task_pub_sub+0x2b4>)
 80017aa:	4a34      	ldr	r2, [pc, #208]	@ (800187c <Task_pub_sub+0x2ac>)
 80017ac:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 80017ae:	4b35      	ldr	r3, [pc, #212]	@ (8001884 <Task_pub_sub+0x2b4>)
 80017b0:	4a33      	ldr	r2, [pc, #204]	@ (8001880 <Task_pub_sub+0x2b0>)
 80017b2:	615a      	str	r2, [r3, #20]
    int counter = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
	while(1) {
		cnt_pub++;
 80017ba:	4b33      	ldr	r3, [pc, #204]	@ (8001888 <Task_pub_sub+0x2b8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a31      	ldr	r2, [pc, #196]	@ (8001888 <Task_pub_sub+0x2b8>)
 80017c2:	6013      	str	r3, [r2, #0]
		if (++counter % 100 == 0) {
 80017c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80017c8:	3301      	adds	r3, #1
 80017ca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80017ce:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80017d2:	4b2e      	ldr	r3, [pc, #184]	@ (800188c <Task_pub_sub+0x2bc>)
 80017d4:	fb83 1302 	smull	r1, r3, r3, r2
 80017d8:	1159      	asrs	r1, r3, #5
 80017da:	17d3      	asrs	r3, r2, #31
 80017dc:	1acb      	subs	r3, r1, r3
 80017de:	2164      	movs	r1, #100	@ 0x64
 80017e0:	fb01 f303 	mul.w	r3, r1, r3
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <Task_pub_sub+0x220>
		    rmw_uros_sync_session(100);
 80017ea:	2064      	movs	r0, #100	@ 0x64
 80017ec:	f00e f920 	bl	800fa30 <rmw_uros_sync_session>
		}
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80017f0:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80017f4:	a304      	add	r3, pc, #16	@ (adr r3, 8001808 <Task_pub_sub+0x238>)
 80017f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fa:	4608      	mov	r0, r1
 80017fc:	f00d fbec 	bl	800efd8 <rclc_executor_spin_some>
		vTaskDelay(pdMS_TO_TICKS(1));
 8001800:	2001      	movs	r0, #1
 8001802:	f007 fc61 	bl	80090c8 <vTaskDelay>
		cnt_pub++;
 8001806:	e7d8      	b.n	80017ba <Task_pub_sub+0x1ea>
 8001808:	05f5e100 	.word	0x05f5e100
 800180c:	00000000 	.word	0x00000000
 8001810:	08002c55 	.word	0x08002c55
 8001814:	08002bed 	.word	0x08002bed
 8001818:	08002bcd 	.word	0x08002bcd
 800181c:	08002ba1 	.word	0x08002ba1
 8001820:	20006ea8 	.word	0x20006ea8
 8001824:	08001ead 	.word	0x08001ead
 8001828:	08001ef1 	.word	0x08001ef1
 800182c:	08001f29 	.word	0x08001f29
 8001830:	08001f95 	.word	0x08001f95
 8001834:	0801f358 	.word	0x0801f358
 8001838:	2000c2b4 	.word	0x2000c2b4
 800183c:	2000c2c8 	.word	0x2000c2c8
 8001840:	0801f380 	.word	0x0801f380
 8001844:	0801f384 	.word	0x0801f384
 8001848:	2000c2fc 	.word	0x2000c2fc
 800184c:	0801f390 	.word	0x0801f390
 8001850:	2000c2a8 	.word	0x2000c2a8
 8001854:	0801f39c 	.word	0x0801f39c
 8001858:	2000c2b0 	.word	0x2000c2b0
 800185c:	0801f3a8 	.word	0x0801f3a8
 8001860:	2000c2ac 	.word	0x2000c2ac
 8001864:	0800c579 	.word	0x0800c579
 8001868:	0801f3ac 	.word	0x0801f3ac
 800186c:	0800c889 	.word	0x0800c889
 8001870:	2000c638 	.word	0x2000c638
 8001874:	0801f3d8 	.word	0x0801f3d8
 8001878:	2000c308 	.word	0x2000c308
 800187c:	0801f3ec 	.word	0x0801f3ec
 8001880:	0801f3f4 	.word	0x0801f3f4
 8001884:	2000c5d0 	.word	0x2000c5d0
 8001888:	2000c210 	.word	0x2000c210
 800188c:	51eb851f 	.word	0x51eb851f

08001890 <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  MPU6050_Read_All(&MPU6050);
 8001898:	4806      	ldr	r0, [pc, #24]	@ (80018b4 <Task_IMU+0x24>)
 800189a:	f009 fd95 	bl	800b3c8 <MPU6050_Read_All>
	  cnt_imu++;
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <Task_IMU+0x28>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	3301      	adds	r3, #1
 80018a4:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <Task_IMU+0x28>)
 80018a6:	6013      	str	r3, [r2, #0]
	  vTaskDelay(pdMS_TO_TICKS(1));
 80018a8:	2001      	movs	r0, #1
 80018aa:	f007 fc0d 	bl	80090c8 <vTaskDelay>
	  MPU6050_Read_All(&MPU6050);
 80018ae:	bf00      	nop
 80018b0:	e7f2      	b.n	8001898 <Task_IMU+0x8>
 80018b2:	bf00      	nop
 80018b4:	2000c240 	.word	0x2000c240
 80018b8:	2000c214 	.word	0x2000c214

080018bc <HAL_TIM_PeriodElapsedCallback>:
* @brief Function implementing the myTask03 thread.
* @param argument: Not used
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d11d      	bne.n	800190a <HAL_TIM_PeriodElapsedCallback+0x4e>
      Motor_GetSpeed(&Left_motor);
 80018ce:	4812      	ldr	r0, [pc, #72]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018d0:	f009 f99e 	bl	800ac10 <Motor_GetSpeed>
      vl_cur = Left_motor.cur_speed;
 80018d4:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018d6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018da:	4910      	ldr	r1, [pc, #64]	@ (800191c <HAL_TIM_PeriodElapsedCallback+0x60>)
 80018dc:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&LPID);
 80018e0:	480f      	ldr	r0, [pc, #60]	@ (8001920 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80018e2:	f00a f971 	bl	800bbc8 <PID_Compute>
	  Motor_GetSpeed(&Right_motor);
 80018e6:	480f      	ldr	r0, [pc, #60]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018e8:	f009 f992 	bl	800ac10 <Motor_GetSpeed>
	  vr_cur = Right_motor.cur_speed;
 80018ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018f2:	490d      	ldr	r1, [pc, #52]	@ (8001928 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80018f4:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&RPID);
 80018f8:	480c      	ldr	r0, [pc, #48]	@ (800192c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80018fa:	f00a f965 	bl	800bbc8 <PID_Compute>
      Motor_SetPwm(&Left_motor);
 80018fe:	4806      	ldr	r0, [pc, #24]	@ (8001918 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001900:	f009 f9de 	bl	800acc0 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 8001904:	4807      	ldr	r0, [pc, #28]	@ (8001924 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001906:	f009 f9db 	bl	800acc0 <Motor_SetPwm>

   }
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40010000 	.word	0x40010000
 8001918:	20006bb0 	.word	0x20006bb0
 800191c:	2000c1f0 	.word	0x2000c1f0
 8001920:	20006cc0 	.word	0x20006cc0
 8001924:	20006c00 	.word	0x20006c00
 8001928:	2000c1e8 	.word	0x2000c1e8
 800192c:	20006c50 	.word	0x20006c50

08001930 <Task_control>:
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 8001938:	4b10      	ldr	r3, [pc, #64]	@ (800197c <Task_control+0x4c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	4a0f      	ldr	r2, [pc, #60]	@ (800197c <Task_control+0x4c>)
 8001940:	6013      	str	r3, [r2, #0]
		Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 8001942:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <Task_control+0x50>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	f7ff f964 	bl	8000c18 <__aeabi_d2f>
 8001950:	4604      	mov	r4, r0
 8001952:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <Task_control+0x54>)
 8001954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	f7ff f95c 	bl	8000c18 <__aeabi_d2f>
 8001960:	4603      	mov	r3, r0
 8001962:	ee00 3a90 	vmov	s1, r3
 8001966:	ee00 4a10 	vmov	s0, r4
 800196a:	4907      	ldr	r1, [pc, #28]	@ (8001988 <Task_control+0x58>)
 800196c:	4807      	ldr	r0, [pc, #28]	@ (800198c <Task_control+0x5c>)
 800196e:	f009 fb0d 	bl	800af8c <Drive_VW>

		vTaskDelay(pdMS_TO_TICKS(1));
 8001972:	2001      	movs	r0, #1
 8001974:	f007 fba8 	bl	80090c8 <vTaskDelay>
		cnt_control++;
 8001978:	bf00      	nop
 800197a:	e7dd      	b.n	8001938 <Task_control+0x8>
 800197c:	2000c218 	.word	0x2000c218
 8001980:	2000c220 	.word	0x2000c220
 8001984:	2000c228 	.word	0x2000c228
 8001988:	20006c00 	.word	0x20006c00
 800198c:	20006bb0 	.word	0x20006bb0

08001990 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019b0:	f043 0304 	orr.w	r3, r3, #4
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0304 	and.w	r3, r3, #4
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	4b24      	ldr	r3, [pc, #144]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a23      	ldr	r2, [pc, #140]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	603b      	str	r3, [r7, #0]
 80019e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <MX_GPIO_Init+0xc8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	603b      	str	r3, [r7, #0]
 80019f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a00:	4816      	ldr	r0, [pc, #88]	@ (8001a5c <MX_GPIO_Init+0xcc>)
 8001a02:	f002 f9b7 	bl	8003d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001a0c:	4814      	ldr	r0, [pc, #80]	@ (8001a60 <MX_GPIO_Init+0xd0>)
 8001a0e:	f002 f9b1 	bl	8003d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a24:	f107 030c 	add.w	r3, r7, #12
 8001a28:	4619      	mov	r1, r3
 8001a2a:	480c      	ldr	r0, [pc, #48]	@ (8001a5c <MX_GPIO_Init+0xcc>)
 8001a2c:	f001 ff3a 	bl	80038a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a30:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a36:	2301      	movs	r3, #1
 8001a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	4619      	mov	r1, r3
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <MX_GPIO_Init+0xd0>)
 8001a4a:	f001 ff2b 	bl	80038a4 <HAL_GPIO_Init>

}
 8001a4e:	bf00      	nop
 8001a50:	3720      	adds	r7, #32
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40020800 	.word	0x40020800
 8001a60:	40020400 	.word	0x40020400

08001a64 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a68:	4b12      	ldr	r3, [pc, #72]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a6a:	4a13      	ldr	r2, [pc, #76]	@ (8001ab8 <MX_I2C1_Init+0x54>)
 8001a6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a6e:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a70:	4a12      	ldr	r2, [pc, #72]	@ (8001abc <MX_I2C1_Init+0x58>)
 8001a72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a74:	4b0f      	ldr	r3, [pc, #60]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a82:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a86:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a88:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a8e:	4b09      	ldr	r3, [pc, #36]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a94:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001aa0:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <MX_I2C1_Init+0x50>)
 8001aa2:	f002 f981 	bl	8003da8 <HAL_I2C_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001aac:	f000 f9f8 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20006b58 	.word	0x20006b58
 8001ab8:	40005400 	.word	0x40005400
 8001abc:	000186a0 	.word	0x000186a0

08001ac0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08a      	sub	sp, #40	@ 0x28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a19      	ldr	r2, [pc, #100]	@ (8001b44 <HAL_I2C_MspInit+0x84>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d12c      	bne.n	8001b3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	4b18      	ldr	r3, [pc, #96]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a17      	ldr	r2, [pc, #92]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001afe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b04:	2312      	movs	r3, #18
 8001b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b10:	2304      	movs	r3, #4
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480c      	ldr	r0, [pc, #48]	@ (8001b4c <HAL_I2C_MspInit+0x8c>)
 8001b1c:	f001 fec2 	bl	80038a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	4b08      	ldr	r3, [pc, #32]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	4a07      	ldr	r2, [pc, #28]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001b2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b30:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <HAL_I2C_MspInit+0x88>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3728      	adds	r7, #40	@ 0x28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40005400 	.word	0x40005400
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020400 	.word	0x40020400

08001b50 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	@ (8001b8c <HAL_I2C_MspDeInit+0x3c>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d10f      	bne.n	8001b82 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <HAL_I2C_MspDeInit+0x40>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	4a0a      	ldr	r2, [pc, #40]	@ (8001b90 <HAL_I2C_MspDeInit+0x40>)
 8001b68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001b6c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001b6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b72:	4808      	ldr	r0, [pc, #32]	@ (8001b94 <HAL_I2C_MspDeInit+0x44>)
 8001b74:	f002 f81a 	bl	8003bac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001b78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b7c:	4805      	ldr	r0, [pc, #20]	@ (8001b94 <HAL_I2C_MspDeInit+0x44>)
 8001b7e:	f002 f815 	bl	8003bac <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40005400 	.word	0x40005400
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40020400 	.word	0x40020400

08001b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b9c:	b087      	sub	sp, #28
 8001b9e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ba0:	f001 f8d6 	bl	8002d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ba4:	f000 f914 	bl	8001dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ba8:	f7ff fef2 	bl	8001990 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bac:	f7ff fcba 	bl	8001524 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001bb0:	f000 fee0 	bl	8002974 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001bb4:	f000 fc48 	bl	8002448 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001bb8:	f000 fc96 	bl	80024e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bbc:	f000 fce8 	bl	8002590 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001bc0:	f000 fd4a 	bl	8002658 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001bc4:	f000 feac 	bl	8002920 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001bc8:	f7ff ff4c 	bl	8001a64 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //reset_I2C();
  MPU6050_Init();
 8001bcc:	f009 faa0 	bl	800b110 <MPU6050_Init>
  MPU6050_CalibGz(&MPU6050,2000);
 8001bd0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001bd4:	4870      	ldr	r0, [pc, #448]	@ (8001d98 <main+0x200>)
 8001bd6:	f009 fba1 	bl	800b31c <MPU6050_CalibGz>
  HAL_TIM_Base_Start_IT(&htim1);
 8001bda:	4870      	ldr	r0, [pc, #448]	@ (8001d9c <main+0x204>)
 8001bdc:	f003 fde0 	bl	80057a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001be0:	213c      	movs	r1, #60	@ 0x3c
 8001be2:	486f      	ldr	r0, [pc, #444]	@ (8001da0 <main+0x208>)
 8001be4:	f004 f872 	bl	8005ccc <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 8001be8:	213c      	movs	r1, #60	@ 0x3c
 8001bea:	486e      	ldr	r0, [pc, #440]	@ (8001da4 <main+0x20c>)
 8001bec:	f004 f86e 	bl	8005ccc <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	486d      	ldr	r0, [pc, #436]	@ (8001da8 <main+0x210>)
 8001bf4:	f003 fe86 	bl	8005904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001bf8:	2104      	movs	r1, #4
 8001bfa:	486b      	ldr	r0, [pc, #428]	@ (8001da8 <main+0x210>)
 8001bfc:	f003 fe82 	bl	8005904 <HAL_TIM_PWM_Start>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2019      	movs	r0, #25
 8001c06:	f001 fa14 	bl	8003032 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c0a:	2019      	movs	r0, #25
 8001c0c:	f001 fa2d 	bl	800306a <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
    //10 1.2 0.03
  Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 80, 3, 0.01);
 8001c10:	4b63      	ldr	r3, [pc, #396]	@ (8001da0 <main+0x208>)
 8001c12:	9304      	str	r3, [sp, #16]
 8001c14:	2300      	movs	r3, #0
 8001c16:	9303      	str	r3, [sp, #12]
 8001c18:	4b63      	ldr	r3, [pc, #396]	@ (8001da8 <main+0x210>)
 8001c1a:	9302      	str	r3, [sp, #8]
 8001c1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c20:	9301      	str	r3, [sp, #4]
 8001c22:	4b62      	ldr	r3, [pc, #392]	@ (8001dac <main+0x214>)
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 8001db0 <main+0x218>
 8001c2a:	eef0 0a08 	vmov.f32	s1, #8	@ 0x40400000  3.0
 8001c2e:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8001db4 <main+0x21c>
 8001c32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c36:	4a5d      	ldr	r2, [pc, #372]	@ (8001dac <main+0x214>)
 8001c38:	2100      	movs	r1, #0
 8001c3a:	485f      	ldr	r0, [pc, #380]	@ (8001db8 <main+0x220>)
 8001c3c:	f008 ff84 	bl	800ab48 <Motor_Init>
  Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4	, 80, 3, 0.01);
 8001c40:	4b58      	ldr	r3, [pc, #352]	@ (8001da4 <main+0x20c>)
 8001c42:	9304      	str	r3, [sp, #16]
 8001c44:	2304      	movs	r3, #4
 8001c46:	9303      	str	r3, [sp, #12]
 8001c48:	4b57      	ldr	r3, [pc, #348]	@ (8001da8 <main+0x210>)
 8001c4a:	9302      	str	r3, [sp, #8]
 8001c4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c50:	9301      	str	r3, [sp, #4]
 8001c52:	4b56      	ldr	r3, [pc, #344]	@ (8001dac <main+0x214>)
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 8001db0 <main+0x218>
 8001c5a:	eef0 0a08 	vmov.f32	s1, #8	@ 0x40400000  3.0
 8001c5e:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8001db4 <main+0x21c>
 8001c62:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c66:	4a51      	ldr	r2, [pc, #324]	@ (8001dac <main+0x214>)
 8001c68:	2101      	movs	r1, #1
 8001c6a:	4854      	ldr	r0, [pc, #336]	@ (8001dbc <main+0x224>)
 8001c6c:	f008 ff6c 	bl	800ab48 <Motor_Init>

   // Khoi tao PID
  PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001c70:	4b53      	ldr	r3, [pc, #332]	@ (8001dc0 <main+0x228>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001c78:	4b51      	ldr	r3, [pc, #324]	@ (8001dc0 <main+0x228>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001c80:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc0 <main+0x228>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001c88:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc0 <main+0x228>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fc72 	bl	8000578 <__aeabi_f2d>
 8001c94:	4680      	mov	r8, r0
 8001c96:	4689      	mov	r9, r1
 8001c98:	4b49      	ldr	r3, [pc, #292]	@ (8001dc0 <main+0x228>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fc6a 	bl	8000578 <__aeabi_f2d>
 8001ca4:	4682      	mov	sl, r0
 8001ca6:	468b      	mov	fp, r1
 8001ca8:	4b45      	ldr	r3, [pc, #276]	@ (8001dc0 <main+0x228>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fc62 	bl	8000578 <__aeabi_f2d>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	2301      	movs	r3, #1
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	ec41 0b12 	vmov	d2, r0, r1
 8001cc0:	ec4b ab11 	vmov	d1, sl, fp
 8001cc4:	ec49 8b10 	vmov	d0, r8, r9
 8001cc8:	4633      	mov	r3, r6
 8001cca:	462a      	mov	r2, r5
 8001ccc:	4621      	mov	r1, r4
 8001cce:	483d      	ldr	r0, [pc, #244]	@ (8001dc4 <main+0x22c>)
 8001cd0:	f009 ff2e 	bl	800bb30 <PID>
  PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	483b      	ldr	r0, [pc, #236]	@ (8001dc4 <main+0x22c>)
 8001cd8:	f00a f860 	bl	800bd9c <PID_SetMode>
  PID_SetSampleTime(&LPID, 10);
 8001cdc:	210a      	movs	r1, #10
 8001cde:	4839      	ldr	r0, [pc, #228]	@ (8001dc4 <main+0x22c>)
 8001ce0:	f00a f9d0 	bl	800c084 <PID_SetSampleTime>
  PID_SetOutputLimits(&LPID, -999, 999);
 8001ce4:	ed9f 1b28 	vldr	d1, [pc, #160]	@ 8001d88 <main+0x1f0>
 8001ce8:	ed9f 0b29 	vldr	d0, [pc, #164]	@ 8001d90 <main+0x1f8>
 8001cec:	4835      	ldr	r0, [pc, #212]	@ (8001dc4 <main+0x22c>)
 8001cee:	f00a f873 	bl	800bdd8 <PID_SetOutputLimits>

  PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001cf2:	4b35      	ldr	r3, [pc, #212]	@ (8001dc8 <main+0x230>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001cfa:	4b33      	ldr	r3, [pc, #204]	@ (8001dc8 <main+0x230>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001d02:	4b31      	ldr	r3, [pc, #196]	@ (8001dc8 <main+0x230>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc8 <main+0x230>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc31 	bl	8000578 <__aeabi_f2d>
 8001d16:	4680      	mov	r8, r0
 8001d18:	4689      	mov	r9, r1
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc8 <main+0x230>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7fe fc29 	bl	8000578 <__aeabi_f2d>
 8001d26:	4682      	mov	sl, r0
 8001d28:	468b      	mov	fp, r1
 8001d2a:	4b27      	ldr	r3, [pc, #156]	@ (8001dc8 <main+0x230>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe fc21 	bl	8000578 <__aeabi_f2d>
 8001d36:	2300      	movs	r3, #0
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	ec41 0b12 	vmov	d2, r0, r1
 8001d42:	ec4b ab11 	vmov	d1, sl, fp
 8001d46:	ec49 8b10 	vmov	d0, r8, r9
 8001d4a:	4633      	mov	r3, r6
 8001d4c:	462a      	mov	r2, r5
 8001d4e:	4621      	mov	r1, r4
 8001d50:	481e      	ldr	r0, [pc, #120]	@ (8001dcc <main+0x234>)
 8001d52:	f009 feed 	bl	800bb30 <PID>
  PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 8001d56:	2101      	movs	r1, #1
 8001d58:	481c      	ldr	r0, [pc, #112]	@ (8001dcc <main+0x234>)
 8001d5a:	f00a f81f 	bl	800bd9c <PID_SetMode>
  PID_SetSampleTime(&RPID, 10);
 8001d5e:	210a      	movs	r1, #10
 8001d60:	481a      	ldr	r0, [pc, #104]	@ (8001dcc <main+0x234>)
 8001d62:	f00a f98f 	bl	800c084 <PID_SetSampleTime>
  PID_SetOutputLimits(&RPID, -999, 999);
 8001d66:	ed9f 1b08 	vldr	d1, [pc, #32]	@ 8001d88 <main+0x1f0>
 8001d6a:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8001d90 <main+0x1f8>
 8001d6e:	4817      	ldr	r0, [pc, #92]	@ (8001dcc <main+0x234>)
 8001d70:	f00a f832 	bl	800bdd8 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001d74:	f006 f910 	bl	8007f98 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001d78:	f7ff fbfc 	bl	8001574 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d7c:	f006 f930 	bl	8007fe0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <main+0x1e8>
 8001d84:	f3af 8000 	nop.w
 8001d88:	00000000 	.word	0x00000000
 8001d8c:	408f3800 	.word	0x408f3800
 8001d90:	00000000 	.word	0x00000000
 8001d94:	c08f3800 	.word	0xc08f3800
 8001d98:	2000c240 	.word	0x2000c240
 8001d9c:	20006d40 	.word	0x20006d40
 8001da0:	20006d88 	.word	0x20006d88
 8001da4:	20006e18 	.word	0x20006e18
 8001da8:	20006dd0 	.word	0x20006dd0
 8001dac:	40020400 	.word	0x40020400
 8001db0:	3c23d70a 	.word	0x3c23d70a
 8001db4:	42a00000 	.word	0x42a00000
 8001db8:	20006bb0 	.word	0x20006bb0
 8001dbc:	20006c00 	.word	0x20006c00
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	20006cc0 	.word	0x20006cc0
 8001dc8:	20000004 	.word	0x20000004
 8001dcc:	20006c50 	.word	0x20006c50

08001dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b094      	sub	sp, #80	@ 0x50
 8001dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd6:	f107 0320 	add.w	r3, r7, #32
 8001dda:	2230      	movs	r2, #48	@ 0x30
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f01a ff46 	bl	801cc70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	4b27      	ldr	r3, [pc, #156]	@ (8001e98 <SystemClock_Config+0xc8>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	4a26      	ldr	r2, [pc, #152]	@ (8001e98 <SystemClock_Config+0xc8>)
 8001dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e04:	4b24      	ldr	r3, [pc, #144]	@ (8001e98 <SystemClock_Config+0xc8>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0c:	60bb      	str	r3, [r7, #8]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e10:	2300      	movs	r3, #0
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	4b21      	ldr	r3, [pc, #132]	@ (8001e9c <SystemClock_Config+0xcc>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a20      	ldr	r2, [pc, #128]	@ (8001e9c <SystemClock_Config+0xcc>)
 8001e1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <SystemClock_Config+0xcc>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e30:	2301      	movs	r3, #1
 8001e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e34:	2310      	movs	r3, #16
 8001e36:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e40:	2308      	movs	r3, #8
 8001e42:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001e44:	2340      	movs	r3, #64	@ 0x40
 8001e46:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e50:	f107 0320 	add.w	r3, r7, #32
 8001e54:	4618      	mov	r0, r3
 8001e56:	f002 fffb 	bl	8004e50 <HAL_RCC_OscConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e60:	f000 f81e 	bl	8001ea0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e64:	230f      	movs	r3, #15
 8001e66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e7a:	f107 030c 	add.w	r3, r7, #12
 8001e7e:	2103      	movs	r1, #3
 8001e80:	4618      	mov	r0, r3
 8001e82:	f003 fa5d 	bl	8005340 <HAL_RCC_ClockConfig>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e8c:	f000 f808 	bl	8001ea0 <Error_Handler>
  }
}
 8001e90:	bf00      	nop
 8001e92:	3750      	adds	r7, #80	@ 0x50
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40007000 	.word	0x40007000

08001ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea4:	b672      	cpsid	i
}
 8001ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <Error_Handler+0x8>

08001eac <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee8 <microros_allocate+0x3c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b09      	ldr	r3, [pc, #36]	@ (8001ee8 <microros_allocate+0x3c>)
 8001ec4:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <microros_allocate+0x40>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4413      	add	r3, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <microros_allocate+0x40>)
 8001ed4:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7ff f8d4 	bl	8001084 <pvPortMallocMicroROS>
 8001edc:	4603      	mov	r3, r0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20006d30 	.word	0x20006d30
 8001eec:	20006d34 	.word	0x20006d34

08001ef0 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00c      	beq.n	8001f1a <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff f9e3 	bl	80012cc <getBlockSize>
 8001f06:	4603      	mov	r3, r0
 8001f08:	4a06      	ldr	r2, [pc, #24]	@ (8001f24 <microros_deallocate+0x34>)
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <microros_deallocate+0x34>)
 8001f12:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff f97d 	bl	8001214 <vPortFreeMicroROS>
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20006d34 	.word	0x20006d34

08001f28 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001f34:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <microros_reallocate+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	461a      	mov	r2, r3
 8001f40:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <microros_reallocate+0x64>)
 8001f42:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f44:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <microros_reallocate+0x68>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <microros_reallocate+0x68>)
 8001f52:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d104      	bne.n	8001f64 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001f5a:	68b8      	ldr	r0, [r7, #8]
 8001f5c:	f7ff f892 	bl	8001084 <pvPortMallocMicroROS>
 8001f60:	4603      	mov	r3, r0
 8001f62:	e00e      	b.n	8001f82 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f7ff f9b1 	bl	80012cc <getBlockSize>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	4a08      	ldr	r2, [pc, #32]	@ (8001f90 <microros_reallocate+0x68>)
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <microros_reallocate+0x68>)
 8001f76:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f7ff f9c4 	bl	8001308 <pvPortReallocMicroROS>
 8001f80:	4603      	mov	r3, r0
  }
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20006d30 	.word	0x20006d30
 8001f90:	20006d34 	.word	0x20006d34

08001f94 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	fb02 f303 	mul.w	r3, r2, r3
 8001fa8:	4a0c      	ldr	r2, [pc, #48]	@ (8001fdc <microros_zero_allocate+0x48>)
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fdc <microros_zero_allocate+0x48>)
 8001fb2:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	fb02 f303 	mul.w	r3, r2, r3
 8001fbc:	4a08      	ldr	r2, [pc, #32]	@ (8001fe0 <microros_zero_allocate+0x4c>)
 8001fbe:	6812      	ldr	r2, [r2, #0]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <microros_zero_allocate+0x4c>)
 8001fc6:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7ff f9c9 	bl	8001362 <pvPortCallocMicroROS>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20006d30 	.word	0x20006d30
 8001fe0:	20006d34 	.word	0x20006d34
 8001fe4:	00000000 	.word	0x00000000

08001fe8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001fe8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8001ffa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ffe:	a320      	add	r3, pc, #128	@ (adr r3, 8002080 <UTILS_NanosecondsToTimespec+0x98>)
 8002000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002004:	f7fe fe58 	bl	8000cb8 <__aeabi_ldivmod>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002012:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002016:	a31a      	add	r3, pc, #104	@ (adr r3, 8002080 <UTILS_NanosecondsToTimespec+0x98>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	f7fe fe4c 	bl	8000cb8 <__aeabi_ldivmod>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	da20      	bge.n	800206e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	4a11      	ldr	r2, [pc, #68]	@ (8002078 <UTILS_NanosecondsToTimespec+0x90>)
 8002032:	fb82 1203 	smull	r1, r2, r2, r3
 8002036:	1712      	asrs	r2, r2, #28
 8002038:	17db      	asrs	r3, r3, #31
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	3301      	adds	r3, #1
 800203e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002046:	6979      	ldr	r1, [r7, #20]
 8002048:	17c8      	asrs	r0, r1, #31
 800204a:	460c      	mov	r4, r1
 800204c:	4605      	mov	r5, r0
 800204e:	ebb2 0804 	subs.w	r8, r2, r4
 8002052:	eb63 0905 	sbc.w	r9, r3, r5
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	4906      	ldr	r1, [pc, #24]	@ (800207c <UTILS_NanosecondsToTimespec+0x94>)
 8002064:	fb01 f303 	mul.w	r3, r1, r3
 8002068:	441a      	add	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	609a      	str	r2, [r3, #8]
    }
}
 800206e:	bf00      	nop
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002078:	44b82fa1 	.word	0x44b82fa1
 800207c:	3b9aca00 	.word	0x3b9aca00
 8002080:	3b9aca00 	.word	0x3b9aca00
 8002084:	00000000 	.word	0x00000000

08002088 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800208c:	b08e      	sub	sp, #56	@ 0x38
 800208e:	af00      	add	r7, sp, #0
 8002090:	6278      	str	r0, [r7, #36]	@ 0x24
 8002092:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002094:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002098:	2300      	movs	r3, #0
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	f04f 0300 	mov.w	r3, #0
 80020a6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80020aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020ae:	4618      	mov	r0, r3
 80020b0:	f007 fb42 	bl	8009738 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80020b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b6:	17da      	asrs	r2, r3, #31
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	61fa      	str	r2, [r7, #28]
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	69b9      	ldr	r1, [r7, #24]
 80020c6:	000b      	movs	r3, r1
 80020c8:	2200      	movs	r2, #0
 80020ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80020ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d0:	2200      	movs	r2, #0
 80020d2:	461c      	mov	r4, r3
 80020d4:	4615      	mov	r5, r2
 80020d6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020da:	1911      	adds	r1, r2, r4
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	416b      	adcs	r3, r5
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020e6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80020ea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	f04f 0400 	mov.w	r4, #0
 80020f6:	f04f 0500 	mov.w	r5, #0
 80020fa:	015d      	lsls	r5, r3, #5
 80020fc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002100:	0154      	lsls	r4, r2, #5
 8002102:	4622      	mov	r2, r4
 8002104:	462b      	mov	r3, r5
 8002106:	ebb2 0800 	subs.w	r8, r2, r0
 800210a:	eb63 0901 	sbc.w	r9, r3, r1
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800211a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800211e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002122:	4690      	mov	r8, r2
 8002124:	4699      	mov	r9, r3
 8002126:	eb18 0a00 	adds.w	sl, r8, r0
 800212a:	eb49 0b01 	adc.w	fp, r9, r1
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800213a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800213e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002142:	ebb2 040a 	subs.w	r4, r2, sl
 8002146:	603c      	str	r4, [r7, #0]
 8002148:	eb63 030b 	sbc.w	r3, r3, fp
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002152:	4623      	mov	r3, r4
 8002154:	181b      	adds	r3, r3, r0
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	462b      	mov	r3, r5
 800215a:	eb41 0303 	adc.w	r3, r1, r3
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	6a3a      	ldr	r2, [r7, #32]
 8002162:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002166:	f7ff ff3f 	bl	8001fe8 <UTILS_NanosecondsToTimespec>

    return 0;
 800216a:	2300      	movs	r3, #0
 800216c:	4618      	mov	r0, r3
 800216e:	3738      	adds	r7, #56	@ 0x38
 8002170:	46bd      	mov	sp, r7
 8002172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002178 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	607b      	str	r3, [r7, #4]
 8002182:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <HAL_MspInit+0x54>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	4a11      	ldr	r2, [pc, #68]	@ (80021cc <HAL_MspInit+0x54>)
 8002188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800218c:	6453      	str	r3, [r2, #68]	@ 0x44
 800218e:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <HAL_MspInit+0x54>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002196:	607b      	str	r3, [r7, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <HAL_MspInit+0x54>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	4a0a      	ldr	r2, [pc, #40]	@ (80021cc <HAL_MspInit+0x54>)
 80021a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021aa:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <HAL_MspInit+0x54>)
 80021ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b2:	603b      	str	r3, [r7, #0]
 80021b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021b6:	2200      	movs	r2, #0
 80021b8:	210f      	movs	r1, #15
 80021ba:	f06f 0001 	mvn.w	r0, #1
 80021be:	f000 ff38 	bl	8003032 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800

080021d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <NMI_Handler+0x4>

080021d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <HardFault_Handler+0x4>

080021e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <MemManage_Handler+0x4>

080021e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <BusFault_Handler+0x4>

080021f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <UsageFault_Handler+0x4>

080021f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220a:	f000 fdf3 	bl	8002df4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800220e:	f007 fc1d 	bl	8009a4c <xTaskGetSchedulerState>
 8002212:	4603      	mov	r3, r0
 8002214:	2b01      	cmp	r3, #1
 8002216:	d001      	beq.n	800221c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002218:	f008 fa16 	bl	800a648 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}

08002220 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002224:	4802      	ldr	r0, [pc, #8]	@ (8002230 <DMA1_Stream5_IRQHandler+0x10>)
 8002226:	f001 f8d3 	bl	80033d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20006ef0 	.word	0x20006ef0

08002234 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002238:	4802      	ldr	r0, [pc, #8]	@ (8002244 <DMA1_Stream6_IRQHandler+0x10>)
 800223a:	f001 f8c9 	bl	80033d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20006f50 	.word	0x20006f50

08002248 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800224c:	4802      	ldr	r0, [pc, #8]	@ (8002258 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800224e:	f003 fdeb 	bl	8005e28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20006d40 	.word	0x20006d40

0800225c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002260:	4802      	ldr	r0, [pc, #8]	@ (800226c <TIM2_IRQHandler+0x10>)
 8002262:	f003 fde1 	bl	8005e28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20006d88 	.word	0x20006d88

08002270 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002274:	4802      	ldr	r0, [pc, #8]	@ (8002280 <TIM4_IRQHandler+0x10>)
 8002276:	f003 fdd7 	bl	8005e28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20006e18 	.word	0x20006e18

08002284 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002288:	4802      	ldr	r0, [pc, #8]	@ (8002294 <USART2_IRQHandler+0x10>)
 800228a:	f004 fd33 	bl	8006cf4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20006ea8 	.word	0x20006ea8

08002298 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return 1;
 800229c:	2301      	movs	r3, #1
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <_kill>:

int _kill(int pid, int sig)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022b2:	f01a fde1 	bl	801ce78 <__errno>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2216      	movs	r2, #22
 80022ba:	601a      	str	r2, [r3, #0]
  return -1;
 80022bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_exit>:

void _exit (int status)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7ff ffe7 	bl	80022a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022da:	bf00      	nop
 80022dc:	e7fd      	b.n	80022da <_exit+0x12>

080022de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b086      	sub	sp, #24
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	60f8      	str	r0, [r7, #12]
 80022e6:	60b9      	str	r1, [r7, #8]
 80022e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	e00a      	b.n	8002306 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022f0:	f3af 8000 	nop.w
 80022f4:	4601      	mov	r1, r0
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	60ba      	str	r2, [r7, #8]
 80022fc:	b2ca      	uxtb	r2, r1
 80022fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	429a      	cmp	r2, r3
 800230c:	dbf0      	blt.n	80022f0 <_read+0x12>
  }

  return len;
 800230e:	687b      	ldr	r3, [r7, #4]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	e009      	b.n	800233e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	60ba      	str	r2, [r7, #8]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	3301      	adds	r3, #1
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	dbf1      	blt.n	800232a <_write+0x12>
  }
  return len;
 8002346:	687b      	ldr	r3, [r7, #4]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <_close>:

int _close(int file)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002358:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002378:	605a      	str	r2, [r3, #4]
  return 0;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_isatty>:

int _isatty(int file)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002390:	2301      	movs	r3, #1
}
 8002392:	4618      	mov	r0, r3
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800239e:	b480      	push	{r7}
 80023a0:	b085      	sub	sp, #20
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c0:	4a14      	ldr	r2, [pc, #80]	@ (8002414 <_sbrk+0x5c>)
 80023c2:	4b15      	ldr	r3, [pc, #84]	@ (8002418 <_sbrk+0x60>)
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023cc:	4b13      	ldr	r3, [pc, #76]	@ (800241c <_sbrk+0x64>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d4:	4b11      	ldr	r3, [pc, #68]	@ (800241c <_sbrk+0x64>)
 80023d6:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <_sbrk+0x68>)
 80023d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023da:	4b10      	ldr	r3, [pc, #64]	@ (800241c <_sbrk+0x64>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4413      	add	r3, r2
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d207      	bcs.n	80023f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e8:	f01a fd46 	bl	801ce78 <__errno>
 80023ec:	4603      	mov	r3, r0
 80023ee:	220c      	movs	r2, #12
 80023f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023f6:	e009      	b.n	800240c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f8:	4b08      	ldr	r3, [pc, #32]	@ (800241c <_sbrk+0x64>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023fe:	4b07      	ldr	r3, [pc, #28]	@ (800241c <_sbrk+0x64>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	4a05      	ldr	r2, [pc, #20]	@ (800241c <_sbrk+0x64>)
 8002408:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20020000 	.word	0x20020000
 8002418:	00000400 	.word	0x00000400
 800241c:	20006d3c 	.word	0x20006d3c
 8002420:	200118a0 	.word	0x200118a0

08002424 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <SystemInit+0x20>)
 800242a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800242e:	4a05      	ldr	r2, [pc, #20]	@ (8002444 <SystemInit+0x20>)
 8002430:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002434:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002438:	bf00      	nop
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800244e:	f107 0308 	add.w	r3, r7, #8
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	605a      	str	r2, [r3, #4]
 8002458:	609a      	str	r2, [r3, #8]
 800245a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800245c:	463b      	mov	r3, r7
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002464:	4b1e      	ldr	r3, [pc, #120]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002466:	4a1f      	ldr	r2, [pc, #124]	@ (80024e4 <MX_TIM1_Init+0x9c>)
 8002468:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 800246a:	4b1d      	ldr	r3, [pc, #116]	@ (80024e0 <MX_TIM1_Init+0x98>)
 800246c:	223f      	movs	r2, #63	@ 0x3f
 800246e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002470:	4b1b      	ldr	r3, [pc, #108]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8002476:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002478:	f242 720f 	movw	r2, #9999	@ 0x270f
 800247c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247e:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002484:	4b16      	ldr	r3, [pc, #88]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002486:	2200      	movs	r2, #0
 8002488:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800248a:	4b15      	ldr	r3, [pc, #84]	@ (80024e0 <MX_TIM1_Init+0x98>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002490:	4813      	ldr	r0, [pc, #76]	@ (80024e0 <MX_TIM1_Init+0x98>)
 8002492:	f003 f935 	bl	8005700 <HAL_TIM_Base_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800249c:	f7ff fd00 	bl	8001ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024a6:	f107 0308 	add.w	r3, r7, #8
 80024aa:	4619      	mov	r1, r3
 80024ac:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <MX_TIM1_Init+0x98>)
 80024ae:	f003 fe6d 	bl	800618c <HAL_TIM_ConfigClockSource>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80024b8:	f7ff fcf2 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024bc:	2300      	movs	r3, #0
 80024be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c4:	463b      	mov	r3, r7
 80024c6:	4619      	mov	r1, r3
 80024c8:	4805      	ldr	r0, [pc, #20]	@ (80024e0 <MX_TIM1_Init+0x98>)
 80024ca:	f004 fa21 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80024d4:	f7ff fce4 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024d8:	bf00      	nop
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20006d40 	.word	0x20006d40
 80024e4:	40010000 	.word	0x40010000

080024e8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08c      	sub	sp, #48	@ 0x30
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024ee:	f107 030c 	add.w	r3, r7, #12
 80024f2:	2224      	movs	r2, #36	@ 0x24
 80024f4:	2100      	movs	r1, #0
 80024f6:	4618      	mov	r0, r3
 80024f8:	f01a fbba 	bl	801cc70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024fc:	1d3b      	adds	r3, r7, #4
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002504:	4b21      	ldr	r3, [pc, #132]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002506:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800250a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800250c:	4b1f      	ldr	r3, [pc, #124]	@ (800258c <MX_TIM2_Init+0xa4>)
 800250e:	2200      	movs	r2, #0
 8002510:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002512:	4b1e      	ldr	r3, [pc, #120]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002518:	4b1c      	ldr	r3, [pc, #112]	@ (800258c <MX_TIM2_Init+0xa4>)
 800251a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800251e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002520:	4b1a      	ldr	r3, [pc, #104]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002526:	4b19      	ldr	r3, [pc, #100]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002528:	2200      	movs	r2, #0
 800252a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800252c:	2303      	movs	r3, #3
 800252e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002530:	2300      	movs	r3, #0
 8002532:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002534:	2301      	movs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002538:	2300      	movs	r3, #0
 800253a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002540:	2300      	movs	r3, #0
 8002542:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002544:	2301      	movs	r3, #1
 8002546:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002548:	2300      	movs	r3, #0
 800254a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002550:	f107 030c 	add.w	r3, r7, #12
 8002554:	4619      	mov	r1, r3
 8002556:	480d      	ldr	r0, [pc, #52]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002558:	f003 fa84 	bl	8005a64 <HAL_TIM_Encoder_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002562:	f7ff fc9d 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256a:	2300      	movs	r3, #0
 800256c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	4619      	mov	r1, r3
 8002572:	4806      	ldr	r0, [pc, #24]	@ (800258c <MX_TIM2_Init+0xa4>)
 8002574:	f004 f9cc 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800257e:	f7ff fc8f 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	3730      	adds	r7, #48	@ 0x30
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20006d88 	.word	0x20006d88

08002590 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002596:	f107 0320 	add.w	r3, r7, #32
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025a0:	1d3b      	adds	r3, r7, #4
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
 80025a6:	605a      	str	r2, [r3, #4]
 80025a8:	609a      	str	r2, [r3, #8]
 80025aa:	60da      	str	r2, [r3, #12]
 80025ac:	611a      	str	r2, [r3, #16]
 80025ae:	615a      	str	r2, [r3, #20]
 80025b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025b2:	4b27      	ldr	r3, [pc, #156]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025b4:	4a27      	ldr	r2, [pc, #156]	@ (8002654 <MX_TIM3_Init+0xc4>)
 80025b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 80025b8:	4b25      	ldr	r3, [pc, #148]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025ba:	221f      	movs	r2, #31
 80025bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025be:	4b24      	ldr	r3, [pc, #144]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80025c4:	4b22      	ldr	r3, [pc, #136]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025c6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025cc:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025d8:	481d      	ldr	r0, [pc, #116]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025da:	f003 f943 	bl	8005864 <HAL_TIM_PWM_Init>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80025e4:	f7ff fc5c 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e8:	2300      	movs	r3, #0
 80025ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025f0:	f107 0320 	add.w	r3, r7, #32
 80025f4:	4619      	mov	r1, r3
 80025f6:	4816      	ldr	r0, [pc, #88]	@ (8002650 <MX_TIM3_Init+0xc0>)
 80025f8:	f004 f98a 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002602:	f7ff fc4d 	bl	8001ea0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002606:	2360      	movs	r3, #96	@ 0x60
 8002608:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	2200      	movs	r2, #0
 800261a:	4619      	mov	r1, r3
 800261c:	480c      	ldr	r0, [pc, #48]	@ (8002650 <MX_TIM3_Init+0xc0>)
 800261e:	f003 fcf3 	bl	8006008 <HAL_TIM_PWM_ConfigChannel>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002628:	f7ff fc3a 	bl	8001ea0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	2204      	movs	r2, #4
 8002630:	4619      	mov	r1, r3
 8002632:	4807      	ldr	r0, [pc, #28]	@ (8002650 <MX_TIM3_Init+0xc0>)
 8002634:	f003 fce8 	bl	8006008 <HAL_TIM_PWM_ConfigChannel>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800263e:	f7ff fc2f 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002642:	4803      	ldr	r0, [pc, #12]	@ (8002650 <MX_TIM3_Init+0xc0>)
 8002644:	f000 f932 	bl	80028ac <HAL_TIM_MspPostInit>

}
 8002648:	bf00      	nop
 800264a:	3728      	adds	r7, #40	@ 0x28
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20006dd0 	.word	0x20006dd0
 8002654:	40000400 	.word	0x40000400

08002658 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08c      	sub	sp, #48	@ 0x30
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800265e:	f107 030c 	add.w	r3, r7, #12
 8002662:	2224      	movs	r2, #36	@ 0x24
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f01a fb02 	bl	801cc70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002674:	4b20      	ldr	r3, [pc, #128]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002676:	4a21      	ldr	r2, [pc, #132]	@ (80026fc <MX_TIM4_Init+0xa4>)
 8002678:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800267a:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 800267c:	2200      	movs	r2, #0
 800267e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002680:	4b1d      	ldr	r3, [pc, #116]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002686:	4b1c      	ldr	r3, [pc, #112]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800268c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800268e:	4b1a      	ldr	r3, [pc, #104]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002690:	2200      	movs	r2, #0
 8002692:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002696:	2200      	movs	r2, #0
 8002698:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800269a:	2303      	movs	r3, #3
 800269c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026a2:	2301      	movs	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026ae:	2300      	movs	r3, #0
 80026b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026b2:	2301      	movs	r3, #1
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026b6:	2300      	movs	r3, #0
 80026b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80026be:	f107 030c 	add.w	r3, r7, #12
 80026c2:	4619      	mov	r1, r3
 80026c4:	480c      	ldr	r0, [pc, #48]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 80026c6:	f003 f9cd 	bl	8005a64 <HAL_TIM_Encoder_Init>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80026d0:	f7ff fbe6 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026d4:	2300      	movs	r3, #0
 80026d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	4619      	mov	r1, r3
 80026e0:	4805      	ldr	r0, [pc, #20]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 80026e2:	f004 f915 	bl	8006910 <HAL_TIMEx_MasterConfigSynchronization>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80026ec:	f7ff fbd8 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026f0:	bf00      	nop
 80026f2:	3730      	adds	r7, #48	@ 0x30
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	20006e18 	.word	0x20006e18
 80026fc:	40000800 	.word	0x40000800

08002700 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0e      	ldr	r2, [pc, #56]	@ (8002748 <HAL_TIM_Base_MspInit+0x48>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d115      	bne.n	800273e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4b0d      	ldr	r3, [pc, #52]	@ (800274c <HAL_TIM_Base_MspInit+0x4c>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	4a0c      	ldr	r2, [pc, #48]	@ (800274c <HAL_TIM_Base_MspInit+0x4c>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6453      	str	r3, [r2, #68]	@ 0x44
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_TIM_Base_MspInit+0x4c>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2105      	movs	r1, #5
 8002732:	2019      	movs	r0, #25
 8002734:	f000 fc7d 	bl	8003032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002738:	2019      	movs	r0, #25
 800273a:	f000 fc96 	bl	800306a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800273e:	bf00      	nop
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40010000 	.word	0x40010000
 800274c:	40023800 	.word	0x40023800

08002750 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08c      	sub	sp, #48	@ 0x30
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 031c 	add.w	r3, r7, #28
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002770:	d134      	bne.n	80027dc <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	4b38      	ldr	r3, [pc, #224]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	4a37      	ldr	r2, [pc, #220]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6413      	str	r3, [r2, #64]	@ 0x40
 8002782:	4b35      	ldr	r3, [pc, #212]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	61bb      	str	r3, [r7, #24]
 800278c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
 8002792:	4b31      	ldr	r3, [pc, #196]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a30      	ldr	r2, [pc, #192]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b2e      	ldr	r3, [pc, #184]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027aa:	2303      	movs	r3, #3
 80027ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ae:	2302      	movs	r3, #2
 80027b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b6:	2300      	movs	r3, #0
 80027b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027ba:	2301      	movs	r3, #1
 80027bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027be:	f107 031c 	add.w	r3, r7, #28
 80027c2:	4619      	mov	r1, r3
 80027c4:	4825      	ldr	r0, [pc, #148]	@ (800285c <HAL_TIM_Encoder_MspInit+0x10c>)
 80027c6:	f001 f86d 	bl	80038a4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2105      	movs	r1, #5
 80027ce:	201c      	movs	r0, #28
 80027d0:	f000 fc2f 	bl	8003032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027d4:	201c      	movs	r0, #28
 80027d6:	f000 fc48 	bl	800306a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027da:	e038      	b.n	800284e <HAL_TIM_Encoder_MspInit+0xfe>
  else if(tim_encoderHandle->Instance==TIM4)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002860 <HAL_TIM_Encoder_MspInit+0x110>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d133      	bne.n	800284e <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027f6:	4b18      	ldr	r3, [pc, #96]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	613b      	str	r3, [r7, #16]
 8002800:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	4b14      	ldr	r3, [pc, #80]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	4a13      	ldr	r2, [pc, #76]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 800280c:	f043 0302 	orr.w	r3, r3, #2
 8002810:	6313      	str	r3, [r2, #48]	@ 0x30
 8002812:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x108>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800281e:	23c0      	movs	r3, #192	@ 0xc0
 8002820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002822:	2302      	movs	r3, #2
 8002824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	2300      	movs	r3, #0
 800282c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800282e:	2302      	movs	r3, #2
 8002830:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002832:	f107 031c 	add.w	r3, r7, #28
 8002836:	4619      	mov	r1, r3
 8002838:	480a      	ldr	r0, [pc, #40]	@ (8002864 <HAL_TIM_Encoder_MspInit+0x114>)
 800283a:	f001 f833 	bl	80038a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2105      	movs	r1, #5
 8002842:	201e      	movs	r0, #30
 8002844:	f000 fbf5 	bl	8003032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002848:	201e      	movs	r0, #30
 800284a:	f000 fc0e 	bl	800306a <HAL_NVIC_EnableIRQ>
}
 800284e:	bf00      	nop
 8002850:	3730      	adds	r7, #48	@ 0x30
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800
 800285c:	40020000 	.word	0x40020000
 8002860:	40000800 	.word	0x40000800
 8002864:	40020400 	.word	0x40020400

08002868 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a0b      	ldr	r2, [pc, #44]	@ (80028a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d10d      	bne.n	8002896 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4b0a      	ldr	r3, [pc, #40]	@ (80028a8 <HAL_TIM_PWM_MspInit+0x40>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	4a09      	ldr	r2, [pc, #36]	@ (80028a8 <HAL_TIM_PWM_MspInit+0x40>)
 8002884:	f043 0302 	orr.w	r3, r3, #2
 8002888:	6413      	str	r3, [r2, #64]	@ 0x40
 800288a:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <HAL_TIM_PWM_MspInit+0x40>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	40000400 	.word	0x40000400
 80028a8:	40023800 	.word	0x40023800

080028ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 030c 	add.w	r3, r7, #12
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <HAL_TIM_MspPostInit+0x68>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d11d      	bne.n	800290a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <HAL_TIM_MspPostInit+0x6c>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	4a10      	ldr	r2, [pc, #64]	@ (8002918 <HAL_TIM_MspPostInit+0x6c>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028de:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <HAL_TIM_MspPostInit+0x6c>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028ea:	23c0      	movs	r3, #192	@ 0xc0
 80028ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ee:	2302      	movs	r3, #2
 80028f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028fa:	2302      	movs	r3, #2
 80028fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fe:	f107 030c 	add.w	r3, r7, #12
 8002902:	4619      	mov	r1, r3
 8002904:	4805      	ldr	r0, [pc, #20]	@ (800291c <HAL_TIM_MspPostInit+0x70>)
 8002906:	f000 ffcd 	bl	80038a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800290a:	bf00      	nop
 800290c:	3720      	adds	r7, #32
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40000400 	.word	0x40000400
 8002918:	40023800 	.word	0x40023800
 800291c:	40020000 	.word	0x40020000

08002920 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002924:	4b11      	ldr	r3, [pc, #68]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002926:	4a12      	ldr	r2, [pc, #72]	@ (8002970 <MX_USART1_UART_Init+0x50>)
 8002928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800292a:	4b10      	ldr	r3, [pc, #64]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800292c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002932:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002938:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800293a:	2200      	movs	r2, #0
 800293c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800293e:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002940:	2200      	movs	r2, #0
 8002942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002944:	4b09      	ldr	r3, [pc, #36]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002946:	220c      	movs	r2, #12
 8002948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800294a:	4b08      	ldr	r3, [pc, #32]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002952:	2200      	movs	r2, #0
 8002954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002956:	4805      	ldr	r0, [pc, #20]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002958:	f004 f85c 	bl	8006a14 <HAL_UART_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002962:	f7ff fa9d 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20006e60 	.word	0x20006e60
 8002970:	40011000 	.word	0x40011000

08002974 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <MX_USART2_UART_Init+0x50>)
 800297c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002984:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800298e:	2200      	movs	r2, #0
 8002990:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002994:	2200      	movs	r2, #0
 8002996:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800299a:	220c      	movs	r2, #12
 800299c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029aa:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029ac:	f004 f832 	bl	8006a14 <HAL_UART_Init>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029b6:	f7ff fa73 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20006ea8 	.word	0x20006ea8
 80029c4:	40004400 	.word	0x40004400

080029c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08c      	sub	sp, #48	@ 0x30
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a66      	ldr	r2, [pc, #408]	@ (8002b80 <HAL_UART_MspInit+0x1b8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d12d      	bne.n	8002a46 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
 80029ee:	4b65      	ldr	r3, [pc, #404]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 80029f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f2:	4a64      	ldr	r2, [pc, #400]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 80029f4:	f043 0310 	orr.w	r3, r3, #16
 80029f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029fa:	4b62      	ldr	r3, [pc, #392]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 80029fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	61bb      	str	r3, [r7, #24]
 8002a04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	4b5e      	ldr	r3, [pc, #376]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a5d      	ldr	r2, [pc, #372]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b5b      	ldr	r3, [pc, #364]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a22:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a30:	2303      	movs	r3, #3
 8002a32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a34:	2307      	movs	r3, #7
 8002a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a38:	f107 031c 	add.w	r3, r7, #28
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4852      	ldr	r0, [pc, #328]	@ (8002b88 <HAL_UART_MspInit+0x1c0>)
 8002a40:	f000 ff30 	bl	80038a4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a44:	e098      	b.n	8002b78 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a50      	ldr	r2, [pc, #320]	@ (8002b8c <HAL_UART_MspInit+0x1c4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	f040 8093 	bne.w	8002b78 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	4b4b      	ldr	r3, [pc, #300]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a62:	4b48      	ldr	r3, [pc, #288]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	4b44      	ldr	r3, [pc, #272]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a76:	4a43      	ldr	r2, [pc, #268]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a7e:	4b41      	ldr	r3, [pc, #260]	@ (8002b84 <HAL_UART_MspInit+0x1bc>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a8a:	230c      	movs	r3, #12
 8002a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a96:	2303      	movs	r3, #3
 8002a98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a9a:	2307      	movs	r3, #7
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9e:	f107 031c 	add.w	r3, r7, #28
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4838      	ldr	r0, [pc, #224]	@ (8002b88 <HAL_UART_MspInit+0x1c0>)
 8002aa6:	f000 fefd 	bl	80038a4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002aaa:	4b39      	ldr	r3, [pc, #228]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002aac:	4a39      	ldr	r2, [pc, #228]	@ (8002b94 <HAL_UART_MspInit+0x1cc>)
 8002aae:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002ab0:	4b37      	ldr	r3, [pc, #220]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ab2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ab6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ab8:	4b35      	ldr	r3, [pc, #212]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002abe:	4b34      	ldr	r3, [pc, #208]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ac4:	4b32      	ldr	r3, [pc, #200]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ac6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aca:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002acc:	4b30      	ldr	r3, [pc, #192]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ada:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ade:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002ae2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002ae6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ae8:	4b29      	ldr	r3, [pc, #164]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002aee:	4828      	ldr	r0, [pc, #160]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002af0:	f000 fad6 	bl	80030a0 <HAL_DMA_Init>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_UART_MspInit+0x136>
      Error_Handler();
 8002afa:	f7ff f9d1 	bl	8001ea0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a23      	ldr	r2, [pc, #140]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002b02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b04:	4a22      	ldr	r2, [pc, #136]	@ (8002b90 <HAL_UART_MspInit+0x1c8>)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002b0a:	4b23      	ldr	r3, [pc, #140]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b0c:	4a23      	ldr	r2, [pc, #140]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002b0e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002b10:	4b21      	ldr	r3, [pc, #132]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b16:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b18:	4b1f      	ldr	r3, [pc, #124]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b1a:	2240      	movs	r2, #64	@ 0x40
 8002b1c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b24:	4b1c      	ldr	r3, [pc, #112]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b2a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b32:	4b19      	ldr	r3, [pc, #100]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b38:	4b17      	ldr	r3, [pc, #92]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b3e:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b40:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002b44:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b46:	4b14      	ldr	r3, [pc, #80]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b4c:	4812      	ldr	r0, [pc, #72]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b4e:	f000 faa7 	bl	80030a0 <HAL_DMA_Init>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_UART_MspInit+0x194>
      Error_Handler();
 8002b58:	f7ff f9a2 	bl	8001ea0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b60:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b62:	4a0d      	ldr	r2, [pc, #52]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	2105      	movs	r1, #5
 8002b6c:	2026      	movs	r0, #38	@ 0x26
 8002b6e:	f000 fa60 	bl	8003032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b72:	2026      	movs	r0, #38	@ 0x26
 8002b74:	f000 fa79 	bl	800306a <HAL_NVIC_EnableIRQ>
}
 8002b78:	bf00      	nop
 8002b7a:	3730      	adds	r7, #48	@ 0x30
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40011000 	.word	0x40011000
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40020000 	.word	0x40020000
 8002b8c:	40004400 	.word	0x40004400
 8002b90:	20006ef0 	.word	0x20006ef0
 8002b94:	40026088 	.word	0x40026088
 8002b98:	20006f50 	.word	0x20006f50
 8002b9c:	400260a0 	.word	0x400260a0

08002ba0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002bae:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002bb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bb4:	4904      	ldr	r1, [pc, #16]	@ (8002bc8 <cubemx_transport_open+0x28>)
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f003 fff8 	bl	8006bac <HAL_UART_Receive_DMA>
    return true;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20006fb0 	.word	0x20006fb0

08002bcc <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002bda:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f004 f80a 	bl	8006bf6 <HAL_UART_DMAStop>
    return true;
 8002be2:	2301      	movs	r3, #1
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c00:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b20      	cmp	r3, #32
 8002c0c:	d11c      	bne.n	8002c48 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	461a      	mov	r2, r3
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	6978      	ldr	r0, [r7, #20]
 8002c18:	f003 ff4c 	bl	8006ab4 <HAL_UART_Transmit_DMA>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002c20:	e002      	b.n	8002c28 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002c22:	2001      	movs	r0, #1
 8002c24:	f005 fa94 	bl	8008150 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002c28:	7cfb      	ldrb	r3, [r7, #19]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d105      	bne.n	8002c3a <cubemx_transport_write+0x4e>
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b20      	cmp	r3, #32
 8002c38:	d1f3      	bne.n	8002c22 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002c3a:	7cfb      	ldrb	r3, [r7, #19]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <cubemx_transport_write+0x58>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	e002      	b.n	8002c4a <cubemx_transport_write+0x5e>
 8002c44:	2300      	movs	r3, #0
 8002c46:	e000      	b.n	8002c4a <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002c48:	2300      	movs	r3, #0
    }
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b088      	sub	sp, #32
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
 8002c60:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c68:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c6e:	b672      	cpsid	i
}
 8002c70:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cf0 <cubemx_transport_read+0x9c>)
 8002c80:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c82:	b662      	cpsie	i
}
 8002c84:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	f005 fa5f 	bl	8008150 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002c92:	4b18      	ldr	r3, [pc, #96]	@ (8002cf4 <cubemx_transport_read+0xa0>)
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	4b16      	ldr	r3, [pc, #88]	@ (8002cf0 <cubemx_transport_read+0x9c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d103      	bne.n	8002ca6 <cubemx_transport_read+0x52>
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	dbe3      	blt.n	8002c6e <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002caa:	e011      	b.n	8002cd0 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002cac:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <cubemx_transport_read+0xa0>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	440b      	add	r3, r1
 8002cb6:	4910      	ldr	r1, [pc, #64]	@ (8002cf8 <cubemx_transport_read+0xa4>)
 8002cb8:	5c8a      	ldrb	r2, [r1, r2]
 8002cba:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf4 <cubemx_transport_read+0xa0>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8002cf4 <cubemx_transport_read+0xa0>)
 8002cc8:	6013      	str	r3, [r2, #0]
        wrote++;
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <cubemx_transport_read+0xa0>)
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <cubemx_transport_read+0x9c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d003      	beq.n	8002ce4 <cubemx_transport_read+0x90>
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d3e3      	bcc.n	8002cac <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002ce4:	69bb      	ldr	r3, [r7, #24]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3720      	adds	r7, #32
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	200077b4 	.word	0x200077b4
 8002cf4:	200077b0 	.word	0x200077b0
 8002cf8:	20006fb0 	.word	0x20006fb0

08002cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d00:	f7ff fb90 	bl	8002424 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d04:	480c      	ldr	r0, [pc, #48]	@ (8002d38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d06:	490d      	ldr	r1, [pc, #52]	@ (8002d3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d08:	4a0d      	ldr	r2, [pc, #52]	@ (8002d40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d0c:	e002      	b.n	8002d14 <LoopCopyDataInit>

08002d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d12:	3304      	adds	r3, #4

08002d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d18:	d3f9      	bcc.n	8002d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d1c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d20:	e001      	b.n	8002d26 <LoopFillZerobss>

08002d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d24:	3204      	adds	r2, #4

08002d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d28:	d3fb      	bcc.n	8002d22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d2a:	f01a f8ab 	bl	801ce84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d2e:	f7fe ff33 	bl	8001b98 <main>
  bx  lr    
 8002d32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d3c:	20002f18 	.word	0x20002f18
  ldr r2, =_sidata
 8002d40:	08021074 	.word	0x08021074
  ldr r2, =_sbss
 8002d44:	20002f18 	.word	0x20002f18
  ldr r4, =_ebss
 8002d48:	200118a0 	.word	0x200118a0

08002d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d4c:	e7fe      	b.n	8002d4c <ADC_IRQHandler>
	...

08002d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d54:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <HAL_Init+0x40>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <HAL_Init+0x40>)
 8002d5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_Init+0x40>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <HAL_Init+0x40>)
 8002d66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d6c:	4b08      	ldr	r3, [pc, #32]	@ (8002d90 <HAL_Init+0x40>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a07      	ldr	r2, [pc, #28]	@ (8002d90 <HAL_Init+0x40>)
 8002d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d78:	2003      	movs	r0, #3
 8002d7a:	f000 f94f 	bl	800301c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d7e:	200f      	movs	r0, #15
 8002d80:	f000 f808 	bl	8002d94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d84:	f7ff f9f8 	bl	8002178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023c00 	.word	0x40023c00

08002d94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d9c:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <HAL_InitTick+0x54>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4b12      	ldr	r3, [pc, #72]	@ (8002dec <HAL_InitTick+0x58>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	4619      	mov	r1, r3
 8002da6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002daa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 f967 	bl	8003086 <HAL_SYSTICK_Config>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e00e      	b.n	8002de0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b0f      	cmp	r3, #15
 8002dc6:	d80a      	bhi.n	8002dde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dc8:	2200      	movs	r2, #0
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dd0:	f000 f92f 	bl	8003032 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dd4:	4a06      	ldr	r2, [pc, #24]	@ (8002df0 <HAL_InitTick+0x5c>)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	e000      	b.n	8002de0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3708      	adds	r7, #8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	2000000c 	.word	0x2000000c
 8002dec:	20000014 	.word	0x20000014
 8002df0:	20000010 	.word	0x20000010

08002df4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002df8:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <HAL_IncTick+0x20>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <HAL_IncTick+0x24>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4413      	add	r3, r2
 8002e04:	4a04      	ldr	r2, [pc, #16]	@ (8002e18 <HAL_IncTick+0x24>)
 8002e06:	6013      	str	r3, [r2, #0]
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000014 	.word	0x20000014
 8002e18:	200077b8 	.word	0x200077b8

08002e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e20:	4b03      	ldr	r3, [pc, #12]	@ (8002e30 <HAL_GetTick+0x14>)
 8002e22:	681b      	ldr	r3, [r3, #0]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	200077b8 	.word	0x200077b8

08002e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e3c:	f7ff ffee 	bl	8002e1c <HAL_GetTick>
 8002e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e4c:	d005      	beq.n	8002e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <HAL_Delay+0x44>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	461a      	mov	r2, r3
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4413      	add	r3, r2
 8002e58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e5a:	bf00      	nop
 8002e5c:	f7ff ffde 	bl	8002e1c <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d8f7      	bhi.n	8002e5c <HAL_Delay+0x28>
  {
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000014 	.word	0x20000014

08002e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ea4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eae:	4a04      	ldr	r2, [pc, #16]	@ (8002ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	60d3      	str	r3, [r2, #12]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec8:	4b04      	ldr	r3, [pc, #16]	@ (8002edc <__NVIC_GetPriorityGrouping+0x18>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	0a1b      	lsrs	r3, r3, #8
 8002ece:	f003 0307 	and.w	r3, r3, #7
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	db0b      	blt.n	8002f0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	f003 021f 	and.w	r2, r3, #31
 8002ef8:	4907      	ldr	r1, [pc, #28]	@ (8002f18 <__NVIC_EnableIRQ+0x38>)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	2001      	movs	r0, #1
 8002f02:	fa00 f202 	lsl.w	r2, r0, r2
 8002f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	e000e100 	.word	0xe000e100

08002f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	db0a      	blt.n	8002f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	490c      	ldr	r1, [pc, #48]	@ (8002f68 <__NVIC_SetPriority+0x4c>)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	0112      	lsls	r2, r2, #4
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	440b      	add	r3, r1
 8002f40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f44:	e00a      	b.n	8002f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4908      	ldr	r1, [pc, #32]	@ (8002f6c <__NVIC_SetPriority+0x50>)
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	3b04      	subs	r3, #4
 8002f54:	0112      	lsls	r2, r2, #4
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	440b      	add	r3, r1
 8002f5a:	761a      	strb	r2, [r3, #24]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000e100 	.word	0xe000e100
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	@ 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f1c3 0307 	rsb	r3, r3, #7
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	bf28      	it	cs
 8002f8e:	2304      	movcs	r3, #4
 8002f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3304      	adds	r3, #4
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d902      	bls.n	8002fa0 <NVIC_EncodePriority+0x30>
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3b03      	subs	r3, #3
 8002f9e:	e000      	b.n	8002fa2 <NVIC_EncodePriority+0x32>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	43d9      	mvns	r1, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc8:	4313      	orrs	r3, r2
         );
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3724      	adds	r7, #36	@ 0x24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fe8:	d301      	bcc.n	8002fee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fea:	2301      	movs	r3, #1
 8002fec:	e00f      	b.n	800300e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fee:	4a0a      	ldr	r2, [pc, #40]	@ (8003018 <SysTick_Config+0x40>)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ff6:	210f      	movs	r1, #15
 8002ff8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ffc:	f7ff ff8e 	bl	8002f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <SysTick_Config+0x40>)
 8003002:	2200      	movs	r2, #0
 8003004:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003006:	4b04      	ldr	r3, [pc, #16]	@ (8003018 <SysTick_Config+0x40>)
 8003008:	2207      	movs	r2, #7
 800300a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	e000e010 	.word	0xe000e010

0800301c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f7ff ff29 	bl	8002e7c <__NVIC_SetPriorityGrouping>
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003032:	b580      	push	{r7, lr}
 8003034:	b086      	sub	sp, #24
 8003036:	af00      	add	r7, sp, #0
 8003038:	4603      	mov	r3, r0
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
 800303e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003044:	f7ff ff3e 	bl	8002ec4 <__NVIC_GetPriorityGrouping>
 8003048:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	68b9      	ldr	r1, [r7, #8]
 800304e:	6978      	ldr	r0, [r7, #20]
 8003050:	f7ff ff8e 	bl	8002f70 <NVIC_EncodePriority>
 8003054:	4602      	mov	r2, r0
 8003056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800305a:	4611      	mov	r1, r2
 800305c:	4618      	mov	r0, r3
 800305e:	f7ff ff5d 	bl	8002f1c <__NVIC_SetPriority>
}
 8003062:	bf00      	nop
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
 8003070:	4603      	mov	r3, r0
 8003072:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ff31 	bl	8002ee0 <__NVIC_EnableIRQ>
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f7ff ffa2 	bl	8002fd8 <SysTick_Config>
 8003094:	4603      	mov	r3, r0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030ac:	f7ff feb6 	bl	8002e1c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e099      	b.n	80031f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0201 	bic.w	r2, r2, #1
 80030da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030dc:	e00f      	b.n	80030fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030de:	f7ff fe9d 	bl	8002e1c <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b05      	cmp	r3, #5
 80030ea:	d908      	bls.n	80030fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2220      	movs	r2, #32
 80030f0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2203      	movs	r2, #3
 80030f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e078      	b.n	80031f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e8      	bne.n	80030de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	4b38      	ldr	r3, [pc, #224]	@ (80031f8 <HAL_DMA_Init+0x158>)
 8003118:	4013      	ands	r3, r2
 800311a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800312a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003136:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003142:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	4313      	orrs	r3, r2
 800314e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	2b04      	cmp	r3, #4
 8003156:	d107      	bne.n	8003168 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003160:	4313      	orrs	r3, r2
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4313      	orrs	r3, r2
 8003166:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	697a      	ldr	r2, [r7, #20]
 800316e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f023 0307 	bic.w	r3, r3, #7
 800317e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318e:	2b04      	cmp	r3, #4
 8003190:	d117      	bne.n	80031c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00e      	beq.n	80031c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 fb01 	bl	80037ac <DMA_CheckFifoParam>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d008      	beq.n	80031c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2240      	movs	r2, #64	@ 0x40
 80031b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80031be:	2301      	movs	r3, #1
 80031c0:	e016      	b.n	80031f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 fab8 	bl	8003740 <DMA_CalcBaseAndBitshift>
 80031d0:	4603      	mov	r3, r0
 80031d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d8:	223f      	movs	r2, #63	@ 0x3f
 80031da:	409a      	lsls	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	f010803f 	.word	0xf010803f

080031fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
 8003208:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800320a:	2300      	movs	r3, #0
 800320c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800321a:	2b01      	cmp	r3, #1
 800321c:	d101      	bne.n	8003222 <HAL_DMA_Start_IT+0x26>
 800321e:	2302      	movs	r3, #2
 8003220:	e040      	b.n	80032a4 <HAL_DMA_Start_IT+0xa8>
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2201      	movs	r2, #1
 8003226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d12f      	bne.n	8003296 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2202      	movs	r2, #2
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	68b9      	ldr	r1, [r7, #8]
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 fa4a 	bl	80036e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003254:	223f      	movs	r2, #63	@ 0x3f
 8003256:	409a      	lsls	r2, r3
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0216 	orr.w	r2, r2, #22
 800326a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	2b00      	cmp	r3, #0
 8003272:	d007      	beq.n	8003284 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0208 	orr.w	r2, r2, #8
 8003282:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]
 8003294:	e005      	b.n	80032a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800329e:	2302      	movs	r3, #2
 80032a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}

080032ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032ba:	f7ff fdaf 	bl	8002e1c <HAL_GetTick>
 80032be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d008      	beq.n	80032de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2280      	movs	r2, #128	@ 0x80
 80032d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e052      	b.n	8003384 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0216 	bic.w	r2, r2, #22
 80032ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d103      	bne.n	800330e <HAL_DMA_Abort+0x62>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800330a:	2b00      	cmp	r3, #0
 800330c:	d007      	beq.n	800331e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0208 	bic.w	r2, r2, #8
 800331c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800332e:	e013      	b.n	8003358 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003330:	f7ff fd74 	bl	8002e1c <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b05      	cmp	r3, #5
 800333c:	d90c      	bls.n	8003358 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2203      	movs	r2, #3
 8003348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003354:	2303      	movs	r3, #3
 8003356:	e015      	b.n	8003384 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1e4      	bne.n	8003330 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800336a:	223f      	movs	r2, #63	@ 0x3f
 800336c:	409a      	lsls	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b02      	cmp	r3, #2
 800339e:	d004      	beq.n	80033aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2280      	movs	r2, #128	@ 0x80
 80033a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e00c      	b.n	80033c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2205      	movs	r2, #5
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0201 	bic.w	r2, r2, #1
 80033c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003618 <HAL_DMA_IRQHandler+0x248>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a8e      	ldr	r2, [pc, #568]	@ (800361c <HAL_DMA_IRQHandler+0x24c>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	0a9b      	lsrs	r3, r3, #10
 80033e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fa:	2208      	movs	r2, #8
 80033fc:	409a      	lsls	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	4013      	ands	r3, r2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d01a      	beq.n	800343c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d013      	beq.n	800343c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0204 	bic.w	r2, r2, #4
 8003422:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003428:	2208      	movs	r2, #8
 800342a:	409a      	lsls	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	f043 0201 	orr.w	r2, r3, #1
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003440:	2201      	movs	r2, #1
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d012      	beq.n	8003472 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00b      	beq.n	8003472 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345e:	2201      	movs	r2, #1
 8003460:	409a      	lsls	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346a:	f043 0202 	orr.w	r2, r3, #2
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003476:	2204      	movs	r2, #4
 8003478:	409a      	lsls	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	4013      	ands	r3, r2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d012      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00b      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003494:	2204      	movs	r2, #4
 8003496:	409a      	lsls	r2, r3
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a0:	f043 0204 	orr.w	r2, r3, #4
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ac:	2210      	movs	r2, #16
 80034ae:	409a      	lsls	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d043      	beq.n	8003540 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d03c      	beq.n	8003540 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	2210      	movs	r2, #16
 80034cc:	409a      	lsls	r2, r3
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d018      	beq.n	8003512 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d108      	bne.n	8003500 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d024      	beq.n	8003540 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	4798      	blx	r3
 80034fe:	e01f      	b.n	8003540 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003504:	2b00      	cmp	r3, #0
 8003506:	d01b      	beq.n	8003540 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
 8003510:	e016      	b.n	8003540 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d107      	bne.n	8003530 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0208 	bic.w	r2, r2, #8
 800352e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003544:	2220      	movs	r2, #32
 8003546:	409a      	lsls	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 808f 	beq.w	8003670 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0310 	and.w	r3, r3, #16
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 8087 	beq.w	8003670 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003566:	2220      	movs	r2, #32
 8003568:	409a      	lsls	r2, r3
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b05      	cmp	r3, #5
 8003578:	d136      	bne.n	80035e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0216 	bic.w	r2, r2, #22
 8003588:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695a      	ldr	r2, [r3, #20]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003598:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d103      	bne.n	80035aa <HAL_DMA_IRQHandler+0x1da>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d007      	beq.n	80035ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0208 	bic.w	r2, r2, #8
 80035b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	223f      	movs	r2, #63	@ 0x3f
 80035c0:	409a      	lsls	r2, r3
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d07e      	beq.n	80036dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	4798      	blx	r3
        }
        return;
 80035e6:	e079      	b.n	80036dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d01d      	beq.n	8003632 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10d      	bne.n	8003620 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003608:	2b00      	cmp	r3, #0
 800360a:	d031      	beq.n	8003670 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
 8003614:	e02c      	b.n	8003670 <HAL_DMA_IRQHandler+0x2a0>
 8003616:	bf00      	nop
 8003618:	2000000c 	.word	0x2000000c
 800361c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	2b00      	cmp	r3, #0
 8003626:	d023      	beq.n	8003670 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
 8003630:	e01e      	b.n	8003670 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10f      	bne.n	8003660 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0210 	bic.w	r2, r2, #16
 800364e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003664:	2b00      	cmp	r3, #0
 8003666:	d003      	beq.n	8003670 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003674:	2b00      	cmp	r3, #0
 8003676:	d032      	beq.n	80036de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d022      	beq.n	80036ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2205      	movs	r2, #5
 8003688:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	3301      	adds	r3, #1
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d307      	bcc.n	80036b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f2      	bne.n	800369c <HAL_DMA_IRQHandler+0x2cc>
 80036b6:	e000      	b.n	80036ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d005      	beq.n	80036de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
 80036da:	e000      	b.n	80036de <HAL_DMA_IRQHandler+0x30e>
        return;
 80036dc:	bf00      	nop
    }
  }
}
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003700:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	2b40      	cmp	r3, #64	@ 0x40
 8003710:	d108      	bne.n	8003724 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003722:	e007      	b.n	8003734 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	60da      	str	r2, [r3, #12]
}
 8003734:	bf00      	nop
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	b2db      	uxtb	r3, r3
 800374e:	3b10      	subs	r3, #16
 8003750:	4a14      	ldr	r2, [pc, #80]	@ (80037a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003752:	fba2 2303 	umull	r2, r3, r2, r3
 8003756:	091b      	lsrs	r3, r3, #4
 8003758:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800375a:	4a13      	ldr	r2, [pc, #76]	@ (80037a8 <DMA_CalcBaseAndBitshift+0x68>)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4413      	add	r3, r2
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	461a      	mov	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2b03      	cmp	r3, #3
 800376c:	d909      	bls.n	8003782 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003776:	f023 0303 	bic.w	r3, r3, #3
 800377a:	1d1a      	adds	r2, r3, #4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003780:	e007      	b.n	8003792 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800378a:	f023 0303 	bic.w	r3, r3, #3
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	aaaaaaab 	.word	0xaaaaaaab
 80037a8:	0801f4e4 	.word	0x0801f4e4

080037ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d11f      	bne.n	8003806 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d856      	bhi.n	800387a <DMA_CheckFifoParam+0xce>
 80037cc:	a201      	add	r2, pc, #4	@ (adr r2, 80037d4 <DMA_CheckFifoParam+0x28>)
 80037ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d2:	bf00      	nop
 80037d4:	080037e5 	.word	0x080037e5
 80037d8:	080037f7 	.word	0x080037f7
 80037dc:	080037e5 	.word	0x080037e5
 80037e0:	0800387b 	.word	0x0800387b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d046      	beq.n	800387e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f4:	e043      	b.n	800387e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037fe:	d140      	bne.n	8003882 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003804:	e03d      	b.n	8003882 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800380e:	d121      	bne.n	8003854 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	2b03      	cmp	r3, #3
 8003814:	d837      	bhi.n	8003886 <DMA_CheckFifoParam+0xda>
 8003816:	a201      	add	r2, pc, #4	@ (adr r2, 800381c <DMA_CheckFifoParam+0x70>)
 8003818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381c:	0800382d 	.word	0x0800382d
 8003820:	08003833 	.word	0x08003833
 8003824:	0800382d 	.word	0x0800382d
 8003828:	08003845 	.word	0x08003845
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
      break;
 8003830:	e030      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003836:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d025      	beq.n	800388a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003842:	e022      	b.n	800388a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003848:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800384c:	d11f      	bne.n	800388e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003852:	e01c      	b.n	800388e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d903      	bls.n	8003862 <DMA_CheckFifoParam+0xb6>
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b03      	cmp	r3, #3
 800385e:	d003      	beq.n	8003868 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003860:	e018      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	73fb      	strb	r3, [r7, #15]
      break;
 8003866:	e015      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00e      	beq.n	8003892 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
      break;
 8003878:	e00b      	b.n	8003892 <DMA_CheckFifoParam+0xe6>
      break;
 800387a:	bf00      	nop
 800387c:	e00a      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;
 800387e:	bf00      	nop
 8003880:	e008      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;
 8003882:	bf00      	nop
 8003884:	e006      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;
 8003886:	bf00      	nop
 8003888:	e004      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;
 800388a:	bf00      	nop
 800388c:	e002      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;   
 800388e:	bf00      	nop
 8003890:	e000      	b.n	8003894 <DMA_CheckFifoParam+0xe8>
      break;
 8003892:	bf00      	nop
    }
  } 
  
  return status; 
 8003894:	7bfb      	ldrb	r3, [r7, #15]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop

080038a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b089      	sub	sp, #36	@ 0x24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ba:	2300      	movs	r3, #0
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	e159      	b.n	8003b74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038c0:	2201      	movs	r2, #1
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4013      	ands	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	429a      	cmp	r2, r3
 80038da:	f040 8148 	bne.w	8003b6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d005      	beq.n	80038f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d130      	bne.n	8003958 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	005b      	lsls	r3, r3, #1
 8003900:	2203      	movs	r2, #3
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	43db      	mvns	r3, r3
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4013      	ands	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	68da      	ldr	r2, [r3, #12]
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	fa02 f303 	lsl.w	r3, r2, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4313      	orrs	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800392c:	2201      	movs	r2, #1
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4013      	ands	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	f003 0201 	and.w	r2, r3, #1
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	4313      	orrs	r3, r2
 8003950:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f003 0303 	and.w	r3, r3, #3
 8003960:	2b03      	cmp	r3, #3
 8003962:	d017      	beq.n	8003994 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	2203      	movs	r2, #3
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4313      	orrs	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 0303 	and.w	r3, r3, #3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d123      	bne.n	80039e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	08da      	lsrs	r2, r3, #3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3208      	adds	r2, #8
 80039a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	220f      	movs	r2, #15
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	4013      	ands	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	08da      	lsrs	r2, r3, #3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	3208      	adds	r2, #8
 80039e2:	69b9      	ldr	r1, [r7, #24]
 80039e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	2203      	movs	r2, #3
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	43db      	mvns	r3, r3
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4013      	ands	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 0203 	and.w	r2, r3, #3
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 80a2 	beq.w	8003b6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	4b57      	ldr	r3, [pc, #348]	@ (8003b8c <HAL_GPIO_Init+0x2e8>)
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	4a56      	ldr	r2, [pc, #344]	@ (8003b8c <HAL_GPIO_Init+0x2e8>)
 8003a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a3a:	4b54      	ldr	r3, [pc, #336]	@ (8003b8c <HAL_GPIO_Init+0x2e8>)
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a46:	4a52      	ldr	r2, [pc, #328]	@ (8003b90 <HAL_GPIO_Init+0x2ec>)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	089b      	lsrs	r3, r3, #2
 8003a4c:	3302      	adds	r3, #2
 8003a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	220f      	movs	r2, #15
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	43db      	mvns	r3, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4013      	ands	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a49      	ldr	r2, [pc, #292]	@ (8003b94 <HAL_GPIO_Init+0x2f0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d019      	beq.n	8003aa6 <HAL_GPIO_Init+0x202>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a48      	ldr	r2, [pc, #288]	@ (8003b98 <HAL_GPIO_Init+0x2f4>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d013      	beq.n	8003aa2 <HAL_GPIO_Init+0x1fe>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a47      	ldr	r2, [pc, #284]	@ (8003b9c <HAL_GPIO_Init+0x2f8>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00d      	beq.n	8003a9e <HAL_GPIO_Init+0x1fa>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a46      	ldr	r2, [pc, #280]	@ (8003ba0 <HAL_GPIO_Init+0x2fc>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d007      	beq.n	8003a9a <HAL_GPIO_Init+0x1f6>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a45      	ldr	r2, [pc, #276]	@ (8003ba4 <HAL_GPIO_Init+0x300>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d101      	bne.n	8003a96 <HAL_GPIO_Init+0x1f2>
 8003a92:	2304      	movs	r3, #4
 8003a94:	e008      	b.n	8003aa8 <HAL_GPIO_Init+0x204>
 8003a96:	2307      	movs	r3, #7
 8003a98:	e006      	b.n	8003aa8 <HAL_GPIO_Init+0x204>
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e004      	b.n	8003aa8 <HAL_GPIO_Init+0x204>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e002      	b.n	8003aa8 <HAL_GPIO_Init+0x204>
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <HAL_GPIO_Init+0x204>
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	69fa      	ldr	r2, [r7, #28]
 8003aaa:	f002 0203 	and.w	r2, r2, #3
 8003aae:	0092      	lsls	r2, r2, #2
 8003ab0:	4093      	lsls	r3, r2
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ab8:	4935      	ldr	r1, [pc, #212]	@ (8003b90 <HAL_GPIO_Init+0x2ec>)
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	089b      	lsrs	r3, r3, #2
 8003abe:	3302      	adds	r3, #2
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ac6:	4b38      	ldr	r3, [pc, #224]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aea:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003af0:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b14:	4a24      	ldr	r2, [pc, #144]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	43db      	mvns	r3, r3
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	4013      	ands	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b44:	4b18      	ldr	r3, [pc, #96]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	43db      	mvns	r3, r3
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	4013      	ands	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d003      	beq.n	8003b68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b68:	4a0f      	ldr	r2, [pc, #60]	@ (8003ba8 <HAL_GPIO_Init+0x304>)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	3301      	adds	r3, #1
 8003b72:	61fb      	str	r3, [r7, #28]
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	2b0f      	cmp	r3, #15
 8003b78:	f67f aea2 	bls.w	80038c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	3724      	adds	r7, #36	@ 0x24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40023800 	.word	0x40023800
 8003b90:	40013800 	.word	0x40013800
 8003b94:	40020000 	.word	0x40020000
 8003b98:	40020400 	.word	0x40020400
 8003b9c:	40020800 	.word	0x40020800
 8003ba0:	40020c00 	.word	0x40020c00
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40013c00 	.word	0x40013c00

08003bac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	e0bb      	b.n	8003d40 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bc8:	2201      	movs	r2, #1
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	f040 80ab 	bne.w	8003d3a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003be4:	4a5c      	ldr	r2, [pc, #368]	@ (8003d58 <HAL_GPIO_DeInit+0x1ac>)
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	089b      	lsrs	r3, r3, #2
 8003bea:	3302      	adds	r3, #2
 8003bec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bf0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f003 0303 	and.w	r3, r3, #3
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	220f      	movs	r2, #15
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	4013      	ands	r3, r2
 8003c04:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a54      	ldr	r2, [pc, #336]	@ (8003d5c <HAL_GPIO_DeInit+0x1b0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d019      	beq.n	8003c42 <HAL_GPIO_DeInit+0x96>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a53      	ldr	r2, [pc, #332]	@ (8003d60 <HAL_GPIO_DeInit+0x1b4>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <HAL_GPIO_DeInit+0x92>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a52      	ldr	r2, [pc, #328]	@ (8003d64 <HAL_GPIO_DeInit+0x1b8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00d      	beq.n	8003c3a <HAL_GPIO_DeInit+0x8e>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a51      	ldr	r2, [pc, #324]	@ (8003d68 <HAL_GPIO_DeInit+0x1bc>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d007      	beq.n	8003c36 <HAL_GPIO_DeInit+0x8a>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a50      	ldr	r2, [pc, #320]	@ (8003d6c <HAL_GPIO_DeInit+0x1c0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_GPIO_DeInit+0x86>
 8003c2e:	2304      	movs	r3, #4
 8003c30:	e008      	b.n	8003c44 <HAL_GPIO_DeInit+0x98>
 8003c32:	2307      	movs	r3, #7
 8003c34:	e006      	b.n	8003c44 <HAL_GPIO_DeInit+0x98>
 8003c36:	2303      	movs	r3, #3
 8003c38:	e004      	b.n	8003c44 <HAL_GPIO_DeInit+0x98>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e002      	b.n	8003c44 <HAL_GPIO_DeInit+0x98>
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <HAL_GPIO_DeInit+0x98>
 8003c42:	2300      	movs	r3, #0
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	f002 0203 	and.w	r2, r2, #3
 8003c4a:	0092      	lsls	r2, r2, #2
 8003c4c:	4093      	lsls	r3, r2
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d132      	bne.n	8003cba <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c54:	4b46      	ldr	r3, [pc, #280]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	4944      	ldr	r1, [pc, #272]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c5e:	4013      	ands	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003c62:	4b43      	ldr	r3, [pc, #268]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	4941      	ldr	r1, [pc, #260]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003c70:	4b3f      	ldr	r3, [pc, #252]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	43db      	mvns	r3, r3
 8003c78:	493d      	ldr	r1, [pc, #244]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003c7e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	493a      	ldr	r1, [pc, #232]	@ (8003d70 <HAL_GPIO_DeInit+0x1c4>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	220f      	movs	r2, #15
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003c9c:	4a2e      	ldr	r2, [pc, #184]	@ (8003d58 <HAL_GPIO_DeInit+0x1ac>)
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	43da      	mvns	r2, r3
 8003cac:	482a      	ldr	r0, [pc, #168]	@ (8003d58 <HAL_GPIO_DeInit+0x1ac>)
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	089b      	lsrs	r3, r3, #2
 8003cb2:	400a      	ands	r2, r1
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	2103      	movs	r1, #3
 8003cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	401a      	ands	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	08da      	lsrs	r2, r3, #3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3208      	adds	r2, #8
 8003cd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	220f      	movs	r2, #15
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	43db      	mvns	r3, r3
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	08d2      	lsrs	r2, r2, #3
 8003cf0:	4019      	ands	r1, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3208      	adds	r2, #8
 8003cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2103      	movs	r1, #3
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	2101      	movs	r1, #1
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	401a      	ands	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	005b      	lsls	r3, r3, #1
 8003d2c:	2103      	movs	r1, #3
 8003d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d32:	43db      	mvns	r3, r3
 8003d34:	401a      	ands	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2b0f      	cmp	r3, #15
 8003d44:	f67f af40 	bls.w	8003bc8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	371c      	adds	r7, #28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40013800 	.word	0x40013800
 8003d5c:	40020000 	.word	0x40020000
 8003d60:	40020400 	.word	0x40020400
 8003d64:	40020800 	.word	0x40020800
 8003d68:	40020c00 	.word	0x40020c00
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40013c00 	.word	0x40013c00

08003d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	807b      	strh	r3, [r7, #2]
 8003d80:	4613      	mov	r3, r2
 8003d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d84:	787b      	ldrb	r3, [r7, #1]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d8a:	887a      	ldrh	r2, [r7, #2]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d90:	e003      	b.n	8003d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d92:	887b      	ldrh	r3, [r7, #2]
 8003d94:	041a      	lsls	r2, r3, #16
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	619a      	str	r2, [r3, #24]
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
	...

08003da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e12b      	b.n	8004012 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd fe76 	bl	8001ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2224      	movs	r2, #36	@ 0x24
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e0c:	f001 fc50 	bl	80056b0 <HAL_RCC_GetPCLK1Freq>
 8003e10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	4a81      	ldr	r2, [pc, #516]	@ (800401c <HAL_I2C_Init+0x274>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d807      	bhi.n	8003e2c <HAL_I2C_Init+0x84>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	4a80      	ldr	r2, [pc, #512]	@ (8004020 <HAL_I2C_Init+0x278>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	bf94      	ite	ls
 8003e24:	2301      	movls	r3, #1
 8003e26:	2300      	movhi	r3, #0
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	e006      	b.n	8003e3a <HAL_I2C_Init+0x92>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	4a7d      	ldr	r2, [pc, #500]	@ (8004024 <HAL_I2C_Init+0x27c>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	bf94      	ite	ls
 8003e34:	2301      	movls	r3, #1
 8003e36:	2300      	movhi	r3, #0
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e0e7      	b.n	8004012 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4a78      	ldr	r2, [pc, #480]	@ (8004028 <HAL_I2C_Init+0x280>)
 8003e46:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4a:	0c9b      	lsrs	r3, r3, #18
 8003e4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4a6a      	ldr	r2, [pc, #424]	@ (800401c <HAL_I2C_Init+0x274>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d802      	bhi.n	8003e7c <HAL_I2C_Init+0xd4>
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	e009      	b.n	8003e90 <HAL_I2C_Init+0xe8>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	4a69      	ldr	r2, [pc, #420]	@ (800402c <HAL_I2C_Init+0x284>)
 8003e88:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8c:	099b      	lsrs	r3, r3, #6
 8003e8e:	3301      	adds	r3, #1
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	430b      	orrs	r3, r1
 8003e96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ea2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	495c      	ldr	r1, [pc, #368]	@ (800401c <HAL_I2C_Init+0x274>)
 8003eac:	428b      	cmp	r3, r1
 8003eae:	d819      	bhi.n	8003ee4 <HAL_I2C_Init+0x13c>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	1e59      	subs	r1, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ebe:	1c59      	adds	r1, r3, #1
 8003ec0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ec4:	400b      	ands	r3, r1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_I2C_Init+0x138>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	1e59      	subs	r1, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ed8:	3301      	adds	r3, #1
 8003eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ede:	e051      	b.n	8003f84 <HAL_I2C_Init+0x1dc>
 8003ee0:	2304      	movs	r3, #4
 8003ee2:	e04f      	b.n	8003f84 <HAL_I2C_Init+0x1dc>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d111      	bne.n	8003f10 <HAL_I2C_Init+0x168>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1e58      	subs	r0, r3, #1
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6859      	ldr	r1, [r3, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	440b      	add	r3, r1
 8003efa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003efe:	3301      	adds	r3, #1
 8003f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e012      	b.n	8003f36 <HAL_I2C_Init+0x18e>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1e58      	subs	r0, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	0099      	lsls	r1, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f26:	3301      	adds	r3, #1
 8003f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	bf0c      	ite	eq
 8003f30:	2301      	moveq	r3, #1
 8003f32:	2300      	movne	r3, #0
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <HAL_I2C_Init+0x196>
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e022      	b.n	8003f84 <HAL_I2C_Init+0x1dc>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10e      	bne.n	8003f64 <HAL_I2C_Init+0x1bc>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	1e58      	subs	r0, r3, #1
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6859      	ldr	r1, [r3, #4]
 8003f4e:	460b      	mov	r3, r1
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	440b      	add	r3, r1
 8003f54:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f58:	3301      	adds	r3, #1
 8003f5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f62:	e00f      	b.n	8003f84 <HAL_I2C_Init+0x1dc>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	1e58      	subs	r0, r3, #1
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6859      	ldr	r1, [r3, #4]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	0099      	lsls	r1, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	6809      	ldr	r1, [r1, #0]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	69da      	ldr	r2, [r3, #28]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003fb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6911      	ldr	r1, [r2, #16]
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	68d2      	ldr	r2, [r2, #12]
 8003fbe:	4311      	orrs	r1, r2
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	430b      	orrs	r3, r1
 8003fc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695a      	ldr	r2, [r3, #20]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	000186a0 	.word	0x000186a0
 8004020:	001e847f 	.word	0x001e847f
 8004024:	003d08ff 	.word	0x003d08ff
 8004028:	431bde83 	.word	0x431bde83
 800402c:	10624dd3 	.word	0x10624dd3

08004030 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e021      	b.n	8004086 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2224      	movs	r2, #36	@ 0x24
 8004046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0201 	bic.w	r2, r2, #1
 8004058:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fd fd78 	bl	8001b50 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b088      	sub	sp, #32
 8004094:	af02      	add	r7, sp, #8
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	4608      	mov	r0, r1
 800409a:	4611      	mov	r1, r2
 800409c:	461a      	mov	r2, r3
 800409e:	4603      	mov	r3, r0
 80040a0:	817b      	strh	r3, [r7, #10]
 80040a2:	460b      	mov	r3, r1
 80040a4:	813b      	strh	r3, [r7, #8]
 80040a6:	4613      	mov	r3, r2
 80040a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040aa:	f7fe feb7 	bl	8002e1c <HAL_GetTick>
 80040ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b20      	cmp	r3, #32
 80040ba:	f040 80d9 	bne.w	8004270 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	2319      	movs	r3, #25
 80040c4:	2201      	movs	r2, #1
 80040c6:	496d      	ldr	r1, [pc, #436]	@ (800427c <HAL_I2C_Mem_Write+0x1ec>)
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 fc8b 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80040d4:	2302      	movs	r3, #2
 80040d6:	e0cc      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <HAL_I2C_Mem_Write+0x56>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e0c5      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d007      	beq.n	800410c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800411a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2221      	movs	r2, #33	@ 0x21
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2240      	movs	r2, #64	@ 0x40
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6a3a      	ldr	r2, [r7, #32]
 8004136:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800413c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	4a4d      	ldr	r2, [pc, #308]	@ (8004280 <HAL_I2C_Mem_Write+0x1f0>)
 800414c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800414e:	88f8      	ldrh	r0, [r7, #6]
 8004150:	893a      	ldrh	r2, [r7, #8]
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	9301      	str	r3, [sp, #4]
 8004158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	4603      	mov	r3, r0
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fac2 	bl	80046e8 <I2C_RequestMemoryWrite>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d052      	beq.n	8004210 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e081      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f000 fd50 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00d      	beq.n	800419a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	2b04      	cmp	r3, #4
 8004184:	d107      	bne.n	8004196 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004194:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e06b      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	781a      	ldrb	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041aa:	1c5a      	adds	r2, r3, #1
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	3b01      	subs	r3, #1
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d11b      	bne.n	8004210 <HAL_I2C_Mem_Write+0x180>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d017      	beq.n	8004210 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e4:	781a      	ldrb	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004206:	b29b      	uxth	r3, r3
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1aa      	bne.n	800416e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 fd43 	bl	8004ca8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00d      	beq.n	8004244 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422c:	2b04      	cmp	r3, #4
 800422e:	d107      	bne.n	8004240 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800423e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e016      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2220      	movs	r2, #32
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800426c:	2300      	movs	r3, #0
 800426e:	e000      	b.n	8004272 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004270:	2302      	movs	r3, #2
  }
}
 8004272:	4618      	mov	r0, r3
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	00100002 	.word	0x00100002
 8004280:	ffff0000 	.word	0xffff0000

08004284 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08c      	sub	sp, #48	@ 0x30
 8004288:	af02      	add	r7, sp, #8
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	4608      	mov	r0, r1
 800428e:	4611      	mov	r1, r2
 8004290:	461a      	mov	r2, r3
 8004292:	4603      	mov	r3, r0
 8004294:	817b      	strh	r3, [r7, #10]
 8004296:	460b      	mov	r3, r1
 8004298:	813b      	strh	r3, [r7, #8]
 800429a:	4613      	mov	r3, r2
 800429c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800429e:	f7fe fdbd 	bl	8002e1c <HAL_GetTick>
 80042a2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b20      	cmp	r3, #32
 80042ae:	f040 8214 	bne.w	80046da <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	2319      	movs	r3, #25
 80042b8:	2201      	movs	r2, #1
 80042ba:	497b      	ldr	r1, [pc, #492]	@ (80044a8 <HAL_I2C_Mem_Read+0x224>)
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 fb91 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80042c8:	2302      	movs	r3, #2
 80042ca:	e207      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_I2C_Mem_Read+0x56>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e200      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d007      	beq.n	8004300 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800430e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2222      	movs	r2, #34	@ 0x22
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2240      	movs	r2, #64	@ 0x40
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800432a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004330:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	4a5b      	ldr	r2, [pc, #364]	@ (80044ac <HAL_I2C_Mem_Read+0x228>)
 8004340:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004342:	88f8      	ldrh	r0, [r7, #6]
 8004344:	893a      	ldrh	r2, [r7, #8]
 8004346:	8979      	ldrh	r1, [r7, #10]
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	9301      	str	r3, [sp, #4]
 800434c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	4603      	mov	r3, r0
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 fa5e 	bl	8004814 <I2C_RequestMemoryRead>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e1bc      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004366:	2b00      	cmp	r3, #0
 8004368:	d113      	bne.n	8004392 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436a:	2300      	movs	r3, #0
 800436c:	623b      	str	r3, [r7, #32]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	623b      	str	r3, [r7, #32]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	623b      	str	r3, [r7, #32]
 800437e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e190      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004396:	2b01      	cmp	r3, #1
 8004398:	d11b      	bne.n	80043d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043aa:	2300      	movs	r3, #0
 80043ac:	61fb      	str	r3, [r7, #28]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	61fb      	str	r3, [r7, #28]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	61fb      	str	r3, [r7, #28]
 80043be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	e170      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d11b      	bne.n	8004412 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043fa:	2300      	movs	r3, #0
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	61bb      	str	r3, [r7, #24]
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	e150      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004428:	e144      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442e:	2b03      	cmp	r3, #3
 8004430:	f200 80f1 	bhi.w	8004616 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004438:	2b01      	cmp	r3, #1
 800443a:	d123      	bne.n	8004484 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800443c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f000 fc79 	bl	8004d38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e145      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	691a      	ldr	r2, [r3, #16]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446c:	3b01      	subs	r3, #1
 800446e:	b29a      	uxth	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004478:	b29b      	uxth	r3, r3
 800447a:	3b01      	subs	r3, #1
 800447c:	b29a      	uxth	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004482:	e117      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004488:	2b02      	cmp	r3, #2
 800448a:	d14e      	bne.n	800452a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800448c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004492:	2200      	movs	r2, #0
 8004494:	4906      	ldr	r1, [pc, #24]	@ (80044b0 <HAL_I2C_Mem_Read+0x22c>)
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 faa4 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d008      	beq.n	80044b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e11a      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
 80044a6:	bf00      	nop
 80044a8:	00100002 	.word	0x00100002
 80044ac:	ffff0000 	.word	0xffff0000
 80044b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	691a      	ldr	r2, [r3, #16]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004528:	e0c4      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800452a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004530:	2200      	movs	r2, #0
 8004532:	496c      	ldr	r1, [pc, #432]	@ (80046e4 <HAL_I2C_Mem_Read+0x460>)
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 fa55 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0cb      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458c:	2200      	movs	r2, #0
 800458e:	4955      	ldr	r1, [pc, #340]	@ (80046e4 <HAL_I2C_Mem_Read+0x460>)
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fa27 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e09d      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c2:	1c5a      	adds	r2, r3, #1
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	b2d2      	uxtb	r2, r2
 80045ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f4:	1c5a      	adds	r2, r3, #1
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460a:	b29b      	uxth	r3, r3
 800460c:	3b01      	subs	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004614:	e04e      	b.n	80046b4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004618:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f000 fb8c 	bl	8004d38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e058      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004652:	b29b      	uxth	r3, r3
 8004654:	3b01      	subs	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	f003 0304 	and.w	r3, r3, #4
 8004666:	2b04      	cmp	r3, #4
 8004668:	d124      	bne.n	80046b4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466e:	2b03      	cmp	r3, #3
 8004670:	d107      	bne.n	8004682 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004680:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468c:	b2d2      	uxtb	r2, r2
 800468e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f47f aeb6 	bne.w	800442a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2220      	movs	r2, #32
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e000      	b.n	80046dc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
  }
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3728      	adds	r7, #40	@ 0x28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	00010004 	.word	0x00010004

080046e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b088      	sub	sp, #32
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	4608      	mov	r0, r1
 80046f2:	4611      	mov	r1, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	817b      	strh	r3, [r7, #10]
 80046fa:	460b      	mov	r3, r1
 80046fc:	813b      	strh	r3, [r7, #8]
 80046fe:	4613      	mov	r3, r2
 8004700:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004710:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	2200      	movs	r2, #0
 800471a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f960 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00d      	beq.n	8004746 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004738:	d103      	bne.n	8004742 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e05f      	b.n	8004806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004746:	897b      	ldrh	r3, [r7, #10]
 8004748:	b2db      	uxtb	r3, r3
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004754:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	6a3a      	ldr	r2, [r7, #32]
 800475a:	492d      	ldr	r1, [pc, #180]	@ (8004810 <I2C_RequestMemoryWrite+0x128>)
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 f9bb 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e04c      	b.n	8004806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476c:	2300      	movs	r3, #0
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	617b      	str	r3, [r7, #20]
 8004780:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004784:	6a39      	ldr	r1, [r7, #32]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fa46 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00d      	beq.n	80047ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	2b04      	cmp	r3, #4
 8004798:	d107      	bne.n	80047aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e02b      	b.n	8004806 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047b4:	893b      	ldrh	r3, [r7, #8]
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	611a      	str	r2, [r3, #16]
 80047be:	e021      	b.n	8004804 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047c0:	893b      	ldrh	r3, [r7, #8]
 80047c2:	0a1b      	lsrs	r3, r3, #8
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d0:	6a39      	ldr	r1, [r7, #32]
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 fa20 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00d      	beq.n	80047fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d107      	bne.n	80047f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e005      	b.n	8004806 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047fa:	893b      	ldrh	r3, [r7, #8]
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	00010002 	.word	0x00010002

08004814 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b088      	sub	sp, #32
 8004818:	af02      	add	r7, sp, #8
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	4608      	mov	r0, r1
 800481e:	4611      	mov	r1, r2
 8004820:	461a      	mov	r2, r3
 8004822:	4603      	mov	r3, r0
 8004824:	817b      	strh	r3, [r7, #10]
 8004826:	460b      	mov	r3, r1
 8004828:	813b      	strh	r3, [r7, #8]
 800482a:	4613      	mov	r3, r2
 800482c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800483c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800484c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	2200      	movs	r2, #0
 8004856:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 f8c2 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00d      	beq.n	8004882 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004874:	d103      	bne.n	800487e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800487c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0aa      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004882:	897b      	ldrh	r3, [r7, #10]
 8004884:	b2db      	uxtb	r3, r3
 8004886:	461a      	mov	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004890:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	6a3a      	ldr	r2, [r7, #32]
 8004896:	4952      	ldr	r1, [pc, #328]	@ (80049e0 <I2C_RequestMemoryRead+0x1cc>)
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 f91d 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e097      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a8:	2300      	movs	r3, #0
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048c0:	6a39      	ldr	r1, [r7, #32]
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f000 f9a8 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00d      	beq.n	80048ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d107      	bne.n	80048e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e076      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048ea:	88fb      	ldrh	r3, [r7, #6]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d105      	bne.n	80048fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048f0:	893b      	ldrh	r3, [r7, #8]
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	611a      	str	r2, [r3, #16]
 80048fa:	e021      	b.n	8004940 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048fc:	893b      	ldrh	r3, [r7, #8]
 80048fe:	0a1b      	lsrs	r3, r3, #8
 8004900:	b29b      	uxth	r3, r3
 8004902:	b2da      	uxtb	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800490a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800490c:	6a39      	ldr	r1, [r7, #32]
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f000 f982 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00d      	beq.n	8004936 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	2b04      	cmp	r3, #4
 8004920:	d107      	bne.n	8004932 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004930:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e050      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004936:	893b      	ldrh	r3, [r7, #8]
 8004938:	b2da      	uxtb	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004942:	6a39      	ldr	r1, [r7, #32]
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 f967 	bl	8004c18 <I2C_WaitOnTXEFlagUntilTimeout>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00d      	beq.n	800496c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	2b04      	cmp	r3, #4
 8004956:	d107      	bne.n	8004968 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004966:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e035      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800497a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800497c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	2200      	movs	r2, #0
 8004984:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f000 f82b 	bl	80049e4 <I2C_WaitOnFlagUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00d      	beq.n	80049b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049a2:	d103      	bne.n	80049ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e013      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80049b0:	897b      	ldrh	r3, [r7, #10]
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	6a3a      	ldr	r2, [r7, #32]
 80049c4:	4906      	ldr	r1, [pc, #24]	@ (80049e0 <I2C_RequestMemoryRead+0x1cc>)
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 f886 	bl	8004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e000      	b.n	80049d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3718      	adds	r7, #24
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	00010002 	.word	0x00010002

080049e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	603b      	str	r3, [r7, #0]
 80049f0:	4613      	mov	r3, r2
 80049f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049f4:	e048      	b.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049fc:	d044      	beq.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fe:	f7fe fa0d 	bl	8002e1c <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d302      	bcc.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d139      	bne.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	0c1b      	lsrs	r3, r3, #16
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d10d      	bne.n	8004a3a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	43da      	mvns	r2, r3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	e00c      	b.n	8004a54 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	43da      	mvns	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d116      	bne.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2220      	movs	r2, #32
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a74:	f043 0220 	orr.w	r2, r3, #32
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e023      	b.n	8004ad0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	0c1b      	lsrs	r3, r3, #16
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d10d      	bne.n	8004aae <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	43da      	mvns	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	e00c      	b.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	43da      	mvns	r2, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d093      	beq.n	80049f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ace:	2300      	movs	r3, #0
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ae6:	e071      	b.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af6:	d123      	bne.n	8004b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b06:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	f043 0204 	orr.w	r2, r3, #4
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e067      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b46:	d041      	beq.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b48:	f7fe f968 	bl	8002e1c <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d302      	bcc.n	8004b5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d136      	bne.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	0c1b      	lsrs	r3, r3, #16
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d10c      	bne.n	8004b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	43da      	mvns	r2, r3
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	4013      	ands	r3, r2
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	bf14      	ite	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	2300      	moveq	r3, #0
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	e00b      	b.n	8004b9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	43da      	mvns	r2, r3
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d016      	beq.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	f043 0220 	orr.w	r2, r3, #32
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e021      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	0c1b      	lsrs	r3, r3, #16
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d10c      	bne.n	8004bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	43da      	mvns	r2, r3
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4013      	ands	r3, r2
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf14      	ite	ne
 8004be8:	2301      	movne	r3, #1
 8004bea:	2300      	moveq	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	e00b      	b.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	43da      	mvns	r2, r3
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf14      	ite	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	2300      	moveq	r3, #0
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f47f af6d 	bne.w	8004ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c24:	e034      	b.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f000 f8e3 	bl	8004df2 <I2C_IsAcknowledgeFailed>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e034      	b.n	8004ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c3c:	d028      	beq.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3e:	f7fe f8ed 	bl	8002e1c <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d302      	bcc.n	8004c54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d11d      	bne.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5e:	2b80      	cmp	r3, #128	@ 0x80
 8004c60:	d016      	beq.n	8004c90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	f043 0220 	orr.w	r2, r3, #32
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e007      	b.n	8004ca0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9a:	2b80      	cmp	r3, #128	@ 0x80
 8004c9c:	d1c3      	bne.n	8004c26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cb4:	e034      	b.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f89b 	bl	8004df2 <I2C_IsAcknowledgeFailed>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e034      	b.n	8004d30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ccc:	d028      	beq.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cce:	f7fe f8a5 	bl	8002e1c <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d302      	bcc.n	8004ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d11d      	bne.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f003 0304 	and.w	r3, r3, #4
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d016      	beq.n	8004d20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0c:	f043 0220 	orr.w	r2, r3, #32
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e007      	b.n	8004d30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d1c3      	bne.n	8004cb6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d44:	e049      	b.n	8004dda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	f003 0310 	and.w	r3, r3, #16
 8004d50:	2b10      	cmp	r3, #16
 8004d52:	d119      	bne.n	8004d88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f06f 0210 	mvn.w	r2, #16
 8004d5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e030      	b.n	8004dea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d88:	f7fe f848 	bl	8002e1c <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d302      	bcc.n	8004d9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d11d      	bne.n	8004dda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da8:	2b40      	cmp	r3, #64	@ 0x40
 8004daa:	d016      	beq.n	8004dda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2220      	movs	r2, #32
 8004db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc6:	f043 0220 	orr.w	r2, r3, #32
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e007      	b.n	8004dea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de4:	2b40      	cmp	r3, #64	@ 0x40
 8004de6:	d1ae      	bne.n	8004d46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e08:	d11b      	bne.n	8004e42 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e12:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	f043 0204 	orr.w	r2, r3, #4
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e000      	b.n	8004e44 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e267      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d075      	beq.n	8004f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e6e:	4b88      	ldr	r3, [pc, #544]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d00c      	beq.n	8004e94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e7a:	4b85      	ldr	r3, [pc, #532]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d112      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e86:	4b82      	ldr	r3, [pc, #520]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e92:	d10b      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e94:	4b7e      	ldr	r3, [pc, #504]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d05b      	beq.n	8004f58 <HAL_RCC_OscConfig+0x108>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d157      	bne.n	8004f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e242      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb4:	d106      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x74>
 8004eb6:	4b76      	ldr	r3, [pc, #472]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a75      	ldr	r2, [pc, #468]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	e01d      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x98>
 8004ece:	4b70      	ldr	r3, [pc, #448]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a6f      	ldr	r2, [pc, #444]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	4b6d      	ldr	r3, [pc, #436]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6c      	ldr	r2, [pc, #432]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ee4:	6013      	str	r3, [r2, #0]
 8004ee6:	e00b      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ee8:	4b69      	ldr	r3, [pc, #420]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a68      	ldr	r2, [pc, #416]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b66      	ldr	r3, [pc, #408]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a65      	ldr	r2, [pc, #404]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004efa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fd ff88 	bl	8002e1c <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f10:	f7fd ff84 	bl	8002e1c <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b64      	cmp	r3, #100	@ 0x64
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e207      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f22:	4b5b      	ldr	r3, [pc, #364]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0xc0>
 8004f2e:	e014      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f30:	f7fd ff74 	bl	8002e1c <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f38:	f7fd ff70 	bl	8002e1c <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b64      	cmp	r3, #100	@ 0x64
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e1f3      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4a:	4b51      	ldr	r3, [pc, #324]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0xe8>
 8004f56:	e000      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d063      	beq.n	800502e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f66:	4b4a      	ldr	r3, [pc, #296]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f72:	4b47      	ldr	r3, [pc, #284]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f7e:	4b44      	ldr	r3, [pc, #272]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	4b41      	ldr	r3, [pc, #260]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d005      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e1c7      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa2:	4b3b      	ldr	r3, [pc, #236]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	4937      	ldr	r1, [pc, #220]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb6:	e03a      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d020      	beq.n	8005002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc0:	4b34      	ldr	r3, [pc, #208]	@ (8005094 <HAL_RCC_OscConfig+0x244>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc6:	f7fd ff29 	bl	8002e1c <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fce:	f7fd ff25 	bl	8002e1c <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e1a8      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fec:	4b28      	ldr	r3, [pc, #160]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	4925      	ldr	r1, [pc, #148]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	600b      	str	r3, [r1, #0]
 8005000:	e015      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005002:	4b24      	ldr	r3, [pc, #144]	@ (8005094 <HAL_RCC_OscConfig+0x244>)
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7fd ff08 	bl	8002e1c <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005010:	f7fd ff04 	bl	8002e1c <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e187      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005022:	4b1b      	ldr	r3, [pc, #108]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d036      	beq.n	80050a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d016      	beq.n	8005070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005042:	4b15      	ldr	r3, [pc, #84]	@ (8005098 <HAL_RCC_OscConfig+0x248>)
 8005044:	2201      	movs	r2, #1
 8005046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fd fee8 	bl	8002e1c <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005050:	f7fd fee4 	bl	8002e1c <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e167      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005062:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8005064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0x200>
 800506e:	e01b      	b.n	80050a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005070:	4b09      	ldr	r3, [pc, #36]	@ (8005098 <HAL_RCC_OscConfig+0x248>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005076:	f7fd fed1 	bl	8002e1c <HAL_GetTick>
 800507a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800507c:	e00e      	b.n	800509c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800507e:	f7fd fecd 	bl	8002e1c <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d907      	bls.n	800509c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e150      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 8005090:	40023800 	.word	0x40023800
 8005094:	42470000 	.word	0x42470000
 8005098:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800509c:	4b88      	ldr	r3, [pc, #544]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800509e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1ea      	bne.n	800507e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f000 8097 	beq.w	80051e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050b6:	2300      	movs	r3, #0
 80050b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050ba:	4b81      	ldr	r3, [pc, #516]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10f      	bne.n	80050e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	4b7d      	ldr	r3, [pc, #500]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ce:	4a7c      	ldr	r2, [pc, #496]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80050d6:	4b7a      	ldr	r3, [pc, #488]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e2:	2301      	movs	r3, #1
 80050e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e6:	4b77      	ldr	r3, [pc, #476]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d118      	bne.n	8005124 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050f2:	4b74      	ldr	r3, [pc, #464]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a73      	ldr	r2, [pc, #460]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050fe:	f7fd fe8d 	bl	8002e1c <HAL_GetTick>
 8005102:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005106:	f7fd fe89 	bl	8002e1c <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e10c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005118:	4b6a      	ldr	r3, [pc, #424]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0f0      	beq.n	8005106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d106      	bne.n	800513a <HAL_RCC_OscConfig+0x2ea>
 800512c:	4b64      	ldr	r3, [pc, #400]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800512e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005130:	4a63      	ldr	r2, [pc, #396]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005132:	f043 0301 	orr.w	r3, r3, #1
 8005136:	6713      	str	r3, [r2, #112]	@ 0x70
 8005138:	e01c      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b05      	cmp	r3, #5
 8005140:	d10c      	bne.n	800515c <HAL_RCC_OscConfig+0x30c>
 8005142:	4b5f      	ldr	r3, [pc, #380]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005146:	4a5e      	ldr	r2, [pc, #376]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005148:	f043 0304 	orr.w	r3, r3, #4
 800514c:	6713      	str	r3, [r2, #112]	@ 0x70
 800514e:	4b5c      	ldr	r3, [pc, #368]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005152:	4a5b      	ldr	r2, [pc, #364]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	6713      	str	r3, [r2, #112]	@ 0x70
 800515a:	e00b      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800515c:	4b58      	ldr	r3, [pc, #352]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800515e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005160:	4a57      	ldr	r2, [pc, #348]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005162:	f023 0301 	bic.w	r3, r3, #1
 8005166:	6713      	str	r3, [r2, #112]	@ 0x70
 8005168:	4b55      	ldr	r3, [pc, #340]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800516c:	4a54      	ldr	r2, [pc, #336]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516e:	f023 0304 	bic.w	r3, r3, #4
 8005172:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d015      	beq.n	80051a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517c:	f7fd fe4e 	bl	8002e1c <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fd fe4a 	bl	8002e1c <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0cb      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519a:	4b49      	ldr	r3, [pc, #292]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ee      	beq.n	8005184 <HAL_RCC_OscConfig+0x334>
 80051a6:	e014      	b.n	80051d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a8:	f7fd fe38 	bl	8002e1c <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b0:	f7fd fe34 	bl	8002e1c <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e0b5      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c6:	4b3e      	ldr	r3, [pc, #248]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1ee      	bne.n	80051b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051d2:	7dfb      	ldrb	r3, [r7, #23]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d105      	bne.n	80051e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051d8:	4b39      	ldr	r3, [pc, #228]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	4a38      	ldr	r2, [pc, #224]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80a1 	beq.w	8005330 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051ee:	4b34      	ldr	r3, [pc, #208]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 030c 	and.w	r3, r3, #12
 80051f6:	2b08      	cmp	r3, #8
 80051f8:	d05c      	beq.n	80052b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d141      	bne.n	8005286 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005202:	4b31      	ldr	r3, [pc, #196]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fd fe08 	bl	8002e1c <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005210:	f7fd fe04 	bl	8002e1c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e087      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005222:	4b27      	ldr	r3, [pc, #156]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69da      	ldr	r2, [r3, #28]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523c:	019b      	lsls	r3, r3, #6
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005244:	085b      	lsrs	r3, r3, #1
 8005246:	3b01      	subs	r3, #1
 8005248:	041b      	lsls	r3, r3, #16
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	061b      	lsls	r3, r3, #24
 8005252:	491b      	ldr	r1, [pc, #108]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005254:	4313      	orrs	r3, r2
 8005256:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005258:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 800525a:	2201      	movs	r2, #1
 800525c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800525e:	f7fd fddd 	bl	8002e1c <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005266:	f7fd fdd9 	bl	8002e1c <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e05c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005278:	4b11      	ldr	r3, [pc, #68]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0f0      	beq.n	8005266 <HAL_RCC_OscConfig+0x416>
 8005284:	e054      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005286:	4b10      	ldr	r3, [pc, #64]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005288:	2200      	movs	r2, #0
 800528a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528c:	f7fd fdc6 	bl	8002e1c <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005294:	f7fd fdc2 	bl	8002e1c <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e045      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	4b06      	ldr	r3, [pc, #24]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1f0      	bne.n	8005294 <HAL_RCC_OscConfig+0x444>
 80052b2:	e03d      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d107      	bne.n	80052cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e038      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 80052c0:	40023800 	.word	0x40023800
 80052c4:	40007000 	.word	0x40007000
 80052c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052cc:	4b1b      	ldr	r3, [pc, #108]	@ (800533c <HAL_RCC_OscConfig+0x4ec>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d028      	beq.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d121      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d11a      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005304:	4293      	cmp	r3, r2
 8005306:	d111      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005312:	085b      	lsrs	r3, r3, #1
 8005314:	3b01      	subs	r3, #1
 8005316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005318:	429a      	cmp	r2, r3
 800531a:	d107      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005328:	429a      	cmp	r2, r3
 800532a:	d001      	beq.n	8005330 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e000      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40023800 	.word	0x40023800

08005340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0cc      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005354:	4b68      	ldr	r3, [pc, #416]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d90c      	bls.n	800537c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005362:	4b65      	ldr	r3, [pc, #404]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	b2d2      	uxtb	r2, r2
 8005368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	4b63      	ldr	r3, [pc, #396]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0b8      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005394:	4b59      	ldr	r3, [pc, #356]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	4a58      	ldr	r2, [pc, #352]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800539a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800539e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ac:	4b53      	ldr	r3, [pc, #332]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	4a52      	ldr	r2, [pc, #328]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80053b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b8:	4b50      	ldr	r3, [pc, #320]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	494d      	ldr	r1, [pc, #308]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d044      	beq.n	8005460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d107      	bne.n	80053ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	4b47      	ldr	r3, [pc, #284]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d119      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e07f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d003      	beq.n	80053fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053fa:	2b03      	cmp	r3, #3
 80053fc:	d107      	bne.n	800540e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053fe:	4b3f      	ldr	r3, [pc, #252]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e06f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540e:	4b3b      	ldr	r3, [pc, #236]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e067      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800541e:	4b37      	ldr	r3, [pc, #220]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f023 0203 	bic.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	4934      	ldr	r1, [pc, #208]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	4313      	orrs	r3, r2
 800542e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005430:	f7fd fcf4 	bl	8002e1c <HAL_GetTick>
 8005434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005436:	e00a      	b.n	800544e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005438:	f7fd fcf0 	bl	8002e1c <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e04f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	4b2b      	ldr	r3, [pc, #172]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 020c 	and.w	r2, r3, #12
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	429a      	cmp	r2, r3
 800545e:	d1eb      	bne.n	8005438 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005460:	4b25      	ldr	r3, [pc, #148]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20c      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546e:	4b22      	ldr	r3, [pc, #136]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b20      	ldr	r3, [pc, #128]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e032      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005494:	4b19      	ldr	r3, [pc, #100]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4916      	ldr	r1, [pc, #88]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054b2:	4b12      	ldr	r3, [pc, #72]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	490e      	ldr	r1, [pc, #56]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054c6:	f000 f821 	bl	800550c <HAL_RCC_GetSysClockFreq>
 80054ca:	4602      	mov	r2, r0
 80054cc:	4b0b      	ldr	r3, [pc, #44]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 030f 	and.w	r3, r3, #15
 80054d6:	490a      	ldr	r1, [pc, #40]	@ (8005500 <HAL_RCC_ClockConfig+0x1c0>)
 80054d8:	5ccb      	ldrb	r3, [r1, r3]
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	4a09      	ldr	r2, [pc, #36]	@ (8005504 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054e2:	4b09      	ldr	r3, [pc, #36]	@ (8005508 <HAL_RCC_ClockConfig+0x1c8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fd fc54 	bl	8002d94 <HAL_InitTick>

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40023c00 	.word	0x40023c00
 80054fc:	40023800 	.word	0x40023800
 8005500:	0801f4cc 	.word	0x0801f4cc
 8005504:	2000000c 	.word	0x2000000c
 8005508:	20000010 	.word	0x20000010

0800550c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800550c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005510:	b090      	sub	sp, #64	@ 0x40
 8005512:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005518:	2300      	movs	r3, #0
 800551a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800551c:	2300      	movs	r3, #0
 800551e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005524:	4b59      	ldr	r3, [pc, #356]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030c 	and.w	r3, r3, #12
 800552c:	2b08      	cmp	r3, #8
 800552e:	d00d      	beq.n	800554c <HAL_RCC_GetSysClockFreq+0x40>
 8005530:	2b08      	cmp	r3, #8
 8005532:	f200 80a1 	bhi.w	8005678 <HAL_RCC_GetSysClockFreq+0x16c>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_RCC_GetSysClockFreq+0x34>
 800553a:	2b04      	cmp	r3, #4
 800553c:	d003      	beq.n	8005546 <HAL_RCC_GetSysClockFreq+0x3a>
 800553e:	e09b      	b.n	8005678 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005540:	4b53      	ldr	r3, [pc, #332]	@ (8005690 <HAL_RCC_GetSysClockFreq+0x184>)
 8005542:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005544:	e09b      	b.n	800567e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005546:	4b53      	ldr	r3, [pc, #332]	@ (8005694 <HAL_RCC_GetSysClockFreq+0x188>)
 8005548:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800554a:	e098      	b.n	800567e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800554c:	4b4f      	ldr	r3, [pc, #316]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005554:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005556:	4b4d      	ldr	r3, [pc, #308]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d028      	beq.n	80055b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005562:	4b4a      	ldr	r3, [pc, #296]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	099b      	lsrs	r3, r3, #6
 8005568:	2200      	movs	r2, #0
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	627a      	str	r2, [r7, #36]	@ 0x24
 800556e:	6a3b      	ldr	r3, [r7, #32]
 8005570:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005574:	2100      	movs	r1, #0
 8005576:	4b47      	ldr	r3, [pc, #284]	@ (8005694 <HAL_RCC_GetSysClockFreq+0x188>)
 8005578:	fb03 f201 	mul.w	r2, r3, r1
 800557c:	2300      	movs	r3, #0
 800557e:	fb00 f303 	mul.w	r3, r0, r3
 8005582:	4413      	add	r3, r2
 8005584:	4a43      	ldr	r2, [pc, #268]	@ (8005694 <HAL_RCC_GetSysClockFreq+0x188>)
 8005586:	fba0 1202 	umull	r1, r2, r0, r2
 800558a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800558c:	460a      	mov	r2, r1
 800558e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005590:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005592:	4413      	add	r3, r2
 8005594:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005598:	2200      	movs	r2, #0
 800559a:	61bb      	str	r3, [r7, #24]
 800559c:	61fa      	str	r2, [r7, #28]
 800559e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80055a6:	f7fb fbd7 	bl	8000d58 <__aeabi_uldivmod>
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	4613      	mov	r3, r2
 80055b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055b2:	e053      	b.n	800565c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055b4:	4b35      	ldr	r3, [pc, #212]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	099b      	lsrs	r3, r3, #6
 80055ba:	2200      	movs	r2, #0
 80055bc:	613b      	str	r3, [r7, #16]
 80055be:	617a      	str	r2, [r7, #20]
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80055c6:	f04f 0b00 	mov.w	fp, #0
 80055ca:	4652      	mov	r2, sl
 80055cc:	465b      	mov	r3, fp
 80055ce:	f04f 0000 	mov.w	r0, #0
 80055d2:	f04f 0100 	mov.w	r1, #0
 80055d6:	0159      	lsls	r1, r3, #5
 80055d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055dc:	0150      	lsls	r0, r2, #5
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	ebb2 080a 	subs.w	r8, r2, sl
 80055e6:	eb63 090b 	sbc.w	r9, r3, fp
 80055ea:	f04f 0200 	mov.w	r2, #0
 80055ee:	f04f 0300 	mov.w	r3, #0
 80055f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80055f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80055fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80055fe:	ebb2 0408 	subs.w	r4, r2, r8
 8005602:	eb63 0509 	sbc.w	r5, r3, r9
 8005606:	f04f 0200 	mov.w	r2, #0
 800560a:	f04f 0300 	mov.w	r3, #0
 800560e:	00eb      	lsls	r3, r5, #3
 8005610:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005614:	00e2      	lsls	r2, r4, #3
 8005616:	4614      	mov	r4, r2
 8005618:	461d      	mov	r5, r3
 800561a:	eb14 030a 	adds.w	r3, r4, sl
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	eb45 030b 	adc.w	r3, r5, fp
 8005624:	607b      	str	r3, [r7, #4]
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	f04f 0300 	mov.w	r3, #0
 800562e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005632:	4629      	mov	r1, r5
 8005634:	028b      	lsls	r3, r1, #10
 8005636:	4621      	mov	r1, r4
 8005638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800563c:	4621      	mov	r1, r4
 800563e:	028a      	lsls	r2, r1, #10
 8005640:	4610      	mov	r0, r2
 8005642:	4619      	mov	r1, r3
 8005644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005646:	2200      	movs	r2, #0
 8005648:	60bb      	str	r3, [r7, #8]
 800564a:	60fa      	str	r2, [r7, #12]
 800564c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005650:	f7fb fb82 	bl	8000d58 <__aeabi_uldivmod>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4613      	mov	r3, r2
 800565a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800565c:	4b0b      	ldr	r3, [pc, #44]	@ (800568c <HAL_RCC_GetSysClockFreq+0x180>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	0c1b      	lsrs	r3, r3, #16
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	3301      	adds	r3, #1
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800566c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005670:	fbb2 f3f3 	udiv	r3, r2, r3
 8005674:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005676:	e002      	b.n	800567e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005678:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <HAL_RCC_GetSysClockFreq+0x184>)
 800567a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800567c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800567e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005680:	4618      	mov	r0, r3
 8005682:	3740      	adds	r7, #64	@ 0x40
 8005684:	46bd      	mov	sp, r7
 8005686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800568a:	bf00      	nop
 800568c:	40023800 	.word	0x40023800
 8005690:	00f42400 	.word	0x00f42400
 8005694:	017d7840 	.word	0x017d7840

08005698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800569c:	4b03      	ldr	r3, [pc, #12]	@ (80056ac <HAL_RCC_GetHCLKFreq+0x14>)
 800569e:	681b      	ldr	r3, [r3, #0]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	2000000c 	.word	0x2000000c

080056b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056b4:	f7ff fff0 	bl	8005698 <HAL_RCC_GetHCLKFreq>
 80056b8:	4602      	mov	r2, r0
 80056ba:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	0a9b      	lsrs	r3, r3, #10
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	4903      	ldr	r1, [pc, #12]	@ (80056d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056c6:	5ccb      	ldrb	r3, [r1, r3]
 80056c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	40023800 	.word	0x40023800
 80056d4:	0801f4dc 	.word	0x0801f4dc

080056d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056dc:	f7ff ffdc 	bl	8005698 <HAL_RCC_GetHCLKFreq>
 80056e0:	4602      	mov	r2, r0
 80056e2:	4b05      	ldr	r3, [pc, #20]	@ (80056f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	0b5b      	lsrs	r3, r3, #13
 80056e8:	f003 0307 	and.w	r3, r3, #7
 80056ec:	4903      	ldr	r1, [pc, #12]	@ (80056fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80056ee:	5ccb      	ldrb	r3, [r1, r3]
 80056f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40023800 	.word	0x40023800
 80056fc:	0801f4dc 	.word	0x0801f4dc

08005700 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e041      	b.n	8005796 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d106      	bne.n	800572c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f7fc ffea 	bl	8002700 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	3304      	adds	r3, #4
 800573c:	4619      	mov	r1, r3
 800573e:	4610      	mov	r0, r2
 8005740:	f000 fe14 	bl	800636c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
	...

080057a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d001      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e044      	b.n	8005842 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0201 	orr.w	r2, r2, #1
 80057ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_TIM_Base_Start_IT+0xb0>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d018      	beq.n	800580c <HAL_TIM_Base_Start_IT+0x6c>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e2:	d013      	beq.n	800580c <HAL_TIM_Base_Start_IT+0x6c>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a1a      	ldr	r2, [pc, #104]	@ (8005854 <HAL_TIM_Base_Start_IT+0xb4>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d00e      	beq.n	800580c <HAL_TIM_Base_Start_IT+0x6c>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a19      	ldr	r2, [pc, #100]	@ (8005858 <HAL_TIM_Base_Start_IT+0xb8>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d009      	beq.n	800580c <HAL_TIM_Base_Start_IT+0x6c>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a17      	ldr	r2, [pc, #92]	@ (800585c <HAL_TIM_Base_Start_IT+0xbc>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d004      	beq.n	800580c <HAL_TIM_Base_Start_IT+0x6c>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a16      	ldr	r2, [pc, #88]	@ (8005860 <HAL_TIM_Base_Start_IT+0xc0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d111      	bne.n	8005830 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 0307 	and.w	r3, r3, #7
 8005816:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b06      	cmp	r3, #6
 800581c:	d010      	beq.n	8005840 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f042 0201 	orr.w	r2, r2, #1
 800582c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582e:	e007      	b.n	8005840 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0201 	orr.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40010000 	.word	0x40010000
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800
 800585c:	40000c00 	.word	0x40000c00
 8005860:	40014000 	.word	0x40014000

08005864 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e041      	b.n	80058fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7fc ffec 	bl	8002868 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3304      	adds	r3, #4
 80058a0:	4619      	mov	r1, r3
 80058a2:	4610      	mov	r0, r2
 80058a4:	f000 fd62 	bl	800636c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d109      	bne.n	8005928 <HAL_TIM_PWM_Start+0x24>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	bf14      	ite	ne
 8005920:	2301      	movne	r3, #1
 8005922:	2300      	moveq	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e022      	b.n	800596e <HAL_TIM_PWM_Start+0x6a>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b04      	cmp	r3, #4
 800592c:	d109      	bne.n	8005942 <HAL_TIM_PWM_Start+0x3e>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b01      	cmp	r3, #1
 8005938:	bf14      	ite	ne
 800593a:	2301      	movne	r3, #1
 800593c:	2300      	moveq	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	e015      	b.n	800596e <HAL_TIM_PWM_Start+0x6a>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b08      	cmp	r3, #8
 8005946:	d109      	bne.n	800595c <HAL_TIM_PWM_Start+0x58>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	e008      	b.n	800596e <HAL_TIM_PWM_Start+0x6a>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	bf14      	ite	ne
 8005968:	2301      	movne	r3, #1
 800596a:	2300      	moveq	r3, #0
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e068      	b.n	8005a48 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d104      	bne.n	8005986 <HAL_TIM_PWM_Start+0x82>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005984:	e013      	b.n	80059ae <HAL_TIM_PWM_Start+0xaa>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b04      	cmp	r3, #4
 800598a:	d104      	bne.n	8005996 <HAL_TIM_PWM_Start+0x92>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005994:	e00b      	b.n	80059ae <HAL_TIM_PWM_Start+0xaa>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b08      	cmp	r3, #8
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_PWM_Start+0xa2>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2202      	movs	r2, #2
 80059a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059a4:	e003      	b.n	80059ae <HAL_TIM_PWM_Start+0xaa>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2202      	movs	r2, #2
 80059aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2201      	movs	r2, #1
 80059b4:	6839      	ldr	r1, [r7, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 ff84 	bl	80068c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a23      	ldr	r2, [pc, #140]	@ (8005a50 <HAL_TIM_PWM_Start+0x14c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d107      	bne.n	80059d6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a1d      	ldr	r2, [pc, #116]	@ (8005a50 <HAL_TIM_PWM_Start+0x14c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d018      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x10e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e8:	d013      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x10e>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a19      	ldr	r2, [pc, #100]	@ (8005a54 <HAL_TIM_PWM_Start+0x150>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x10e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a17      	ldr	r2, [pc, #92]	@ (8005a58 <HAL_TIM_PWM_Start+0x154>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d009      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x10e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a16      	ldr	r2, [pc, #88]	@ (8005a5c <HAL_TIM_PWM_Start+0x158>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x10e>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a14      	ldr	r2, [pc, #80]	@ (8005a60 <HAL_TIM_PWM_Start+0x15c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d111      	bne.n	8005a36 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2b06      	cmp	r3, #6
 8005a22:	d010      	beq.n	8005a46 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0201 	orr.w	r2, r2, #1
 8005a32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a34:	e007      	b.n	8005a46 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 0201 	orr.w	r2, r2, #1
 8005a44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40000400 	.word	0x40000400
 8005a58:	40000800 	.word	0x40000800
 8005a5c:	40000c00 	.word	0x40000c00
 8005a60:	40014000 	.word	0x40014000

08005a64 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e097      	b.n	8005ba8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d106      	bne.n	8005a92 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f7fc fe5f 	bl	8002750 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2202      	movs	r2, #2
 8005a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6812      	ldr	r2, [r2, #0]
 8005aa4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aa8:	f023 0307 	bic.w	r3, r3, #7
 8005aac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3304      	adds	r3, #4
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	4610      	mov	r0, r2
 8005aba:	f000 fc57 	bl	800636c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6a1b      	ldr	r3, [r3, #32]
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ae6:	f023 0303 	bic.w	r3, r3, #3
 8005aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	021b      	lsls	r3, r3, #8
 8005af6:	4313      	orrs	r3, r2
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b04:	f023 030c 	bic.w	r3, r3, #12
 8005b08:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	021b      	lsls	r3, r3, #8
 8005b20:	4313      	orrs	r3, r2
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	011a      	lsls	r2, r3, #4
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	031b      	lsls	r3, r3, #12
 8005b34:	4313      	orrs	r3, r2
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b42:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005b4a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	4313      	orrs	r3, r2
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3718      	adds	r7, #24
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bc0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005bc8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bd0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005bd8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d110      	bne.n	8005c02 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d102      	bne.n	8005bec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005be6:	7b7b      	ldrb	r3, [r7, #13]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d001      	beq.n	8005bf0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e069      	b.n	8005cc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c00:	e031      	b.n	8005c66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d110      	bne.n	8005c2a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c08:	7bbb      	ldrb	r3, [r7, #14]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d102      	bne.n	8005c14 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c0e:	7b3b      	ldrb	r3, [r7, #12]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d001      	beq.n	8005c18 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e055      	b.n	8005cc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c28:	e01d      	b.n	8005c66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d108      	bne.n	8005c42 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c30:	7bbb      	ldrb	r3, [r7, #14]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d105      	bne.n	8005c42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c36:	7b7b      	ldrb	r3, [r7, #13]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d102      	bne.n	8005c42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c3c:	7b3b      	ldrb	r3, [r7, #12]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d001      	beq.n	8005c46 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e03e      	b.n	8005cc4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2202      	movs	r2, #2
 8005c4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2202      	movs	r2, #2
 8005c52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2202      	movs	r2, #2
 8005c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2202      	movs	r2, #2
 8005c62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_TIM_Encoder_Start+0xc4>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d008      	beq.n	8005c84 <HAL_TIM_Encoder_Start+0xd4>
 8005c72:	e00f      	b.n	8005c94 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 fe21 	bl	80068c4 <TIM_CCxChannelCmd>
      break;
 8005c82:	e016      	b.n	8005cb2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	2104      	movs	r1, #4
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f000 fe19 	bl	80068c4 <TIM_CCxChannelCmd>
      break;
 8005c92:	e00e      	b.n	8005cb2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f000 fe11 	bl	80068c4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	2104      	movs	r1, #4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fe0a 	bl	80068c4 <TIM_CCxChannelCmd>
      break;
 8005cb0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005cdc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ce4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005cf4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d110      	bne.n	8005d1e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d102      	bne.n	8005d08 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d02:	7b7b      	ldrb	r3, [r7, #13]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d001      	beq.n	8005d0c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e089      	b.n	8005e20 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2202      	movs	r2, #2
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d1c:	e031      	b.n	8005d82 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	2b04      	cmp	r3, #4
 8005d22:	d110      	bne.n	8005d46 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d24:	7bbb      	ldrb	r3, [r7, #14]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d102      	bne.n	8005d30 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d2a:	7b3b      	ldrb	r3, [r7, #12]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d001      	beq.n	8005d34 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e075      	b.n	8005e20 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2202      	movs	r2, #2
 8005d40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d44:	e01d      	b.n	8005d82 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d46:	7bfb      	ldrb	r3, [r7, #15]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d108      	bne.n	8005d5e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d4c:	7bbb      	ldrb	r3, [r7, #14]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d105      	bne.n	8005d5e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d52:	7b7b      	ldrb	r3, [r7, #13]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d102      	bne.n	8005d5e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d58:	7b3b      	ldrb	r3, [r7, #12]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d001      	beq.n	8005d62 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e05e      	b.n	8005e20 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2202      	movs	r2, #2
 8005d66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2202      	movs	r2, #2
 8005d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2202      	movs	r2, #2
 8005d7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d003      	beq.n	8005d90 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	2b04      	cmp	r3, #4
 8005d8c:	d010      	beq.n	8005db0 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005d8e:	e01f      	b.n	8005dd0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2201      	movs	r2, #1
 8005d96:	2100      	movs	r1, #0
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 fd93 	bl	80068c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0202 	orr.w	r2, r2, #2
 8005dac:	60da      	str	r2, [r3, #12]
      break;
 8005dae:	e02e      	b.n	8005e0e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2201      	movs	r2, #1
 8005db6:	2104      	movs	r1, #4
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fd83 	bl	80068c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68da      	ldr	r2, [r3, #12]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f042 0204 	orr.w	r2, r2, #4
 8005dcc:	60da      	str	r2, [r3, #12]
      break;
 8005dce:	e01e      	b.n	8005e0e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fd73 	bl	80068c4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2201      	movs	r2, #1
 8005de4:	2104      	movs	r1, #4
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 fd6c 	bl	80068c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0202 	orr.w	r2, r2, #2
 8005dfa:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0204 	orr.w	r2, r2, #4
 8005e0a:	60da      	str	r2, [r3, #12]
      break;
 8005e0c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f042 0201 	orr.w	r2, r2, #1
 8005e1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d020      	beq.n	8005e8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d01b      	beq.n	8005e8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f06f 0202 	mvn.w	r2, #2
 8005e5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 fa5b 	bl	800632e <HAL_TIM_IC_CaptureCallback>
 8005e78:	e005      	b.n	8005e86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa4d 	bl	800631a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fa5e 	bl	8006342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f003 0304 	and.w	r3, r3, #4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d020      	beq.n	8005ed8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f003 0304 	and.w	r3, r3, #4
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d01b      	beq.n	8005ed8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f06f 0204 	mvn.w	r2, #4
 8005ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 fa35 	bl	800632e <HAL_TIM_IC_CaptureCallback>
 8005ec4:	e005      	b.n	8005ed2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 fa27 	bl	800631a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 fa38 	bl	8006342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f003 0308 	and.w	r3, r3, #8
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d020      	beq.n	8005f24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f003 0308 	and.w	r3, r3, #8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d01b      	beq.n	8005f24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f06f 0208 	mvn.w	r2, #8
 8005ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2204      	movs	r2, #4
 8005efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	f003 0303 	and.w	r3, r3, #3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fa0f 	bl	800632e <HAL_TIM_IC_CaptureCallback>
 8005f10:	e005      	b.n	8005f1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fa01 	bl	800631a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fa12 	bl	8006342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 0310 	and.w	r3, r3, #16
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d020      	beq.n	8005f70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f003 0310 	and.w	r3, r3, #16
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d01b      	beq.n	8005f70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f06f 0210 	mvn.w	r2, #16
 8005f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2208      	movs	r2, #8
 8005f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 f9e9 	bl	800632e <HAL_TIM_IC_CaptureCallback>
 8005f5c:	e005      	b.n	8005f6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f9db 	bl	800631a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 f9ec 	bl	8006342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00c      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d007      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f06f 0201 	mvn.w	r2, #1
 8005f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7fb fc94 	bl	80018bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00c      	beq.n	8005fb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d007      	beq.n	8005fb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 fd24 	bl	8006a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00c      	beq.n	8005fdc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d007      	beq.n	8005fdc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f9bd 	bl	8006356 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f003 0320 	and.w	r3, r3, #32
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00c      	beq.n	8006000 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f003 0320 	and.w	r3, r3, #32
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d007      	beq.n	8006000 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0220 	mvn.w	r2, #32
 8005ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fcf6 	bl	80069ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006000:	bf00      	nop
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b086      	sub	sp, #24
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006014:	2300      	movs	r3, #0
 8006016:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006022:	2302      	movs	r3, #2
 8006024:	e0ae      	b.n	8006184 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2b0c      	cmp	r3, #12
 8006032:	f200 809f 	bhi.w	8006174 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006036:	a201      	add	r2, pc, #4	@ (adr r2, 800603c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603c:	08006071 	.word	0x08006071
 8006040:	08006175 	.word	0x08006175
 8006044:	08006175 	.word	0x08006175
 8006048:	08006175 	.word	0x08006175
 800604c:	080060b1 	.word	0x080060b1
 8006050:	08006175 	.word	0x08006175
 8006054:	08006175 	.word	0x08006175
 8006058:	08006175 	.word	0x08006175
 800605c:	080060f3 	.word	0x080060f3
 8006060:	08006175 	.word	0x08006175
 8006064:	08006175 	.word	0x08006175
 8006068:	08006175 	.word	0x08006175
 800606c:	08006133 	.word	0x08006133
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68b9      	ldr	r1, [r7, #8]
 8006076:	4618      	mov	r0, r3
 8006078:	f000 f9fe 	bl	8006478 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0208 	orr.w	r2, r2, #8
 800608a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699a      	ldr	r2, [r3, #24]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0204 	bic.w	r2, r2, #4
 800609a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6999      	ldr	r1, [r3, #24]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	691a      	ldr	r2, [r3, #16]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	430a      	orrs	r2, r1
 80060ac:	619a      	str	r2, [r3, #24]
      break;
 80060ae:	e064      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68b9      	ldr	r1, [r7, #8]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 fa44 	bl	8006544 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699a      	ldr	r2, [r3, #24]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6999      	ldr	r1, [r3, #24]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	021a      	lsls	r2, r3, #8
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	619a      	str	r2, [r3, #24]
      break;
 80060f0:	e043      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68b9      	ldr	r1, [r7, #8]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fa8f 	bl	800661c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f042 0208 	orr.w	r2, r2, #8
 800610c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	69da      	ldr	r2, [r3, #28]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f022 0204 	bic.w	r2, r2, #4
 800611c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	69d9      	ldr	r1, [r3, #28]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	691a      	ldr	r2, [r3, #16]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	61da      	str	r2, [r3, #28]
      break;
 8006130:	e023      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68b9      	ldr	r1, [r7, #8]
 8006138:	4618      	mov	r0, r3
 800613a:	f000 fad9 	bl	80066f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	69da      	ldr	r2, [r3, #28]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800614c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800615c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69d9      	ldr	r1, [r3, #28]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	021a      	lsls	r2, r3, #8
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	61da      	str	r2, [r3, #28]
      break;
 8006172:	e002      	b.n	800617a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	75fb      	strb	r3, [r7, #23]
      break;
 8006178:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006182:	7dfb      	ldrb	r3, [r7, #23]
}
 8006184:	4618      	mov	r0, r3
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d101      	bne.n	80061a8 <HAL_TIM_ConfigClockSource+0x1c>
 80061a4:	2302      	movs	r3, #2
 80061a6:	e0b4      	b.n	8006312 <HAL_TIM_ConfigClockSource+0x186>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80061c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68ba      	ldr	r2, [r7, #8]
 80061d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061e0:	d03e      	beq.n	8006260 <HAL_TIM_ConfigClockSource+0xd4>
 80061e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061e6:	f200 8087 	bhi.w	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 80061ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ee:	f000 8086 	beq.w	80062fe <HAL_TIM_ConfigClockSource+0x172>
 80061f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061f6:	d87f      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 80061f8:	2b70      	cmp	r3, #112	@ 0x70
 80061fa:	d01a      	beq.n	8006232 <HAL_TIM_ConfigClockSource+0xa6>
 80061fc:	2b70      	cmp	r3, #112	@ 0x70
 80061fe:	d87b      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006200:	2b60      	cmp	r3, #96	@ 0x60
 8006202:	d050      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006204:	2b60      	cmp	r3, #96	@ 0x60
 8006206:	d877      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006208:	2b50      	cmp	r3, #80	@ 0x50
 800620a:	d03c      	beq.n	8006286 <HAL_TIM_ConfigClockSource+0xfa>
 800620c:	2b50      	cmp	r3, #80	@ 0x50
 800620e:	d873      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006210:	2b40      	cmp	r3, #64	@ 0x40
 8006212:	d058      	beq.n	80062c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006214:	2b40      	cmp	r3, #64	@ 0x40
 8006216:	d86f      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006218:	2b30      	cmp	r3, #48	@ 0x30
 800621a:	d064      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15a>
 800621c:	2b30      	cmp	r3, #48	@ 0x30
 800621e:	d86b      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006220:	2b20      	cmp	r3, #32
 8006222:	d060      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006224:	2b20      	cmp	r3, #32
 8006226:	d867      	bhi.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006228:	2b00      	cmp	r3, #0
 800622a:	d05c      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15a>
 800622c:	2b10      	cmp	r3, #16
 800622e:	d05a      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006230:	e062      	b.n	80062f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006242:	f000 fb1f 	bl	8006884 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006254:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68ba      	ldr	r2, [r7, #8]
 800625c:	609a      	str	r2, [r3, #8]
      break;
 800625e:	e04f      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006270:	f000 fb08 	bl	8006884 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689a      	ldr	r2, [r3, #8]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006282:	609a      	str	r2, [r3, #8]
      break;
 8006284:	e03c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006292:	461a      	mov	r2, r3
 8006294:	f000 fa7c 	bl	8006790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2150      	movs	r1, #80	@ 0x50
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fad5 	bl	800684e <TIM_ITRx_SetConfig>
      break;
 80062a4:	e02c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062b2:	461a      	mov	r2, r3
 80062b4:	f000 fa9b 	bl	80067ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	2160      	movs	r1, #96	@ 0x60
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fac5 	bl	800684e <TIM_ITRx_SetConfig>
      break;
 80062c4:	e01c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062d2:	461a      	mov	r2, r3
 80062d4:	f000 fa5c 	bl	8006790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2140      	movs	r1, #64	@ 0x40
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 fab5 	bl	800684e <TIM_ITRx_SetConfig>
      break;
 80062e4:	e00c      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4619      	mov	r1, r3
 80062f0:	4610      	mov	r0, r2
 80062f2:	f000 faac 	bl	800684e <TIM_ITRx_SetConfig>
      break;
 80062f6:	e003      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	73fb      	strb	r3, [r7, #15]
      break;
 80062fc:	e000      	b.n	8006300 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006310:	7bfb      	ldrb	r3, [r7, #15]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800635e:	bf00      	nop
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
	...

0800636c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a37      	ldr	r2, [pc, #220]	@ (800645c <TIM_Base_SetConfig+0xf0>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d00f      	beq.n	80063a4 <TIM_Base_SetConfig+0x38>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800638a:	d00b      	beq.n	80063a4 <TIM_Base_SetConfig+0x38>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a34      	ldr	r2, [pc, #208]	@ (8006460 <TIM_Base_SetConfig+0xf4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d007      	beq.n	80063a4 <TIM_Base_SetConfig+0x38>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a33      	ldr	r2, [pc, #204]	@ (8006464 <TIM_Base_SetConfig+0xf8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d003      	beq.n	80063a4 <TIM_Base_SetConfig+0x38>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a32      	ldr	r2, [pc, #200]	@ (8006468 <TIM_Base_SetConfig+0xfc>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d108      	bne.n	80063b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a28      	ldr	r2, [pc, #160]	@ (800645c <TIM_Base_SetConfig+0xf0>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d01b      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063c4:	d017      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a25      	ldr	r2, [pc, #148]	@ (8006460 <TIM_Base_SetConfig+0xf4>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d013      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a24      	ldr	r2, [pc, #144]	@ (8006464 <TIM_Base_SetConfig+0xf8>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d00f      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a23      	ldr	r2, [pc, #140]	@ (8006468 <TIM_Base_SetConfig+0xfc>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d00b      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a22      	ldr	r2, [pc, #136]	@ (800646c <TIM_Base_SetConfig+0x100>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d007      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a21      	ldr	r2, [pc, #132]	@ (8006470 <TIM_Base_SetConfig+0x104>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d003      	beq.n	80063f6 <TIM_Base_SetConfig+0x8a>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a20      	ldr	r2, [pc, #128]	@ (8006474 <TIM_Base_SetConfig+0x108>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d108      	bne.n	8006408 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	4313      	orrs	r3, r2
 8006414:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a0c      	ldr	r2, [pc, #48]	@ (800645c <TIM_Base_SetConfig+0xf0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d103      	bne.n	8006436 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	691a      	ldr	r2, [r3, #16]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f043 0204 	orr.w	r2, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	601a      	str	r2, [r3, #0]
}
 800644e:	bf00      	nop
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40010000 	.word	0x40010000
 8006460:	40000400 	.word	0x40000400
 8006464:	40000800 	.word	0x40000800
 8006468:	40000c00 	.word	0x40000c00
 800646c:	40014000 	.word	0x40014000
 8006470:	40014400 	.word	0x40014400
 8006474:	40014800 	.word	0x40014800

08006478 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006478:	b480      	push	{r7}
 800647a:	b087      	sub	sp, #28
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	f023 0201 	bic.w	r2, r3, #1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f023 0303 	bic.w	r3, r3, #3
 80064ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f023 0302 	bic.w	r3, r3, #2
 80064c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a1c      	ldr	r2, [pc, #112]	@ (8006540 <TIM_OC1_SetConfig+0xc8>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d10c      	bne.n	80064ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f023 0308 	bic.w	r3, r3, #8
 80064da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	697a      	ldr	r2, [r7, #20]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f023 0304 	bic.w	r3, r3, #4
 80064ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a13      	ldr	r2, [pc, #76]	@ (8006540 <TIM_OC1_SetConfig+0xc8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d111      	bne.n	800651a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006504:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	693a      	ldr	r2, [r7, #16]
 8006516:	4313      	orrs	r3, r2
 8006518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	685a      	ldr	r2, [r3, #4]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	621a      	str	r2, [r3, #32]
}
 8006534:	bf00      	nop
 8006536:	371c      	adds	r7, #28
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	40010000 	.word	0x40010000

08006544 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	f023 0210 	bic.w	r2, r3, #16
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800657a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	021b      	lsls	r3, r3, #8
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	f023 0320 	bic.w	r3, r3, #32
 800658e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	011b      	lsls	r3, r3, #4
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	4313      	orrs	r3, r2
 800659a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a1e      	ldr	r2, [pc, #120]	@ (8006618 <TIM_OC2_SetConfig+0xd4>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d10d      	bne.n	80065c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	011b      	lsls	r3, r3, #4
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a15      	ldr	r2, [pc, #84]	@ (8006618 <TIM_OC2_SetConfig+0xd4>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d113      	bne.n	80065f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	693a      	ldr	r2, [r7, #16]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685a      	ldr	r2, [r3, #4]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	621a      	str	r2, [r3, #32]
}
 800660a:	bf00      	nop
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40010000 	.word	0x40010000

0800661c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800661c:	b480      	push	{r7}
 800661e:	b087      	sub	sp, #28
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800664a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f023 0303 	bic.w	r3, r3, #3
 8006652:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006664:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	4313      	orrs	r3, r2
 8006670:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a1d      	ldr	r2, [pc, #116]	@ (80066ec <TIM_OC3_SetConfig+0xd0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d10d      	bne.n	8006696 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006680:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	021b      	lsls	r3, r3, #8
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	4313      	orrs	r3, r2
 800668c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006694:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a14      	ldr	r2, [pc, #80]	@ (80066ec <TIM_OC3_SetConfig+0xd0>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d113      	bne.n	80066c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	695b      	ldr	r3, [r3, #20]
 80066b2:	011b      	lsls	r3, r3, #4
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	621a      	str	r2, [r3, #32]
}
 80066e0:	bf00      	nop
 80066e2:	371c      	adds	r7, #28
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	40010000 	.word	0x40010000

080066f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b087      	sub	sp, #28
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800671e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	021b      	lsls	r3, r3, #8
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	4313      	orrs	r3, r2
 8006732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800673a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	031b      	lsls	r3, r3, #12
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a10      	ldr	r2, [pc, #64]	@ (800678c <TIM_OC4_SetConfig+0x9c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d109      	bne.n	8006764 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006756:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	695b      	ldr	r3, [r3, #20]
 800675c:	019b      	lsls	r3, r3, #6
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	4313      	orrs	r3, r2
 8006762:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	621a      	str	r2, [r3, #32]
}
 800677e:	bf00      	nop
 8006780:	371c      	adds	r7, #28
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40010000 	.word	0x40010000

08006790 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006790:	b480      	push	{r7}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6a1b      	ldr	r3, [r3, #32]
 80067a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	f023 0201 	bic.w	r2, r3, #1
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	011b      	lsls	r3, r3, #4
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f023 030a 	bic.w	r3, r3, #10
 80067cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	621a      	str	r2, [r3, #32]
}
 80067e2:	bf00      	nop
 80067e4:	371c      	adds	r7, #28
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b087      	sub	sp, #28
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	60f8      	str	r0, [r7, #12]
 80067f6:	60b9      	str	r1, [r7, #8]
 80067f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	f023 0210 	bic.w	r2, r3, #16
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	699b      	ldr	r3, [r3, #24]
 8006810:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006818:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	031b      	lsls	r3, r3, #12
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800682a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	011b      	lsls	r3, r3, #4
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	4313      	orrs	r3, r2
 8006834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	693a      	ldr	r2, [r7, #16]
 800683a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	621a      	str	r2, [r3, #32]
}
 8006842:	bf00      	nop
 8006844:	371c      	adds	r7, #28
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800684e:	b480      	push	{r7}
 8006850:	b085      	sub	sp, #20
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
 8006856:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006864:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	f043 0307 	orr.w	r3, r3, #7
 8006870:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	609a      	str	r2, [r3, #8]
}
 8006878:	bf00      	nop
 800687a:	3714      	adds	r7, #20
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800689e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	021a      	lsls	r2, r3, #8
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	431a      	orrs	r2, r3
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	609a      	str	r2, [r3, #8]
}
 80068b8:	bf00      	nop
 80068ba:	371c      	adds	r7, #28
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	f003 031f 	and.w	r3, r3, #31
 80068d6:	2201      	movs	r2, #1
 80068d8:	fa02 f303 	lsl.w	r3, r2, r3
 80068dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6a1a      	ldr	r2, [r3, #32]
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	43db      	mvns	r3, r3
 80068e6:	401a      	ands	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6a1a      	ldr	r2, [r3, #32]
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f003 031f 	and.w	r3, r3, #31
 80068f6:	6879      	ldr	r1, [r7, #4]
 80068f8:	fa01 f303 	lsl.w	r3, r1, r3
 80068fc:	431a      	orrs	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	621a      	str	r2, [r3, #32]
}
 8006902:	bf00      	nop
 8006904:	371c      	adds	r7, #28
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
	...

08006910 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006924:	2302      	movs	r3, #2
 8006926:	e050      	b.n	80069ca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2202      	movs	r2, #2
 8006934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800694e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	4313      	orrs	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a1c      	ldr	r2, [pc, #112]	@ (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d018      	beq.n	800699e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006974:	d013      	beq.n	800699e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a18      	ldr	r2, [pc, #96]	@ (80069dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d00e      	beq.n	800699e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a16      	ldr	r2, [pc, #88]	@ (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d009      	beq.n	800699e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a15      	ldr	r2, [pc, #84]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d004      	beq.n	800699e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a13      	ldr	r2, [pc, #76]	@ (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d10c      	bne.n	80069b8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3714      	adds	r7, #20
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	40010000 	.word	0x40010000
 80069dc:	40000400 	.word	0x40000400
 80069e0:	40000800 	.word	0x40000800
 80069e4:	40000c00 	.word	0x40000c00
 80069e8:	40014000 	.word	0x40014000

080069ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e042      	b.n	8006aac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d106      	bne.n	8006a40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7fb ffc4 	bl	80029c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2224      	movs	r2, #36	@ 0x24
 8006a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68da      	ldr	r2, [r3, #12]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 fff5 	bl	8007a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	695a      	ldr	r2, [r3, #20]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2220      	movs	r2, #32
 8006a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3708      	adds	r7, #8
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b08c      	sub	sp, #48	@ 0x30
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b20      	cmp	r3, #32
 8006acc:	d162      	bne.n	8006b94 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d002      	beq.n	8006ada <HAL_UART_Transmit_DMA+0x26>
 8006ad4:	88fb      	ldrh	r3, [r7, #6]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e05b      	b.n	8006b96 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	88fa      	ldrh	r2, [r7, #6]
 8006ae8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	88fa      	ldrh	r2, [r7, #6]
 8006aee:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2221      	movs	r2, #33	@ 0x21
 8006afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b02:	4a27      	ldr	r2, [pc, #156]	@ (8006ba0 <HAL_UART_Transmit_DMA+0xec>)
 8006b04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b0a:	4a26      	ldr	r2, [pc, #152]	@ (8006ba4 <HAL_UART_Transmit_DMA+0xf0>)
 8006b0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b12:	4a25      	ldr	r2, [pc, #148]	@ (8006ba8 <HAL_UART_Transmit_DMA+0xf4>)
 8006b14:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006b1e:	f107 0308 	add.w	r3, r7, #8
 8006b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2a:	6819      	ldr	r1, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3304      	adds	r3, #4
 8006b32:	461a      	mov	r2, r3
 8006b34:	88fb      	ldrh	r3, [r7, #6]
 8006b36:	f7fc fb61 	bl	80031fc <HAL_DMA_Start_IT>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d008      	beq.n	8006b52 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2210      	movs	r2, #16
 8006b44:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e021      	b.n	8006b96 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b5a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	3314      	adds	r3, #20
 8006b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	617b      	str	r3, [r7, #20]
   return(result);
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3314      	adds	r3, #20
 8006b7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6a39      	ldr	r1, [r7, #32]
 8006b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e5      	bne.n	8006b5c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006b90:	2300      	movs	r3, #0
 8006b92:	e000      	b.n	8006b96 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006b94:	2302      	movs	r3, #2
  }
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3730      	adds	r7, #48	@ 0x30
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	080072c5 	.word	0x080072c5
 8006ba4:	0800735f 	.word	0x0800735f
 8006ba8:	080074e3 	.word	0x080074e3

08006bac <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b20      	cmp	r3, #32
 8006bc4:	d112      	bne.n	8006bec <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <HAL_UART_Receive_DMA+0x26>
 8006bcc:	88fb      	ldrh	r3, [r7, #6]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e00b      	b.n	8006bee <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006bdc:	88fb      	ldrh	r3, [r7, #6]
 8006bde:	461a      	mov	r2, r3
 8006be0:	68b9      	ldr	r1, [r7, #8]
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f000 fcc8 	bl	8007578 <UART_Start_Receive_DMA>
 8006be8:	4603      	mov	r3, r0
 8006bea:	e000      	b.n	8006bee <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006bec:	2302      	movs	r3, #2
  }
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006bf6:	b580      	push	{r7, lr}
 8006bf8:	b090      	sub	sp, #64	@ 0x40
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c0c:	2b80      	cmp	r3, #128	@ 0x80
 8006c0e:	bf0c      	ite	eq
 8006c10:	2301      	moveq	r3, #1
 8006c12:	2300      	movne	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b21      	cmp	r3, #33	@ 0x21
 8006c22:	d128      	bne.n	8006c76 <HAL_UART_DMAStop+0x80>
 8006c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d025      	beq.n	8006c76 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3314      	adds	r3, #20
 8006c30:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	623b      	str	r3, [r7, #32]
   return(result);
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	3314      	adds	r3, #20
 8006c48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c52:	e841 2300 	strex	r3, r2, [r1]
 8006c56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1e5      	bne.n	8006c2a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d004      	beq.n	8006c70 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7fc fb1e 	bl	80032ac <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fd27 	bl	80076c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c80:	2b40      	cmp	r3, #64	@ 0x40
 8006c82:	bf0c      	ite	eq
 8006c84:	2301      	moveq	r3, #1
 8006c86:	2300      	movne	r3, #0
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b22      	cmp	r3, #34	@ 0x22
 8006c96:	d128      	bne.n	8006cea <HAL_UART_DMAStop+0xf4>
 8006c98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d025      	beq.n	8006cea <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	3314      	adds	r3, #20
 8006ca4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	e853 3f00 	ldrex	r3, [r3]
 8006cac:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	3314      	adds	r3, #20
 8006cbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cbe:	61fa      	str	r2, [r7, #28]
 8006cc0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc2:	69b9      	ldr	r1, [r7, #24]
 8006cc4:	69fa      	ldr	r2, [r7, #28]
 8006cc6:	e841 2300 	strex	r3, r2, [r1]
 8006cca:	617b      	str	r3, [r7, #20]
   return(result);
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1e5      	bne.n	8006c9e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d004      	beq.n	8006ce4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fc fae4 	bl	80032ac <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 fd15 	bl	8007714 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3740      	adds	r7, #64	@ 0x40
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b0ba      	sub	sp, #232	@ 0xe8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d2a:	f003 030f 	and.w	r3, r3, #15
 8006d2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006d32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10f      	bne.n	8006d5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d3e:	f003 0320 	and.w	r3, r3, #32
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d009      	beq.n	8006d5a <HAL_UART_IRQHandler+0x66>
 8006d46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d4a:	f003 0320 	and.w	r3, r3, #32
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d003      	beq.n	8006d5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 fdba 	bl	80078cc <UART_Receive_IT>
      return;
 8006d58:	e273      	b.n	8007242 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	f000 80de 	beq.w	8006f20 <HAL_UART_IRQHandler+0x22c>
 8006d64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d106      	bne.n	8006d7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f000 80d1 	beq.w	8006f20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00b      	beq.n	8006da2 <HAL_UART_IRQHandler+0xae>
 8006d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d005      	beq.n	8006da2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d9a:	f043 0201 	orr.w	r2, r3, #1
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006da6:	f003 0304 	and.w	r3, r3, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00b      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xd2>
 8006dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbe:	f043 0202 	orr.w	r2, r3, #2
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dca:	f003 0302 	and.w	r3, r3, #2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00b      	beq.n	8006dea <HAL_UART_IRQHandler+0xf6>
 8006dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d005      	beq.n	8006dea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de2:	f043 0204 	orr.w	r2, r3, #4
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dee:	f003 0308 	and.w	r3, r3, #8
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d011      	beq.n	8006e1a <HAL_UART_IRQHandler+0x126>
 8006df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dfa:	f003 0320 	and.w	r3, r3, #32
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d105      	bne.n	8006e0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d005      	beq.n	8006e1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e12:	f043 0208 	orr.w	r2, r3, #8
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f000 820a 	beq.w	8007238 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e28:	f003 0320 	and.w	r3, r3, #32
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d008      	beq.n	8006e42 <HAL_UART_IRQHandler+0x14e>
 8006e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e34:	f003 0320 	and.w	r3, r3, #32
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 fd45 	bl	80078cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e4c:	2b40      	cmp	r3, #64	@ 0x40
 8006e4e:	bf0c      	ite	eq
 8006e50:	2301      	moveq	r3, #1
 8006e52:	2300      	movne	r3, #0
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5e:	f003 0308 	and.w	r3, r3, #8
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d103      	bne.n	8006e6e <HAL_UART_IRQHandler+0x17a>
 8006e66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d04f      	beq.n	8006f0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 fc50 	bl	8007714 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e7e:	2b40      	cmp	r3, #64	@ 0x40
 8006e80:	d141      	bne.n	8006f06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	3314      	adds	r3, #20
 8006e88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e90:	e853 3f00 	ldrex	r3, [r3]
 8006e94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3314      	adds	r3, #20
 8006eaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006eae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006eba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ec6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1d9      	bne.n	8006e82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d013      	beq.n	8006efe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eda:	4a8a      	ldr	r2, [pc, #552]	@ (8007104 <HAL_UART_IRQHandler+0x410>)
 8006edc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7fc fa52 	bl	800338c <HAL_DMA_Abort_IT>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d016      	beq.n	8006f1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ef8:	4610      	mov	r0, r2
 8006efa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006efc:	e00e      	b.n	8006f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f9ca 	bl	8007298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f04:	e00a      	b.n	8006f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f9c6 	bl	8007298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f0c:	e006      	b.n	8006f1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f9c2 	bl	8007298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f1a:	e18d      	b.n	8007238 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f1c:	bf00      	nop
    return;
 8006f1e:	e18b      	b.n	8007238 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	f040 8167 	bne.w	80071f8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 8160 	beq.w	80071f8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f3c:	f003 0310 	and.w	r3, r3, #16
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 8159 	beq.w	80071f8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f46:	2300      	movs	r3, #0
 8006f48:	60bb      	str	r3, [r7, #8]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60bb      	str	r3, [r7, #8]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	60bb      	str	r3, [r7, #8]
 8006f5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f66:	2b40      	cmp	r3, #64	@ 0x40
 8006f68:	f040 80ce 	bne.w	8007108 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f000 80a9 	beq.w	80070d4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	f080 80a2 	bcs.w	80070d4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa2:	f000 8088 	beq.w	80070b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	330c      	adds	r3, #12
 8006fac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006fb4:	e853 3f00 	ldrex	r3, [r3]
 8006fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006fbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	330c      	adds	r3, #12
 8006fce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006fd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006fd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006fde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fe2:	e841 2300 	strex	r3, r2, [r1]
 8006fe6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1d9      	bne.n	8006fa6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3314      	adds	r3, #20
 8006ff8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ffc:	e853 3f00 	ldrex	r3, [r3]
 8007000:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007002:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007004:	f023 0301 	bic.w	r3, r3, #1
 8007008:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3314      	adds	r3, #20
 8007012:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007016:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800701a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800701e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007028:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e1      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3314      	adds	r3, #20
 8007034:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007036:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800703e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007044:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3314      	adds	r3, #20
 800704e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007052:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007054:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007056:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007058:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1e3      	bne.n	800702e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2220      	movs	r2, #32
 800706a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	330c      	adds	r3, #12
 800707a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800707e:	e853 3f00 	ldrex	r3, [r3]
 8007082:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007086:	f023 0310 	bic.w	r3, r3, #16
 800708a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	330c      	adds	r3, #12
 8007094:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007098:	65ba      	str	r2, [r7, #88]	@ 0x58
 800709a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800709e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070a0:	e841 2300 	strex	r3, r2, [r1]
 80070a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1e3      	bne.n	8007074 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7fc f8fb 	bl	80032ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2202      	movs	r2, #2
 80070ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	4619      	mov	r1, r3
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f8ed 	bl	80072ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80070d2:	e0b3      	b.n	800723c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070dc:	429a      	cmp	r2, r3
 80070de:	f040 80ad 	bne.w	800723c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e6:	69db      	ldr	r3, [r3, #28]
 80070e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ec:	f040 80a6 	bne.w	800723c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2202      	movs	r2, #2
 80070f4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070fa:	4619      	mov	r1, r3
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 f8d5 	bl	80072ac <HAL_UARTEx_RxEventCallback>
      return;
 8007102:	e09b      	b.n	800723c <HAL_UART_IRQHandler+0x548>
 8007104:	080077db 	.word	0x080077db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007110:	b29b      	uxth	r3, r3
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 808e 	beq.w	8007240 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007124:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 8089 	beq.w	8007240 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	330c      	adds	r3, #12
 8007134:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800713e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007144:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	330c      	adds	r3, #12
 800714e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007152:	647a      	str	r2, [r7, #68]	@ 0x44
 8007154:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007158:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e3      	bne.n	800712e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3314      	adds	r3, #20
 800716c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	623b      	str	r3, [r7, #32]
   return(result);
 8007176:	6a3b      	ldr	r3, [r7, #32]
 8007178:	f023 0301 	bic.w	r3, r3, #1
 800717c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3314      	adds	r3, #20
 8007186:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800718a:	633a      	str	r2, [r7, #48]	@ 0x30
 800718c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1e3      	bne.n	8007166 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	330c      	adds	r3, #12
 80071b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	e853 3f00 	ldrex	r3, [r3]
 80071ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f023 0310 	bic.w	r3, r3, #16
 80071c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	330c      	adds	r3, #12
 80071cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80071d0:	61fa      	str	r2, [r7, #28]
 80071d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	69b9      	ldr	r1, [r7, #24]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	617b      	str	r3, [r7, #20]
   return(result);
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e3      	bne.n	80071ac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071ee:	4619      	mov	r1, r3
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f85b 	bl	80072ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071f6:	e023      	b.n	8007240 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007200:	2b00      	cmp	r3, #0
 8007202:	d009      	beq.n	8007218 <HAL_UART_IRQHandler+0x524>
 8007204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 faf3 	bl	80077fc <UART_Transmit_IT>
    return;
 8007216:	e014      	b.n	8007242 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800721c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00e      	beq.n	8007242 <HAL_UART_IRQHandler+0x54e>
 8007224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d008      	beq.n	8007242 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 fb33 	bl	800789c <UART_EndTransmit_IT>
    return;
 8007236:	e004      	b.n	8007242 <HAL_UART_IRQHandler+0x54e>
    return;
 8007238:	bf00      	nop
 800723a:	e002      	b.n	8007242 <HAL_UART_IRQHandler+0x54e>
      return;
 800723c:	bf00      	nop
 800723e:	e000      	b.n	8007242 <HAL_UART_IRQHandler+0x54e>
      return;
 8007240:	bf00      	nop
  }
}
 8007242:	37e8      	adds	r7, #232	@ 0xe8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b090      	sub	sp, #64	@ 0x40
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d137      	bne.n	8007350 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80072e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e2:	2200      	movs	r2, #0
 80072e4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3314      	adds	r3, #20
 80072ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f0:	e853 3f00 	ldrex	r3, [r3]
 80072f4:	623b      	str	r3, [r7, #32]
   return(result);
 80072f6:	6a3b      	ldr	r3, [r7, #32]
 80072f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3314      	adds	r3, #20
 8007304:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007306:	633a      	str	r2, [r7, #48]	@ 0x30
 8007308:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800730c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800730e:	e841 2300 	strex	r3, r2, [r1]
 8007312:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1e5      	bne.n	80072e6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800731a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	330c      	adds	r3, #12
 8007320:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	e853 3f00 	ldrex	r3, [r3]
 8007328:	60fb      	str	r3, [r7, #12]
   return(result);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007330:	637b      	str	r3, [r7, #52]	@ 0x34
 8007332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	330c      	adds	r3, #12
 8007338:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800733a:	61fa      	str	r2, [r7, #28]
 800733c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	69b9      	ldr	r1, [r7, #24]
 8007340:	69fa      	ldr	r2, [r7, #28]
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	617b      	str	r3, [r7, #20]
   return(result);
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e5      	bne.n	800731a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800734e:	e002      	b.n	8007356 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007350:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007352:	f7ff ff79 	bl	8007248 <HAL_UART_TxCpltCallback>
}
 8007356:	bf00      	nop
 8007358:	3740      	adds	r7, #64	@ 0x40
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b084      	sub	sp, #16
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f7ff ff75 	bl	800725c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007372:	bf00      	nop
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b09c      	sub	sp, #112	@ 0x70
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007386:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007392:	2b00      	cmp	r3, #0
 8007394:	d172      	bne.n	800747c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007398:	2200      	movs	r2, #0
 800739a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800739c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	330c      	adds	r3, #12
 80073a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073a6:	e853 3f00 	ldrex	r3, [r3]
 80073aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073b2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	330c      	adds	r3, #12
 80073ba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80073be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073c4:	e841 2300 	strex	r3, r2, [r1]
 80073c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1e5      	bne.n	800739c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3314      	adds	r3, #20
 80073d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073da:	e853 3f00 	ldrex	r3, [r3]
 80073de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e2:	f023 0301 	bic.w	r3, r3, #1
 80073e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80073e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3314      	adds	r3, #20
 80073ee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073f0:	647a      	str	r2, [r7, #68]	@ 0x44
 80073f2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073f8:	e841 2300 	strex	r3, r2, [r1]
 80073fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e5      	bne.n	80073d0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	3314      	adds	r3, #20
 800740a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	623b      	str	r3, [r7, #32]
   return(result);
 8007414:	6a3b      	ldr	r3, [r7, #32]
 8007416:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800741a:	663b      	str	r3, [r7, #96]	@ 0x60
 800741c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3314      	adds	r3, #20
 8007422:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007424:	633a      	str	r2, [r7, #48]	@ 0x30
 8007426:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800742a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e5      	bne.n	8007404 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743a:	2220      	movs	r2, #32
 800743c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007444:	2b01      	cmp	r3, #1
 8007446:	d119      	bne.n	800747c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	330c      	adds	r3, #12
 800744e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	e853 3f00 	ldrex	r3, [r3]
 8007456:	60fb      	str	r3, [r7, #12]
   return(result);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 0310 	bic.w	r3, r3, #16
 800745e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	330c      	adds	r3, #12
 8007466:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007468:	61fa      	str	r2, [r7, #28]
 800746a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746c:	69b9      	ldr	r1, [r7, #24]
 800746e:	69fa      	ldr	r2, [r7, #28]
 8007470:	e841 2300 	strex	r3, r2, [r1]
 8007474:	617b      	str	r3, [r7, #20]
   return(result);
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d1e5      	bne.n	8007448 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800747c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800747e:	2200      	movs	r2, #0
 8007480:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007486:	2b01      	cmp	r3, #1
 8007488:	d106      	bne.n	8007498 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800748a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800748c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800748e:	4619      	mov	r1, r3
 8007490:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007492:	f7ff ff0b 	bl	80072ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007496:	e002      	b.n	800749e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007498:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800749a:	f7ff fee9 	bl	8007270 <HAL_UART_RxCpltCallback>
}
 800749e:	bf00      	nop
 80074a0:	3770      	adds	r7, #112	@ 0x70
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b084      	sub	sp, #16
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d108      	bne.n	80074d4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074c6:	085b      	lsrs	r3, r3, #1
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	4619      	mov	r1, r3
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f7ff feed 	bl	80072ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074d2:	e002      	b.n	80074da <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80074d4:	68f8      	ldr	r0, [r7, #12]
 80074d6:	f7ff fed5 	bl	8007284 <HAL_UART_RxHalfCpltCallback>
}
 80074da:	bf00      	nop
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b084      	sub	sp, #16
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074fe:	2b80      	cmp	r3, #128	@ 0x80
 8007500:	bf0c      	ite	eq
 8007502:	2301      	moveq	r3, #1
 8007504:	2300      	movne	r3, #0
 8007506:	b2db      	uxtb	r3, r3
 8007508:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b21      	cmp	r3, #33	@ 0x21
 8007514:	d108      	bne.n	8007528 <UART_DMAError+0x46>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d005      	beq.n	8007528 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2200      	movs	r2, #0
 8007520:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007522:	68b8      	ldr	r0, [r7, #8]
 8007524:	f000 f8ce 	bl	80076c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007532:	2b40      	cmp	r3, #64	@ 0x40
 8007534:	bf0c      	ite	eq
 8007536:	2301      	moveq	r3, #1
 8007538:	2300      	movne	r3, #0
 800753a:	b2db      	uxtb	r3, r3
 800753c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b22      	cmp	r3, #34	@ 0x22
 8007548:	d108      	bne.n	800755c <UART_DMAError+0x7a>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d005      	beq.n	800755c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	2200      	movs	r2, #0
 8007554:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007556:	68b8      	ldr	r0, [r7, #8]
 8007558:	f000 f8dc 	bl	8007714 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007560:	f043 0210 	orr.w	r2, r3, #16
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007568:	68b8      	ldr	r0, [r7, #8]
 800756a:	f7ff fe95 	bl	8007298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800756e:	bf00      	nop
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b098      	sub	sp, #96	@ 0x60
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	4613      	mov	r3, r2
 8007584:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	88fa      	ldrh	r2, [r7, #6]
 8007590:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2222      	movs	r2, #34	@ 0x22
 800759c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a4:	4a44      	ldr	r2, [pc, #272]	@ (80076b8 <UART_Start_Receive_DMA+0x140>)
 80075a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ac:	4a43      	ldr	r2, [pc, #268]	@ (80076bc <UART_Start_Receive_DMA+0x144>)
 80075ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b4:	4a42      	ldr	r2, [pc, #264]	@ (80076c0 <UART_Start_Receive_DMA+0x148>)
 80075b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075bc:	2200      	movs	r2, #0
 80075be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80075c0:	f107 0308 	add.w	r3, r7, #8
 80075c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	3304      	adds	r3, #4
 80075d0:	4619      	mov	r1, r3
 80075d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	88fb      	ldrh	r3, [r7, #6]
 80075d8:	f7fb fe10 	bl	80031fc <HAL_DMA_Start_IT>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d008      	beq.n	80075f4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2210      	movs	r2, #16
 80075e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2220      	movs	r2, #32
 80075ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e05d      	b.n	80076b0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80075f4:	2300      	movs	r3, #0
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	613b      	str	r3, [r7, #16]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	613b      	str	r3, [r7, #16]
 8007608:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d019      	beq.n	8007646 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	330c      	adds	r3, #12
 8007618:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007628:	65bb      	str	r3, [r7, #88]	@ 0x58
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	330c      	adds	r3, #12
 8007630:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007632:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007634:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007638:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e5      	bne.n	8007612 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3314      	adds	r3, #20
 800764c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007658:	f043 0301 	orr.w	r3, r3, #1
 800765c:	657b      	str	r3, [r7, #84]	@ 0x54
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3314      	adds	r3, #20
 8007664:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007666:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007668:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800766c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e5      	bne.n	8007646 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3314      	adds	r3, #20
 8007680:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007682:	69bb      	ldr	r3, [r7, #24]
 8007684:	e853 3f00 	ldrex	r3, [r3]
 8007688:	617b      	str	r3, [r7, #20]
   return(result);
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007690:	653b      	str	r3, [r7, #80]	@ 0x50
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3314      	adds	r3, #20
 8007698:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800769a:	627a      	str	r2, [r7, #36]	@ 0x24
 800769c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769e:	6a39      	ldr	r1, [r7, #32]
 80076a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076a2:	e841 2300 	strex	r3, r2, [r1]
 80076a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1e5      	bne.n	800767a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80076ae:	2300      	movs	r3, #0
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3760      	adds	r7, #96	@ 0x60
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	0800737b 	.word	0x0800737b
 80076bc:	080074a7 	.word	0x080074a7
 80076c0:	080074e3 	.word	0x080074e3

080076c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b089      	sub	sp, #36	@ 0x24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	330c      	adds	r3, #12
 80076d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	e853 3f00 	ldrex	r3, [r3]
 80076da:	60bb      	str	r3, [r7, #8]
   return(result);
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076e2:	61fb      	str	r3, [r7, #28]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	61ba      	str	r2, [r7, #24]
 80076ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f0:	6979      	ldr	r1, [r7, #20]
 80076f2:	69ba      	ldr	r2, [r7, #24]
 80076f4:	e841 2300 	strex	r3, r2, [r1]
 80076f8:	613b      	str	r3, [r7, #16]
   return(result);
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1e5      	bne.n	80076cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2220      	movs	r2, #32
 8007704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007708:	bf00      	nop
 800770a:	3724      	adds	r7, #36	@ 0x24
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007714:	b480      	push	{r7}
 8007716:	b095      	sub	sp, #84	@ 0x54
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	330c      	adds	r3, #12
 8007722:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007726:	e853 3f00 	ldrex	r3, [r3]
 800772a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007732:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	330c      	adds	r3, #12
 800773a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800773c:	643a      	str	r2, [r7, #64]	@ 0x40
 800773e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007740:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007742:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007744:	e841 2300 	strex	r3, r2, [r1]
 8007748:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800774a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1e5      	bne.n	800771c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3314      	adds	r3, #20
 8007756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6a3b      	ldr	r3, [r7, #32]
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	f023 0301 	bic.w	r3, r3, #1
 8007766:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3314      	adds	r3, #20
 800776e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007770:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007772:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1e5      	bne.n	8007750 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007788:	2b01      	cmp	r3, #1
 800778a:	d119      	bne.n	80077c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	330c      	adds	r3, #12
 8007792:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	e853 3f00 	ldrex	r3, [r3]
 800779a:	60bb      	str	r3, [r7, #8]
   return(result);
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	f023 0310 	bic.w	r3, r3, #16
 80077a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	330c      	adds	r3, #12
 80077aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077ac:	61ba      	str	r2, [r7, #24]
 80077ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b0:	6979      	ldr	r1, [r7, #20]
 80077b2:	69ba      	ldr	r2, [r7, #24]
 80077b4:	e841 2300 	strex	r3, r2, [r1]
 80077b8:	613b      	str	r3, [r7, #16]
   return(result);
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1e5      	bne.n	800778c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2220      	movs	r2, #32
 80077c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80077ce:	bf00      	nop
 80077d0:	3754      	adds	r7, #84	@ 0x54
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b084      	sub	sp, #16
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff fd52 	bl	8007298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077f4:	bf00      	nop
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b21      	cmp	r3, #33	@ 0x21
 800780e:	d13e      	bne.n	800788e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007818:	d114      	bne.n	8007844 <UART_Transmit_IT+0x48>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d110      	bne.n	8007844 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	461a      	mov	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007836:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	1c9a      	adds	r2, r3, #2
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	621a      	str	r2, [r3, #32]
 8007842:	e008      	b.n	8007856 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a1b      	ldr	r3, [r3, #32]
 8007848:	1c59      	adds	r1, r3, #1
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	6211      	str	r1, [r2, #32]
 800784e:	781a      	ldrb	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800785a:	b29b      	uxth	r3, r3
 800785c:	3b01      	subs	r3, #1
 800785e:	b29b      	uxth	r3, r3
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	4619      	mov	r1, r3
 8007864:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10f      	bne.n	800788a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68da      	ldr	r2, [r3, #12]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007878:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	68da      	ldr	r2, [r3, #12]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007888:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800788a:	2300      	movs	r3, #0
 800788c:	e000      	b.n	8007890 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800788e:	2302      	movs	r3, #2
  }
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68da      	ldr	r2, [r3, #12]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7ff fcc3 	bl	8007248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08c      	sub	sp, #48	@ 0x30
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80078d4:	2300      	movs	r3, #0
 80078d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80078d8:	2300      	movs	r3, #0
 80078da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	2b22      	cmp	r3, #34	@ 0x22
 80078e6:	f040 80aa 	bne.w	8007a3e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078f2:	d115      	bne.n	8007920 <UART_Receive_IT+0x54>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d111      	bne.n	8007920 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007900:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	b29b      	uxth	r3, r3
 800790a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800790e:	b29a      	uxth	r2, r3
 8007910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007912:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007918:	1c9a      	adds	r2, r3, #2
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	629a      	str	r2, [r3, #40]	@ 0x28
 800791e:	e024      	b.n	800796a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800792e:	d007      	beq.n	8007940 <UART_Receive_IT+0x74>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d10a      	bne.n	800794e <UART_Receive_IT+0x82>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d106      	bne.n	800794e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	b2da      	uxtb	r2, r3
 8007948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794a:	701a      	strb	r2, [r3, #0]
 800794c:	e008      	b.n	8007960 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	b2db      	uxtb	r3, r3
 8007956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800795a:	b2da      	uxtb	r2, r3
 800795c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800796e:	b29b      	uxth	r3, r3
 8007970:	3b01      	subs	r3, #1
 8007972:	b29b      	uxth	r3, r3
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	4619      	mov	r1, r3
 8007978:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800797a:	2b00      	cmp	r3, #0
 800797c:	d15d      	bne.n	8007a3a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68da      	ldr	r2, [r3, #12]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 0220 	bic.w	r2, r2, #32
 800798c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68da      	ldr	r2, [r3, #12]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800799c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	695a      	ldr	r2, [r3, #20]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0201 	bic.w	r2, r2, #1
 80079ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2220      	movs	r2, #32
 80079b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d135      	bne.n	8007a30 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	330c      	adds	r3, #12
 80079d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	e853 3f00 	ldrex	r3, [r3]
 80079d8:	613b      	str	r3, [r7, #16]
   return(result);
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f023 0310 	bic.w	r3, r3, #16
 80079e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	330c      	adds	r3, #12
 80079e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ea:	623a      	str	r2, [r7, #32]
 80079ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ee:	69f9      	ldr	r1, [r7, #28]
 80079f0:	6a3a      	ldr	r2, [r7, #32]
 80079f2:	e841 2300 	strex	r3, r2, [r1]
 80079f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d1e5      	bne.n	80079ca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0310 	and.w	r3, r3, #16
 8007a08:	2b10      	cmp	r3, #16
 8007a0a:	d10a      	bne.n	8007a22 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	60fb      	str	r3, [r7, #12]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	60fb      	str	r3, [r7, #12]
 8007a20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a26:	4619      	mov	r1, r3
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f7ff fc3f 	bl	80072ac <HAL_UARTEx_RxEventCallback>
 8007a2e:	e002      	b.n	8007a36 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff fc1d 	bl	8007270 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a36:	2300      	movs	r3, #0
 8007a38:	e002      	b.n	8007a40 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	e000      	b.n	8007a40 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a3e:	2302      	movs	r3, #2
  }
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3730      	adds	r7, #48	@ 0x30
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a4c:	b0c0      	sub	sp, #256	@ 0x100
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a64:	68d9      	ldr	r1, [r3, #12]
 8007a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	ea40 0301 	orr.w	r3, r0, r1
 8007a70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a76:	689a      	ldr	r2, [r3, #8]
 8007a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	431a      	orrs	r2, r3
 8007a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007aa0:	f021 010c 	bic.w	r1, r1, #12
 8007aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007aae:	430b      	orrs	r3, r1
 8007ab0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac2:	6999      	ldr	r1, [r3, #24]
 8007ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	ea40 0301 	orr.w	r3, r0, r1
 8007ace:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	4b8f      	ldr	r3, [pc, #572]	@ (8007d14 <UART_SetConfig+0x2cc>)
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d005      	beq.n	8007ae8 <UART_SetConfig+0xa0>
 8007adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	4b8d      	ldr	r3, [pc, #564]	@ (8007d18 <UART_SetConfig+0x2d0>)
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d104      	bne.n	8007af2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ae8:	f7fd fdf6 	bl	80056d8 <HAL_RCC_GetPCLK2Freq>
 8007aec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007af0:	e003      	b.n	8007afa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007af2:	f7fd fddd 	bl	80056b0 <HAL_RCC_GetPCLK1Freq>
 8007af6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007afe:	69db      	ldr	r3, [r3, #28]
 8007b00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b04:	f040 810c 	bne.w	8007d20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007b16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b1a:	4622      	mov	r2, r4
 8007b1c:	462b      	mov	r3, r5
 8007b1e:	1891      	adds	r1, r2, r2
 8007b20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b22:	415b      	adcs	r3, r3
 8007b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b2a:	4621      	mov	r1, r4
 8007b2c:	eb12 0801 	adds.w	r8, r2, r1
 8007b30:	4629      	mov	r1, r5
 8007b32:	eb43 0901 	adc.w	r9, r3, r1
 8007b36:	f04f 0200 	mov.w	r2, #0
 8007b3a:	f04f 0300 	mov.w	r3, #0
 8007b3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b4a:	4690      	mov	r8, r2
 8007b4c:	4699      	mov	r9, r3
 8007b4e:	4623      	mov	r3, r4
 8007b50:	eb18 0303 	adds.w	r3, r8, r3
 8007b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b58:	462b      	mov	r3, r5
 8007b5a:	eb49 0303 	adc.w	r3, r9, r3
 8007b5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007b72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007b76:	460b      	mov	r3, r1
 8007b78:	18db      	adds	r3, r3, r3
 8007b7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b7c:	4613      	mov	r3, r2
 8007b7e:	eb42 0303 	adc.w	r3, r2, r3
 8007b82:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007b88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007b8c:	f7f9 f8e4 	bl	8000d58 <__aeabi_uldivmod>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	4b61      	ldr	r3, [pc, #388]	@ (8007d1c <UART_SetConfig+0x2d4>)
 8007b96:	fba3 2302 	umull	r2, r3, r3, r2
 8007b9a:	095b      	lsrs	r3, r3, #5
 8007b9c:	011c      	lsls	r4, r3, #4
 8007b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ba8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007bac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007bb0:	4642      	mov	r2, r8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	1891      	adds	r1, r2, r2
 8007bb6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007bb8:	415b      	adcs	r3, r3
 8007bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007bc0:	4641      	mov	r1, r8
 8007bc2:	eb12 0a01 	adds.w	sl, r2, r1
 8007bc6:	4649      	mov	r1, r9
 8007bc8:	eb43 0b01 	adc.w	fp, r3, r1
 8007bcc:	f04f 0200 	mov.w	r2, #0
 8007bd0:	f04f 0300 	mov.w	r3, #0
 8007bd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007bd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007bdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007be0:	4692      	mov	sl, r2
 8007be2:	469b      	mov	fp, r3
 8007be4:	4643      	mov	r3, r8
 8007be6:	eb1a 0303 	adds.w	r3, sl, r3
 8007bea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	eb4b 0303 	adc.w	r3, fp, r3
 8007bf4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	18db      	adds	r3, r3, r3
 8007c10:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c12:	4613      	mov	r3, r2
 8007c14:	eb42 0303 	adc.w	r3, r2, r3
 8007c18:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c22:	f7f9 f899 	bl	8000d58 <__aeabi_uldivmod>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4611      	mov	r1, r2
 8007c2c:	4b3b      	ldr	r3, [pc, #236]	@ (8007d1c <UART_SetConfig+0x2d4>)
 8007c2e:	fba3 2301 	umull	r2, r3, r3, r1
 8007c32:	095b      	lsrs	r3, r3, #5
 8007c34:	2264      	movs	r2, #100	@ 0x64
 8007c36:	fb02 f303 	mul.w	r3, r2, r3
 8007c3a:	1acb      	subs	r3, r1, r3
 8007c3c:	00db      	lsls	r3, r3, #3
 8007c3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c42:	4b36      	ldr	r3, [pc, #216]	@ (8007d1c <UART_SetConfig+0x2d4>)
 8007c44:	fba3 2302 	umull	r2, r3, r3, r2
 8007c48:	095b      	lsrs	r3, r3, #5
 8007c4a:	005b      	lsls	r3, r3, #1
 8007c4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c50:	441c      	add	r4, r3
 8007c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c56:	2200      	movs	r2, #0
 8007c58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007c60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007c64:	4642      	mov	r2, r8
 8007c66:	464b      	mov	r3, r9
 8007c68:	1891      	adds	r1, r2, r2
 8007c6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c6c:	415b      	adcs	r3, r3
 8007c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c74:	4641      	mov	r1, r8
 8007c76:	1851      	adds	r1, r2, r1
 8007c78:	6339      	str	r1, [r7, #48]	@ 0x30
 8007c7a:	4649      	mov	r1, r9
 8007c7c:	414b      	adcs	r3, r1
 8007c7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c80:	f04f 0200 	mov.w	r2, #0
 8007c84:	f04f 0300 	mov.w	r3, #0
 8007c88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007c8c:	4659      	mov	r1, fp
 8007c8e:	00cb      	lsls	r3, r1, #3
 8007c90:	4651      	mov	r1, sl
 8007c92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c96:	4651      	mov	r1, sl
 8007c98:	00ca      	lsls	r2, r1, #3
 8007c9a:	4610      	mov	r0, r2
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	4642      	mov	r2, r8
 8007ca2:	189b      	adds	r3, r3, r2
 8007ca4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ca8:	464b      	mov	r3, r9
 8007caa:	460a      	mov	r2, r1
 8007cac:	eb42 0303 	adc.w	r3, r2, r3
 8007cb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007cc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007cc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007cc8:	460b      	mov	r3, r1
 8007cca:	18db      	adds	r3, r3, r3
 8007ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cce:	4613      	mov	r3, r2
 8007cd0:	eb42 0303 	adc.w	r3, r2, r3
 8007cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007cda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007cde:	f7f9 f83b 	bl	8000d58 <__aeabi_uldivmod>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8007d1c <UART_SetConfig+0x2d4>)
 8007ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cec:	095b      	lsrs	r3, r3, #5
 8007cee:	2164      	movs	r1, #100	@ 0x64
 8007cf0:	fb01 f303 	mul.w	r3, r1, r3
 8007cf4:	1ad3      	subs	r3, r2, r3
 8007cf6:	00db      	lsls	r3, r3, #3
 8007cf8:	3332      	adds	r3, #50	@ 0x32
 8007cfa:	4a08      	ldr	r2, [pc, #32]	@ (8007d1c <UART_SetConfig+0x2d4>)
 8007cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8007d00:	095b      	lsrs	r3, r3, #5
 8007d02:	f003 0207 	and.w	r2, r3, #7
 8007d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4422      	add	r2, r4
 8007d0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d10:	e106      	b.n	8007f20 <UART_SetConfig+0x4d8>
 8007d12:	bf00      	nop
 8007d14:	40011000 	.word	0x40011000
 8007d18:	40011400 	.word	0x40011400
 8007d1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d32:	4642      	mov	r2, r8
 8007d34:	464b      	mov	r3, r9
 8007d36:	1891      	adds	r1, r2, r2
 8007d38:	6239      	str	r1, [r7, #32]
 8007d3a:	415b      	adcs	r3, r3
 8007d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d42:	4641      	mov	r1, r8
 8007d44:	1854      	adds	r4, r2, r1
 8007d46:	4649      	mov	r1, r9
 8007d48:	eb43 0501 	adc.w	r5, r3, r1
 8007d4c:	f04f 0200 	mov.w	r2, #0
 8007d50:	f04f 0300 	mov.w	r3, #0
 8007d54:	00eb      	lsls	r3, r5, #3
 8007d56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d5a:	00e2      	lsls	r2, r4, #3
 8007d5c:	4614      	mov	r4, r2
 8007d5e:	461d      	mov	r5, r3
 8007d60:	4643      	mov	r3, r8
 8007d62:	18e3      	adds	r3, r4, r3
 8007d64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d68:	464b      	mov	r3, r9
 8007d6a:	eb45 0303 	adc.w	r3, r5, r3
 8007d6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d82:	f04f 0200 	mov.w	r2, #0
 8007d86:	f04f 0300 	mov.w	r3, #0
 8007d8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d8e:	4629      	mov	r1, r5
 8007d90:	008b      	lsls	r3, r1, #2
 8007d92:	4621      	mov	r1, r4
 8007d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d98:	4621      	mov	r1, r4
 8007d9a:	008a      	lsls	r2, r1, #2
 8007d9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007da0:	f7f8 ffda 	bl	8000d58 <__aeabi_uldivmod>
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	4b60      	ldr	r3, [pc, #384]	@ (8007f2c <UART_SetConfig+0x4e4>)
 8007daa:	fba3 2302 	umull	r2, r3, r3, r2
 8007dae:	095b      	lsrs	r3, r3, #5
 8007db0:	011c      	lsls	r4, r3, #4
 8007db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007dc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	464b      	mov	r3, r9
 8007dc8:	1891      	adds	r1, r2, r2
 8007dca:	61b9      	str	r1, [r7, #24]
 8007dcc:	415b      	adcs	r3, r3
 8007dce:	61fb      	str	r3, [r7, #28]
 8007dd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007dd4:	4641      	mov	r1, r8
 8007dd6:	1851      	adds	r1, r2, r1
 8007dd8:	6139      	str	r1, [r7, #16]
 8007dda:	4649      	mov	r1, r9
 8007ddc:	414b      	adcs	r3, r1
 8007dde:	617b      	str	r3, [r7, #20]
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007dec:	4659      	mov	r1, fp
 8007dee:	00cb      	lsls	r3, r1, #3
 8007df0:	4651      	mov	r1, sl
 8007df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007df6:	4651      	mov	r1, sl
 8007df8:	00ca      	lsls	r2, r1, #3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	4603      	mov	r3, r0
 8007e00:	4642      	mov	r2, r8
 8007e02:	189b      	adds	r3, r3, r2
 8007e04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e08:	464b      	mov	r3, r9
 8007e0a:	460a      	mov	r2, r1
 8007e0c:	eb42 0303 	adc.w	r3, r2, r3
 8007e10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e20:	f04f 0200 	mov.w	r2, #0
 8007e24:	f04f 0300 	mov.w	r3, #0
 8007e28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	008b      	lsls	r3, r1, #2
 8007e30:	4641      	mov	r1, r8
 8007e32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e36:	4641      	mov	r1, r8
 8007e38:	008a      	lsls	r2, r1, #2
 8007e3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e3e:	f7f8 ff8b 	bl	8000d58 <__aeabi_uldivmod>
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	4b38      	ldr	r3, [pc, #224]	@ (8007f2c <UART_SetConfig+0x4e4>)
 8007e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e4e:	095b      	lsrs	r3, r3, #5
 8007e50:	2264      	movs	r2, #100	@ 0x64
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
 8007e56:	1acb      	subs	r3, r1, r3
 8007e58:	011b      	lsls	r3, r3, #4
 8007e5a:	3332      	adds	r3, #50	@ 0x32
 8007e5c:	4a33      	ldr	r2, [pc, #204]	@ (8007f2c <UART_SetConfig+0x4e4>)
 8007e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e62:	095b      	lsrs	r3, r3, #5
 8007e64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e68:	441c      	add	r4, r3
 8007e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e6e:	2200      	movs	r2, #0
 8007e70:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e72:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007e78:	4642      	mov	r2, r8
 8007e7a:	464b      	mov	r3, r9
 8007e7c:	1891      	adds	r1, r2, r2
 8007e7e:	60b9      	str	r1, [r7, #8]
 8007e80:	415b      	adcs	r3, r3
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e88:	4641      	mov	r1, r8
 8007e8a:	1851      	adds	r1, r2, r1
 8007e8c:	6039      	str	r1, [r7, #0]
 8007e8e:	4649      	mov	r1, r9
 8007e90:	414b      	adcs	r3, r1
 8007e92:	607b      	str	r3, [r7, #4]
 8007e94:	f04f 0200 	mov.w	r2, #0
 8007e98:	f04f 0300 	mov.w	r3, #0
 8007e9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ea0:	4659      	mov	r1, fp
 8007ea2:	00cb      	lsls	r3, r1, #3
 8007ea4:	4651      	mov	r1, sl
 8007ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007eaa:	4651      	mov	r1, sl
 8007eac:	00ca      	lsls	r2, r1, #3
 8007eae:	4610      	mov	r0, r2
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	4642      	mov	r2, r8
 8007eb6:	189b      	adds	r3, r3, r2
 8007eb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007eba:	464b      	mov	r3, r9
 8007ebc:	460a      	mov	r2, r1
 8007ebe:	eb42 0303 	adc.w	r3, r2, r3
 8007ec2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ece:	667a      	str	r2, [r7, #100]	@ 0x64
 8007ed0:	f04f 0200 	mov.w	r2, #0
 8007ed4:	f04f 0300 	mov.w	r3, #0
 8007ed8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007edc:	4649      	mov	r1, r9
 8007ede:	008b      	lsls	r3, r1, #2
 8007ee0:	4641      	mov	r1, r8
 8007ee2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ee6:	4641      	mov	r1, r8
 8007ee8:	008a      	lsls	r2, r1, #2
 8007eea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007eee:	f7f8 ff33 	bl	8000d58 <__aeabi_uldivmod>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8007f2c <UART_SetConfig+0x4e4>)
 8007ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8007efc:	095b      	lsrs	r3, r3, #5
 8007efe:	2164      	movs	r1, #100	@ 0x64
 8007f00:	fb01 f303 	mul.w	r3, r1, r3
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	011b      	lsls	r3, r3, #4
 8007f08:	3332      	adds	r3, #50	@ 0x32
 8007f0a:	4a08      	ldr	r2, [pc, #32]	@ (8007f2c <UART_SetConfig+0x4e4>)
 8007f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f10:	095b      	lsrs	r3, r3, #5
 8007f12:	f003 020f 	and.w	r2, r3, #15
 8007f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4422      	add	r2, r4
 8007f1e:	609a      	str	r2, [r3, #8]
}
 8007f20:	bf00      	nop
 8007f22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f26:	46bd      	mov	sp, r7
 8007f28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f2c:	51eb851f 	.word	0x51eb851f

08007f30 <__NVIC_SetPriority>:
{
 8007f30:	b480      	push	{r7}
 8007f32:	b083      	sub	sp, #12
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	6039      	str	r1, [r7, #0]
 8007f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	db0a      	blt.n	8007f5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	490c      	ldr	r1, [pc, #48]	@ (8007f7c <__NVIC_SetPriority+0x4c>)
 8007f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f4e:	0112      	lsls	r2, r2, #4
 8007f50:	b2d2      	uxtb	r2, r2
 8007f52:	440b      	add	r3, r1
 8007f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007f58:	e00a      	b.n	8007f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	b2da      	uxtb	r2, r3
 8007f5e:	4908      	ldr	r1, [pc, #32]	@ (8007f80 <__NVIC_SetPriority+0x50>)
 8007f60:	79fb      	ldrb	r3, [r7, #7]
 8007f62:	f003 030f 	and.w	r3, r3, #15
 8007f66:	3b04      	subs	r3, #4
 8007f68:	0112      	lsls	r2, r2, #4
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	761a      	strb	r2, [r3, #24]
}
 8007f70:	bf00      	nop
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	e000e100 	.word	0xe000e100
 8007f80:	e000ed00 	.word	0xe000ed00

08007f84 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007f84:	b580      	push	{r7, lr}
 8007f86:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007f88:	2100      	movs	r1, #0
 8007f8a:	f06f 0004 	mvn.w	r0, #4
 8007f8e:	f7ff ffcf 	bl	8007f30 <__NVIC_SetPriority>
#endif
}
 8007f92:	bf00      	nop
 8007f94:	bd80      	pop	{r7, pc}
	...

08007f98 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f9e:	f3ef 8305 	mrs	r3, IPSR
 8007fa2:	603b      	str	r3, [r7, #0]
  return(result);
 8007fa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d003      	beq.n	8007fb2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007faa:	f06f 0305 	mvn.w	r3, #5
 8007fae:	607b      	str	r3, [r7, #4]
 8007fb0:	e00c      	b.n	8007fcc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <osKernelInitialize+0x44>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d105      	bne.n	8007fc6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007fba:	4b08      	ldr	r3, [pc, #32]	@ (8007fdc <osKernelInitialize+0x44>)
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	607b      	str	r3, [r7, #4]
 8007fc4:	e002      	b.n	8007fcc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007fc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007fca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007fcc:	687b      	ldr	r3, [r7, #4]
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	200077bc 	.word	0x200077bc

08007fe0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fe6:	f3ef 8305 	mrs	r3, IPSR
 8007fea:	603b      	str	r3, [r7, #0]
  return(result);
 8007fec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <osKernelStart+0x1a>
    stat = osErrorISR;
 8007ff2:	f06f 0305 	mvn.w	r3, #5
 8007ff6:	607b      	str	r3, [r7, #4]
 8007ff8:	e010      	b.n	800801c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8008028 <osKernelStart+0x48>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d109      	bne.n	8008016 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008002:	f7ff ffbf 	bl	8007f84 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008006:	4b08      	ldr	r3, [pc, #32]	@ (8008028 <osKernelStart+0x48>)
 8008008:	2202      	movs	r2, #2
 800800a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800800c:	f001 f892 	bl	8009134 <vTaskStartScheduler>
      stat = osOK;
 8008010:	2300      	movs	r3, #0
 8008012:	607b      	str	r3, [r7, #4]
 8008014:	e002      	b.n	800801c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008016:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800801a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800801c:	687b      	ldr	r3, [r7, #4]
}
 800801e:	4618      	mov	r0, r3
 8008020:	3708      	adds	r7, #8
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	200077bc 	.word	0x200077bc

0800802c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800802c:	b580      	push	{r7, lr}
 800802e:	b08e      	sub	sp, #56	@ 0x38
 8008030:	af04      	add	r7, sp, #16
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008038:	2300      	movs	r3, #0
 800803a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800803c:	f3ef 8305 	mrs	r3, IPSR
 8008040:	617b      	str	r3, [r7, #20]
  return(result);
 8008042:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008044:	2b00      	cmp	r3, #0
 8008046:	d17e      	bne.n	8008146 <osThreadNew+0x11a>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d07b      	beq.n	8008146 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800804e:	2380      	movs	r3, #128	@ 0x80
 8008050:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008052:	2318      	movs	r3, #24
 8008054:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008056:	2300      	movs	r3, #0
 8008058:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800805a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800805e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d045      	beq.n	80080f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d002      	beq.n	8008074 <osThreadNew+0x48>
        name = attr->name;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	699b      	ldr	r3, [r3, #24]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	699b      	ldr	r3, [r3, #24]
 8008080:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d008      	beq.n	800809a <osThreadNew+0x6e>
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	2b38      	cmp	r3, #56	@ 0x38
 800808c:	d805      	bhi.n	800809a <osThreadNew+0x6e>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <osThreadNew+0x72>
        return (NULL);
 800809a:	2300      	movs	r3, #0
 800809c:	e054      	b.n	8008148 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	695b      	ldr	r3, [r3, #20]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	695b      	ldr	r3, [r3, #20]
 80080aa:	089b      	lsrs	r3, r3, #2
 80080ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00e      	beq.n	80080d4 <osThreadNew+0xa8>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	2ba7      	cmp	r3, #167	@ 0xa7
 80080bc:	d90a      	bls.n	80080d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d006      	beq.n	80080d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d002      	beq.n	80080d4 <osThreadNew+0xa8>
        mem = 1;
 80080ce:	2301      	movs	r3, #1
 80080d0:	61bb      	str	r3, [r7, #24]
 80080d2:	e010      	b.n	80080f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10c      	bne.n	80080f6 <osThreadNew+0xca>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d108      	bne.n	80080f6 <osThreadNew+0xca>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d104      	bne.n	80080f6 <osThreadNew+0xca>
          mem = 0;
 80080ec:	2300      	movs	r3, #0
 80080ee:	61bb      	str	r3, [r7, #24]
 80080f0:	e001      	b.n	80080f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80080f2:	2300      	movs	r3, #0
 80080f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d110      	bne.n	800811e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008104:	9202      	str	r2, [sp, #8]
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	6a3a      	ldr	r2, [r7, #32]
 8008110:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f000 fe1a 	bl	8008d4c <xTaskCreateStatic>
 8008118:	4603      	mov	r3, r0
 800811a:	613b      	str	r3, [r7, #16]
 800811c:	e013      	b.n	8008146 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d110      	bne.n	8008146 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008124:	6a3b      	ldr	r3, [r7, #32]
 8008126:	b29a      	uxth	r2, r3
 8008128:	f107 0310 	add.w	r3, r7, #16
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f000 fe68 	bl	8008e0c <xTaskCreate>
 800813c:	4603      	mov	r3, r0
 800813e:	2b01      	cmp	r3, #1
 8008140:	d001      	beq.n	8008146 <osThreadNew+0x11a>
            hTask = NULL;
 8008142:	2300      	movs	r3, #0
 8008144:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008146:	693b      	ldr	r3, [r7, #16]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3728      	adds	r7, #40	@ 0x28
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008158:	f3ef 8305 	mrs	r3, IPSR
 800815c:	60bb      	str	r3, [r7, #8]
  return(result);
 800815e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008160:	2b00      	cmp	r3, #0
 8008162:	d003      	beq.n	800816c <osDelay+0x1c>
    stat = osErrorISR;
 8008164:	f06f 0305 	mvn.w	r3, #5
 8008168:	60fb      	str	r3, [r7, #12]
 800816a:	e007      	b.n	800817c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800816c:	2300      	movs	r3, #0
 800816e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <osDelay+0x2c>
      vTaskDelay(ticks);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 ffa6 	bl	80090c8 <vTaskDelay>
    }
  }

  return (stat);
 800817c:	68fb      	ldr	r3, [r7, #12]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
	...

08008188 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	4a07      	ldr	r2, [pc, #28]	@ (80081b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8008198:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	4a06      	ldr	r2, [pc, #24]	@ (80081b8 <vApplicationGetIdleTaskMemory+0x30>)
 800819e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2280      	movs	r2, #128	@ 0x80
 80081a4:	601a      	str	r2, [r3, #0]
}
 80081a6:	bf00      	nop
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	200077c0 	.word	0x200077c0
 80081b8:	20007868 	.word	0x20007868

080081bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80081bc:	b480      	push	{r7}
 80081be:	b085      	sub	sp, #20
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	4a07      	ldr	r2, [pc, #28]	@ (80081e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80081cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	4a06      	ldr	r2, [pc, #24]	@ (80081ec <vApplicationGetTimerTaskMemory+0x30>)
 80081d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081da:	601a      	str	r2, [r3, #0]
}
 80081dc:	bf00      	nop
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr
 80081e8:	20007a68 	.word	0x20007a68
 80081ec:	20007b10 	.word	0x20007b10

080081f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f103 0208 	add.w	r2, r3, #8
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008208:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f103 0208 	add.w	r2, r3, #8
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f103 0208 	add.w	r2, r3, #8
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008224:	bf00      	nop
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr

0800824a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800824a:	b480      	push	{r7}
 800824c:	b085      	sub	sp, #20
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
 8008252:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	689a      	ldr	r2, [r3, #8]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	683a      	ldr	r2, [r7, #0]
 800826e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	1c5a      	adds	r2, r3, #1
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	601a      	str	r2, [r3, #0]
}
 8008286:	bf00      	nop
 8008288:	3714      	adds	r7, #20
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr

08008292 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008292:	b480      	push	{r7}
 8008294:	b085      	sub	sp, #20
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
 800829a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082a8:	d103      	bne.n	80082b2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	60fb      	str	r3, [r7, #12]
 80082b0:	e00c      	b.n	80082cc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	3308      	adds	r3, #8
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	e002      	b.n	80082c0 <vListInsert+0x2e>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	60fb      	str	r3, [r7, #12]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68ba      	ldr	r2, [r7, #8]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d2f6      	bcs.n	80082ba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	685a      	ldr	r2, [r3, #4]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	683a      	ldr	r2, [r7, #0]
 80082da:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	1c5a      	adds	r2, r3, #1
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	601a      	str	r2, [r3, #0]
}
 80082f8:	bf00      	nop
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008304:	b480      	push	{r7}
 8008306:	b085      	sub	sp, #20
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	6892      	ldr	r2, [r2, #8]
 800831a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	6852      	ldr	r2, [r2, #4]
 8008324:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	429a      	cmp	r2, r3
 800832e:	d103      	bne.n	8008338 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	689a      	ldr	r2, [r3, #8]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	1e5a      	subs	r2, r3, #1
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
}
 800834c:	4618      	mov	r0, r3
 800834e:	3714      	adds	r7, #20
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b084      	sub	sp, #16
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10b      	bne.n	8008384 <xQueueGenericReset+0x2c>
	__asm volatile
 800836c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008370:	f383 8811 	msr	BASEPRI, r3
 8008374:	f3bf 8f6f 	isb	sy
 8008378:	f3bf 8f4f 	dsb	sy
 800837c:	60bb      	str	r3, [r7, #8]
}
 800837e:	bf00      	nop
 8008380:	bf00      	nop
 8008382:	e7fd      	b.n	8008380 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008384:	f002 f8d0 	bl	800a528 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008390:	68f9      	ldr	r1, [r7, #12]
 8008392:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008394:	fb01 f303 	mul.w	r3, r1, r3
 8008398:	441a      	add	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2200      	movs	r2, #0
 80083a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b4:	3b01      	subs	r3, #1
 80083b6:	68f9      	ldr	r1, [r7, #12]
 80083b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80083ba:	fb01 f303 	mul.w	r3, r1, r3
 80083be:	441a      	add	r2, r3
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	22ff      	movs	r2, #255	@ 0xff
 80083c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	22ff      	movs	r2, #255	@ 0xff
 80083d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d114      	bne.n	8008404 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	691b      	ldr	r3, [r3, #16]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d01a      	beq.n	8008418 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	3310      	adds	r3, #16
 80083e6:	4618      	mov	r0, r3
 80083e8:	f001 f942 	bl	8009670 <xTaskRemoveFromEventList>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d012      	beq.n	8008418 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <xQueueGenericReset+0xd0>)
 80083f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083f8:	601a      	str	r2, [r3, #0]
 80083fa:	f3bf 8f4f 	dsb	sy
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	e009      	b.n	8008418 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3310      	adds	r3, #16
 8008408:	4618      	mov	r0, r3
 800840a:	f7ff fef1 	bl	80081f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	3324      	adds	r3, #36	@ 0x24
 8008412:	4618      	mov	r0, r3
 8008414:	f7ff feec 	bl	80081f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008418:	f002 f8b8 	bl	800a58c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800841c:	2301      	movs	r3, #1
}
 800841e:	4618      	mov	r0, r3
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	e000ed04 	.word	0xe000ed04

0800842c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800842c:	b580      	push	{r7, lr}
 800842e:	b08e      	sub	sp, #56	@ 0x38
 8008430:	af02      	add	r7, sp, #8
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	60b9      	str	r1, [r7, #8]
 8008436:	607a      	str	r2, [r7, #4]
 8008438:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d10b      	bne.n	8008458 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008444:	f383 8811 	msr	BASEPRI, r3
 8008448:	f3bf 8f6f 	isb	sy
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008452:	bf00      	nop
 8008454:	bf00      	nop
 8008456:	e7fd      	b.n	8008454 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10b      	bne.n	8008476 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d002      	beq.n	8008482 <xQueueGenericCreateStatic+0x56>
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <xQueueGenericCreateStatic+0x5a>
 8008482:	2301      	movs	r3, #1
 8008484:	e000      	b.n	8008488 <xQueueGenericCreateStatic+0x5c>
 8008486:	2300      	movs	r3, #0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10b      	bne.n	80084a4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800848c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008490:	f383 8811 	msr	BASEPRI, r3
 8008494:	f3bf 8f6f 	isb	sy
 8008498:	f3bf 8f4f 	dsb	sy
 800849c:	623b      	str	r3, [r7, #32]
}
 800849e:	bf00      	nop
 80084a0:	bf00      	nop
 80084a2:	e7fd      	b.n	80084a0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d102      	bne.n	80084b0 <xQueueGenericCreateStatic+0x84>
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <xQueueGenericCreateStatic+0x88>
 80084b0:	2301      	movs	r3, #1
 80084b2:	e000      	b.n	80084b6 <xQueueGenericCreateStatic+0x8a>
 80084b4:	2300      	movs	r3, #0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10b      	bne.n	80084d2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80084ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084be:	f383 8811 	msr	BASEPRI, r3
 80084c2:	f3bf 8f6f 	isb	sy
 80084c6:	f3bf 8f4f 	dsb	sy
 80084ca:	61fb      	str	r3, [r7, #28]
}
 80084cc:	bf00      	nop
 80084ce:	bf00      	nop
 80084d0:	e7fd      	b.n	80084ce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80084d2:	2350      	movs	r3, #80	@ 0x50
 80084d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	2b50      	cmp	r3, #80	@ 0x50
 80084da:	d00b      	beq.n	80084f4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80084dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e0:	f383 8811 	msr	BASEPRI, r3
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	f3bf 8f4f 	dsb	sy
 80084ec:	61bb      	str	r3, [r7, #24]
}
 80084ee:	bf00      	nop
 80084f0:	bf00      	nop
 80084f2:	e7fd      	b.n	80084f0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80084f4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80084fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00d      	beq.n	800851c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008508:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800850c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	4613      	mov	r3, r2
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	68b9      	ldr	r1, [r7, #8]
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f000 f805 	bl	8008526 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800851c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800851e:	4618      	mov	r0, r3
 8008520:	3730      	adds	r7, #48	@ 0x30
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b084      	sub	sp, #16
 800852a:	af00      	add	r7, sp, #0
 800852c:	60f8      	str	r0, [r7, #12]
 800852e:	60b9      	str	r1, [r7, #8]
 8008530:	607a      	str	r2, [r7, #4]
 8008532:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d103      	bne.n	8008542 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	69ba      	ldr	r2, [r7, #24]
 800853e:	601a      	str	r2, [r3, #0]
 8008540:	e002      	b.n	8008548 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008542:	69bb      	ldr	r3, [r7, #24]
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	68ba      	ldr	r2, [r7, #8]
 8008552:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008554:	2101      	movs	r1, #1
 8008556:	69b8      	ldr	r0, [r7, #24]
 8008558:	f7ff fefe 	bl	8008358 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	78fa      	ldrb	r2, [r7, #3]
 8008560:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008564:	bf00      	nop
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b08e      	sub	sp, #56	@ 0x38
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
 8008578:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800857a:	2300      	movs	r3, #0
 800857c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008584:	2b00      	cmp	r3, #0
 8008586:	d10b      	bne.n	80085a0 <xQueueGenericSend+0x34>
	__asm volatile
 8008588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858c:	f383 8811 	msr	BASEPRI, r3
 8008590:	f3bf 8f6f 	isb	sy
 8008594:	f3bf 8f4f 	dsb	sy
 8008598:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800859a:	bf00      	nop
 800859c:	bf00      	nop
 800859e:	e7fd      	b.n	800859c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d103      	bne.n	80085ae <xQueueGenericSend+0x42>
 80085a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <xQueueGenericSend+0x46>
 80085ae:	2301      	movs	r3, #1
 80085b0:	e000      	b.n	80085b4 <xQueueGenericSend+0x48>
 80085b2:	2300      	movs	r3, #0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d10b      	bne.n	80085d0 <xQueueGenericSend+0x64>
	__asm volatile
 80085b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80085ca:	bf00      	nop
 80085cc:	bf00      	nop
 80085ce:	e7fd      	b.n	80085cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2b02      	cmp	r3, #2
 80085d4:	d103      	bne.n	80085de <xQueueGenericSend+0x72>
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d101      	bne.n	80085e2 <xQueueGenericSend+0x76>
 80085de:	2301      	movs	r3, #1
 80085e0:	e000      	b.n	80085e4 <xQueueGenericSend+0x78>
 80085e2:	2300      	movs	r3, #0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d10b      	bne.n	8008600 <xQueueGenericSend+0x94>
	__asm volatile
 80085e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ec:	f383 8811 	msr	BASEPRI, r3
 80085f0:	f3bf 8f6f 	isb	sy
 80085f4:	f3bf 8f4f 	dsb	sy
 80085f8:	623b      	str	r3, [r7, #32]
}
 80085fa:	bf00      	nop
 80085fc:	bf00      	nop
 80085fe:	e7fd      	b.n	80085fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008600:	f001 fa24 	bl	8009a4c <xTaskGetSchedulerState>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d102      	bne.n	8008610 <xQueueGenericSend+0xa4>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d101      	bne.n	8008614 <xQueueGenericSend+0xa8>
 8008610:	2301      	movs	r3, #1
 8008612:	e000      	b.n	8008616 <xQueueGenericSend+0xaa>
 8008614:	2300      	movs	r3, #0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10b      	bne.n	8008632 <xQueueGenericSend+0xc6>
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	61fb      	str	r3, [r7, #28]
}
 800862c:	bf00      	nop
 800862e:	bf00      	nop
 8008630:	e7fd      	b.n	800862e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008632:	f001 ff79 	bl	800a528 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008638:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800863e:	429a      	cmp	r2, r3
 8008640:	d302      	bcc.n	8008648 <xQueueGenericSend+0xdc>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	2b02      	cmp	r3, #2
 8008646:	d129      	bne.n	800869c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008648:	683a      	ldr	r2, [r7, #0]
 800864a:	68b9      	ldr	r1, [r7, #8]
 800864c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800864e:	f000 fa0f 	bl	8008a70 <prvCopyDataToQueue>
 8008652:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008658:	2b00      	cmp	r3, #0
 800865a:	d010      	beq.n	800867e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	3324      	adds	r3, #36	@ 0x24
 8008660:	4618      	mov	r0, r3
 8008662:	f001 f805 	bl	8009670 <xTaskRemoveFromEventList>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d013      	beq.n	8008694 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800866c:	4b3f      	ldr	r3, [pc, #252]	@ (800876c <xQueueGenericSend+0x200>)
 800866e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008672:	601a      	str	r2, [r3, #0]
 8008674:	f3bf 8f4f 	dsb	sy
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	e00a      	b.n	8008694 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800867e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008680:	2b00      	cmp	r3, #0
 8008682:	d007      	beq.n	8008694 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008684:	4b39      	ldr	r3, [pc, #228]	@ (800876c <xQueueGenericSend+0x200>)
 8008686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800868a:	601a      	str	r2, [r3, #0]
 800868c:	f3bf 8f4f 	dsb	sy
 8008690:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008694:	f001 ff7a 	bl	800a58c <vPortExitCritical>
				return pdPASS;
 8008698:	2301      	movs	r3, #1
 800869a:	e063      	b.n	8008764 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d103      	bne.n	80086aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086a2:	f001 ff73 	bl	800a58c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80086a6:	2300      	movs	r3, #0
 80086a8:	e05c      	b.n	8008764 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d106      	bne.n	80086be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086b0:	f107 0314 	add.w	r3, r7, #20
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 f867 	bl	8009788 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086ba:	2301      	movs	r3, #1
 80086bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086be:	f001 ff65 	bl	800a58c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086c2:	f000 fda7 	bl	8009214 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086c6:	f001 ff2f 	bl	800a528 <vPortEnterCritical>
 80086ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086d0:	b25b      	sxtb	r3, r3
 80086d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086d6:	d103      	bne.n	80086e0 <xQueueGenericSend+0x174>
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086e6:	b25b      	sxtb	r3, r3
 80086e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086ec:	d103      	bne.n	80086f6 <xQueueGenericSend+0x18a>
 80086ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086f6:	f001 ff49 	bl	800a58c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086fa:	1d3a      	adds	r2, r7, #4
 80086fc:	f107 0314 	add.w	r3, r7, #20
 8008700:	4611      	mov	r1, r2
 8008702:	4618      	mov	r0, r3
 8008704:	f001 f856 	bl	80097b4 <xTaskCheckForTimeOut>
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d124      	bne.n	8008758 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800870e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008710:	f000 faa6 	bl	8008c60 <prvIsQueueFull>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d018      	beq.n	800874c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800871a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871c:	3310      	adds	r3, #16
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	4611      	mov	r1, r2
 8008722:	4618      	mov	r0, r3
 8008724:	f000 ff52 	bl	80095cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800872a:	f000 fa31 	bl	8008b90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800872e:	f000 fd7f 	bl	8009230 <xTaskResumeAll>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	f47f af7c 	bne.w	8008632 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800873a:	4b0c      	ldr	r3, [pc, #48]	@ (800876c <xQueueGenericSend+0x200>)
 800873c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008740:	601a      	str	r2, [r3, #0]
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	f3bf 8f6f 	isb	sy
 800874a:	e772      	b.n	8008632 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800874c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800874e:	f000 fa1f 	bl	8008b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008752:	f000 fd6d 	bl	8009230 <xTaskResumeAll>
 8008756:	e76c      	b.n	8008632 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008758:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800875a:	f000 fa19 	bl	8008b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800875e:	f000 fd67 	bl	8009230 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008762:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008764:	4618      	mov	r0, r3
 8008766:	3738      	adds	r7, #56	@ 0x38
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	e000ed04 	.word	0xe000ed04

08008770 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b090      	sub	sp, #64	@ 0x40
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
 800877c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10b      	bne.n	80087a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878c:	f383 8811 	msr	BASEPRI, r3
 8008790:	f3bf 8f6f 	isb	sy
 8008794:	f3bf 8f4f 	dsb	sy
 8008798:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800879a:	bf00      	nop
 800879c:	bf00      	nop
 800879e:	e7fd      	b.n	800879c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d103      	bne.n	80087ae <xQueueGenericSendFromISR+0x3e>
 80087a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <xQueueGenericSendFromISR+0x42>
 80087ae:	2301      	movs	r3, #1
 80087b0:	e000      	b.n	80087b4 <xQueueGenericSendFromISR+0x44>
 80087b2:	2300      	movs	r3, #0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d10b      	bne.n	80087d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80087b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087bc:	f383 8811 	msr	BASEPRI, r3
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80087ca:	bf00      	nop
 80087cc:	bf00      	nop
 80087ce:	e7fd      	b.n	80087cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d103      	bne.n	80087de <xQueueGenericSendFromISR+0x6e>
 80087d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d101      	bne.n	80087e2 <xQueueGenericSendFromISR+0x72>
 80087de:	2301      	movs	r3, #1
 80087e0:	e000      	b.n	80087e4 <xQueueGenericSendFromISR+0x74>
 80087e2:	2300      	movs	r3, #0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10b      	bne.n	8008800 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80087e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ec:	f383 8811 	msr	BASEPRI, r3
 80087f0:	f3bf 8f6f 	isb	sy
 80087f4:	f3bf 8f4f 	dsb	sy
 80087f8:	623b      	str	r3, [r7, #32]
}
 80087fa:	bf00      	nop
 80087fc:	bf00      	nop
 80087fe:	e7fd      	b.n	80087fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008800:	f001 ff72 	bl	800a6e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008804:	f3ef 8211 	mrs	r2, BASEPRI
 8008808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880c:	f383 8811 	msr	BASEPRI, r3
 8008810:	f3bf 8f6f 	isb	sy
 8008814:	f3bf 8f4f 	dsb	sy
 8008818:	61fa      	str	r2, [r7, #28]
 800881a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800881c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800881e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008822:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008828:	429a      	cmp	r2, r3
 800882a:	d302      	bcc.n	8008832 <xQueueGenericSendFromISR+0xc2>
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	2b02      	cmp	r3, #2
 8008830:	d12f      	bne.n	8008892 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008834:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008838:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800883c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800883e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008840:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008842:	683a      	ldr	r2, [r7, #0]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008848:	f000 f912 	bl	8008a70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800884c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008850:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008854:	d112      	bne.n	800887c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800885a:	2b00      	cmp	r3, #0
 800885c:	d016      	beq.n	800888c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800885e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008860:	3324      	adds	r3, #36	@ 0x24
 8008862:	4618      	mov	r0, r3
 8008864:	f000 ff04 	bl	8009670 <xTaskRemoveFromEventList>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00e      	beq.n	800888c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00b      	beq.n	800888c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	601a      	str	r2, [r3, #0]
 800887a:	e007      	b.n	800888c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800887c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008880:	3301      	adds	r3, #1
 8008882:	b2db      	uxtb	r3, r3
 8008884:	b25a      	sxtb	r2, r3
 8008886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800888c:	2301      	movs	r3, #1
 800888e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008890:	e001      	b.n	8008896 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008892:	2300      	movs	r3, #0
 8008894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008898:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80088a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3740      	adds	r7, #64	@ 0x40
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08c      	sub	sp, #48	@ 0x30
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80088b8:	2300      	movs	r3, #0
 80088ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80088c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10b      	bne.n	80088de <xQueueReceive+0x32>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	623b      	str	r3, [r7, #32]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d103      	bne.n	80088ec <xQueueReceive+0x40>
 80088e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d101      	bne.n	80088f0 <xQueueReceive+0x44>
 80088ec:	2301      	movs	r3, #1
 80088ee:	e000      	b.n	80088f2 <xQueueReceive+0x46>
 80088f0:	2300      	movs	r3, #0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d10b      	bne.n	800890e <xQueueReceive+0x62>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	61fb      	str	r3, [r7, #28]
}
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	e7fd      	b.n	800890a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800890e:	f001 f89d 	bl	8009a4c <xTaskGetSchedulerState>
 8008912:	4603      	mov	r3, r0
 8008914:	2b00      	cmp	r3, #0
 8008916:	d102      	bne.n	800891e <xQueueReceive+0x72>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d101      	bne.n	8008922 <xQueueReceive+0x76>
 800891e:	2301      	movs	r3, #1
 8008920:	e000      	b.n	8008924 <xQueueReceive+0x78>
 8008922:	2300      	movs	r3, #0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10b      	bne.n	8008940 <xQueueReceive+0x94>
	__asm volatile
 8008928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800892c:	f383 8811 	msr	BASEPRI, r3
 8008930:	f3bf 8f6f 	isb	sy
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	61bb      	str	r3, [r7, #24]
}
 800893a:	bf00      	nop
 800893c:	bf00      	nop
 800893e:	e7fd      	b.n	800893c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008940:	f001 fdf2 	bl	800a528 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008948:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	2b00      	cmp	r3, #0
 800894e:	d01f      	beq.n	8008990 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008950:	68b9      	ldr	r1, [r7, #8]
 8008952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008954:	f000 f8f6 	bl	8008b44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895a:	1e5a      	subs	r2, r3, #1
 800895c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00f      	beq.n	8008988 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896a:	3310      	adds	r3, #16
 800896c:	4618      	mov	r0, r3
 800896e:	f000 fe7f 	bl	8009670 <xTaskRemoveFromEventList>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d007      	beq.n	8008988 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008978:	4b3c      	ldr	r3, [pc, #240]	@ (8008a6c <xQueueReceive+0x1c0>)
 800897a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800897e:	601a      	str	r2, [r3, #0]
 8008980:	f3bf 8f4f 	dsb	sy
 8008984:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008988:	f001 fe00 	bl	800a58c <vPortExitCritical>
				return pdPASS;
 800898c:	2301      	movs	r3, #1
 800898e:	e069      	b.n	8008a64 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d103      	bne.n	800899e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008996:	f001 fdf9 	bl	800a58c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800899a:	2300      	movs	r3, #0
 800899c:	e062      	b.n	8008a64 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800899e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d106      	bne.n	80089b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089a4:	f107 0310 	add.w	r3, r7, #16
 80089a8:	4618      	mov	r0, r3
 80089aa:	f000 feed 	bl	8009788 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089ae:	2301      	movs	r3, #1
 80089b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089b2:	f001 fdeb 	bl	800a58c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089b6:	f000 fc2d 	bl	8009214 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089ba:	f001 fdb5 	bl	800a528 <vPortEnterCritical>
 80089be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089c4:	b25b      	sxtb	r3, r3
 80089c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089ca:	d103      	bne.n	80089d4 <xQueueReceive+0x128>
 80089cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089da:	b25b      	sxtb	r3, r3
 80089dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089e0:	d103      	bne.n	80089ea <xQueueReceive+0x13e>
 80089e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089ea:	f001 fdcf 	bl	800a58c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089ee:	1d3a      	adds	r2, r7, #4
 80089f0:	f107 0310 	add.w	r3, r7, #16
 80089f4:	4611      	mov	r1, r2
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 fedc 	bl	80097b4 <xTaskCheckForTimeOut>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d123      	bne.n	8008a4a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a04:	f000 f916 	bl	8008c34 <prvIsQueueEmpty>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d017      	beq.n	8008a3e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a10:	3324      	adds	r3, #36	@ 0x24
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	4611      	mov	r1, r2
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 fdd8 	bl	80095cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a1e:	f000 f8b7 	bl	8008b90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a22:	f000 fc05 	bl	8009230 <xTaskResumeAll>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d189      	bne.n	8008940 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a6c <xQueueReceive+0x1c0>)
 8008a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	e780      	b.n	8008940 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008a3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a40:	f000 f8a6 	bl	8008b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a44:	f000 fbf4 	bl	8009230 <xTaskResumeAll>
 8008a48:	e77a      	b.n	8008940 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a4c:	f000 f8a0 	bl	8008b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a50:	f000 fbee 	bl	8009230 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a56:	f000 f8ed 	bl	8008c34 <prvIsQueueEmpty>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f43f af6f 	beq.w	8008940 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3730      	adds	r7, #48	@ 0x30
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	e000ed04 	.word	0xe000ed04

08008a70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d10d      	bne.n	8008aaa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d14d      	bne.n	8008b32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f000 fff4 	bl	8009a88 <xTaskPriorityDisinherit>
 8008aa0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	609a      	str	r2, [r3, #8]
 8008aa8:	e043      	b.n	8008b32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d119      	bne.n	8008ae4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6858      	ldr	r0, [r3, #4]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab8:	461a      	mov	r2, r3
 8008aba:	68b9      	ldr	r1, [r7, #8]
 8008abc:	f014 fa11 	bl	801cee2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	685a      	ldr	r2, [r3, #4]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac8:	441a      	add	r2, r3
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d32b      	bcc.n	8008b32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	605a      	str	r2, [r3, #4]
 8008ae2:	e026      	b.n	8008b32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	68d8      	ldr	r0, [r3, #12]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aec:	461a      	mov	r2, r3
 8008aee:	68b9      	ldr	r1, [r7, #8]
 8008af0:	f014 f9f7 	bl	801cee2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	68da      	ldr	r2, [r3, #12]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afc:	425b      	negs	r3, r3
 8008afe:	441a      	add	r2, r3
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	68da      	ldr	r2, [r3, #12]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d207      	bcs.n	8008b20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	689a      	ldr	r2, [r3, #8]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b18:	425b      	negs	r3, r3
 8008b1a:	441a      	add	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	d105      	bne.n	8008b32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d002      	beq.n	8008b32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	1c5a      	adds	r2, r3, #1
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008b3a:	697b      	ldr	r3, [r7, #20]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d018      	beq.n	8008b88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	68da      	ldr	r2, [r3, #12]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b5e:	441a      	add	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	68da      	ldr	r2, [r3, #12]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d303      	bcc.n	8008b78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	68d9      	ldr	r1, [r3, #12]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b80:	461a      	mov	r2, r3
 8008b82:	6838      	ldr	r0, [r7, #0]
 8008b84:	f014 f9ad 	bl	801cee2 <memcpy>
	}
}
 8008b88:	bf00      	nop
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b98:	f001 fcc6 	bl	800a528 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ba2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ba4:	e011      	b.n	8008bca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d012      	beq.n	8008bd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	3324      	adds	r3, #36	@ 0x24
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f000 fd5c 	bl	8009670 <xTaskRemoveFromEventList>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d001      	beq.n	8008bc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008bbe:	f000 fe5d 	bl	800987c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008bc2:	7bfb      	ldrb	r3, [r7, #15]
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	dce9      	bgt.n	8008ba6 <prvUnlockQueue+0x16>
 8008bd2:	e000      	b.n	8008bd6 <prvUnlockQueue+0x46>
					break;
 8008bd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	22ff      	movs	r2, #255	@ 0xff
 8008bda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008bde:	f001 fcd5 	bl	800a58c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008be2:	f001 fca1 	bl	800a528 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bee:	e011      	b.n	8008c14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d012      	beq.n	8008c1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	3310      	adds	r3, #16
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f000 fd37 	bl	8009670 <xTaskRemoveFromEventList>
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d001      	beq.n	8008c0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c08:	f000 fe38 	bl	800987c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	dce9      	bgt.n	8008bf0 <prvUnlockQueue+0x60>
 8008c1c:	e000      	b.n	8008c20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	22ff      	movs	r2, #255	@ 0xff
 8008c24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008c28:	f001 fcb0 	bl	800a58c <vPortExitCritical>
}
 8008c2c:	bf00      	nop
 8008c2e:	3710      	adds	r7, #16
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c3c:	f001 fc74 	bl	800a528 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d102      	bne.n	8008c4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e001      	b.n	8008c52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c52:	f001 fc9b 	bl	800a58c <vPortExitCritical>

	return xReturn;
 8008c56:	68fb      	ldr	r3, [r7, #12]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c68:	f001 fc5e 	bl	800a528 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d102      	bne.n	8008c7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	e001      	b.n	8008c82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c82:	f001 fc83 	bl	800a58c <vPortExitCritical>

	return xReturn;
 8008c86:	68fb      	ldr	r3, [r7, #12]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3710      	adds	r7, #16
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	60fb      	str	r3, [r7, #12]
 8008c9e:	e014      	b.n	8008cca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008ca0:	4a0f      	ldr	r2, [pc, #60]	@ (8008ce0 <vQueueAddToRegistry+0x50>)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d10b      	bne.n	8008cc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008cac:	490c      	ldr	r1, [pc, #48]	@ (8008ce0 <vQueueAddToRegistry+0x50>)
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8008ce0 <vQueueAddToRegistry+0x50>)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	00db      	lsls	r3, r3, #3
 8008cbc:	4413      	add	r3, r2
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008cc2:	e006      	b.n	8008cd2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	60fb      	str	r3, [r7, #12]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2b07      	cmp	r3, #7
 8008cce:	d9e7      	bls.n	8008ca0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008cd0:	bf00      	nop
 8008cd2:	bf00      	nop
 8008cd4:	3714      	adds	r7, #20
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	20007f10 	.word	0x20007f10

08008ce4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b086      	sub	sp, #24
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	60f8      	str	r0, [r7, #12]
 8008cec:	60b9      	str	r1, [r7, #8]
 8008cee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008cf4:	f001 fc18 	bl	800a528 <vPortEnterCritical>
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cfe:	b25b      	sxtb	r3, r3
 8008d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d04:	d103      	bne.n	8008d0e <vQueueWaitForMessageRestricted+0x2a>
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d14:	b25b      	sxtb	r3, r3
 8008d16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d1a:	d103      	bne.n	8008d24 <vQueueWaitForMessageRestricted+0x40>
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d24:	f001 fc32 	bl	800a58c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d106      	bne.n	8008d3e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	3324      	adds	r3, #36	@ 0x24
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	68b9      	ldr	r1, [r7, #8]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f000 fc6d 	bl	8009618 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008d3e:	6978      	ldr	r0, [r7, #20]
 8008d40:	f7ff ff26 	bl	8008b90 <prvUnlockQueue>
	}
 8008d44:	bf00      	nop
 8008d46:	3718      	adds	r7, #24
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08e      	sub	sp, #56	@ 0x38
 8008d50:	af04      	add	r7, sp, #16
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
 8008d58:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10b      	bne.n	8008d78 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	623b      	str	r3, [r7, #32]
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d10b      	bne.n	8008d96 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	61fb      	str	r3, [r7, #28]
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	e7fd      	b.n	8008d92 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d96:	23a8      	movs	r3, #168	@ 0xa8
 8008d98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	2ba8      	cmp	r3, #168	@ 0xa8
 8008d9e:	d00b      	beq.n	8008db8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	61bb      	str	r3, [r7, #24]
}
 8008db2:	bf00      	nop
 8008db4:	bf00      	nop
 8008db6:	e7fd      	b.n	8008db4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008db8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d01e      	beq.n	8008dfe <xTaskCreateStatic+0xb2>
 8008dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d01b      	beq.n	8008dfe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008dce:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd2:	2202      	movs	r2, #2
 8008dd4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008dd8:	2300      	movs	r3, #0
 8008dda:	9303      	str	r3, [sp, #12]
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dde:	9302      	str	r3, [sp, #8]
 8008de0:	f107 0314 	add.w	r3, r7, #20
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	68b9      	ldr	r1, [r7, #8]
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 f851 	bl	8008e98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008df6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008df8:	f000 f8f6 	bl	8008fe8 <prvAddNewTaskToReadyList>
 8008dfc:	e001      	b.n	8008e02 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e02:	697b      	ldr	r3, [r7, #20]
	}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3728      	adds	r7, #40	@ 0x28
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b08c      	sub	sp, #48	@ 0x30
 8008e10:	af04      	add	r7, sp, #16
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e1c:	88fb      	ldrh	r3, [r7, #6]
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	4618      	mov	r0, r3
 8008e22:	f001 fca3 	bl	800a76c <pvPortMalloc>
 8008e26:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00e      	beq.n	8008e4c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e2e:	20a8      	movs	r0, #168	@ 0xa8
 8008e30:	f001 fc9c 	bl	800a76c <pvPortMalloc>
 8008e34:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d003      	beq.n	8008e44 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e42:	e005      	b.n	8008e50 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e44:	6978      	ldr	r0, [r7, #20]
 8008e46:	f001 fd5f 	bl	800a908 <vPortFree>
 8008e4a:	e001      	b.n	8008e50 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d017      	beq.n	8008e86 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e56:	69fb      	ldr	r3, [r7, #28]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e5e:	88fa      	ldrh	r2, [r7, #6]
 8008e60:	2300      	movs	r3, #0
 8008e62:	9303      	str	r3, [sp, #12]
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	9302      	str	r3, [sp, #8]
 8008e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e6a:	9301      	str	r3, [sp, #4]
 8008e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	68b9      	ldr	r1, [r7, #8]
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 f80f 	bl	8008e98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e7a:	69f8      	ldr	r0, [r7, #28]
 8008e7c:	f000 f8b4 	bl	8008fe8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e80:	2301      	movs	r3, #1
 8008e82:	61bb      	str	r3, [r7, #24]
 8008e84:	e002      	b.n	8008e8c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e8a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e8c:	69bb      	ldr	r3, [r7, #24]
	}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3720      	adds	r7, #32
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
	...

08008e98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b088      	sub	sp, #32
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
 8008ea4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	461a      	mov	r2, r3
 8008eb0:	21a5      	movs	r1, #165	@ 0xa5
 8008eb2:	f013 fedd 	bl	801cc70 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	009b      	lsls	r3, r3, #2
 8008ec4:	4413      	add	r3, r2
 8008ec6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	f023 0307 	bic.w	r3, r3, #7
 8008ece:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	f003 0307 	and.w	r3, r3, #7
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00b      	beq.n	8008ef2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ede:	f383 8811 	msr	BASEPRI, r3
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	617b      	str	r3, [r7, #20]
}
 8008eec:	bf00      	nop
 8008eee:	bf00      	nop
 8008ef0:	e7fd      	b.n	8008eee <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d01f      	beq.n	8008f38 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ef8:	2300      	movs	r3, #0
 8008efa:	61fb      	str	r3, [r7, #28]
 8008efc:	e012      	b.n	8008f24 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008efe:	68ba      	ldr	r2, [r7, #8]
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	4413      	add	r3, r2
 8008f04:	7819      	ldrb	r1, [r3, #0]
 8008f06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	4413      	add	r3, r2
 8008f0c:	3334      	adds	r3, #52	@ 0x34
 8008f0e:	460a      	mov	r2, r1
 8008f10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f12:	68ba      	ldr	r2, [r7, #8]
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	4413      	add	r3, r2
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d006      	beq.n	8008f2c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	3301      	adds	r3, #1
 8008f22:	61fb      	str	r3, [r7, #28]
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	2b0f      	cmp	r3, #15
 8008f28:	d9e9      	bls.n	8008efe <prvInitialiseNewTask+0x66>
 8008f2a:	e000      	b.n	8008f2e <prvInitialiseNewTask+0x96>
			{
				break;
 8008f2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	2200      	movs	r2, #0
 8008f32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f36:	e003      	b.n	8008f40 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f42:	2b37      	cmp	r3, #55	@ 0x37
 8008f44:	d901      	bls.n	8008f4a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f46:	2337      	movs	r3, #55	@ 0x37
 8008f48:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f54:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	2200      	movs	r2, #0
 8008f5a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5e:	3304      	adds	r3, #4
 8008f60:	4618      	mov	r0, r3
 8008f62:	f7ff f965 	bl	8008230 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f68:	3318      	adds	r3, #24
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7ff f960 	bl	8008230 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f84:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f98:	3354      	adds	r3, #84	@ 0x54
 8008f9a:	224c      	movs	r2, #76	@ 0x4c
 8008f9c:	2100      	movs	r1, #0
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f013 fe66 	bl	801cc70 <memset>
 8008fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa6:	4a0d      	ldr	r2, [pc, #52]	@ (8008fdc <prvInitialiseNewTask+0x144>)
 8008fa8:	659a      	str	r2, [r3, #88]	@ 0x58
 8008faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fac:	4a0c      	ldr	r2, [pc, #48]	@ (8008fe0 <prvInitialiseNewTask+0x148>)
 8008fae:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8008fe4 <prvInitialiseNewTask+0x14c>)
 8008fb4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	68f9      	ldr	r1, [r7, #12]
 8008fba:	69b8      	ldr	r0, [r7, #24]
 8008fbc:	f001 f982 	bl	800a2c4 <pxPortInitialiseStack>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d002      	beq.n	8008fd2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fd2:	bf00      	nop
 8008fd4:	3720      	adds	r7, #32
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	2001175c 	.word	0x2001175c
 8008fe0:	200117c4 	.word	0x200117c4
 8008fe4:	2001182c 	.word	0x2001182c

08008fe8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008ff0:	f001 fa9a 	bl	800a528 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008ff4:	4b2d      	ldr	r3, [pc, #180]	@ (80090ac <prvAddNewTaskToReadyList+0xc4>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80090ac <prvAddNewTaskToReadyList+0xc4>)
 8008ffc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80090b0 <prvAddNewTaskToReadyList+0xc8>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d109      	bne.n	800901a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009006:	4a2a      	ldr	r2, [pc, #168]	@ (80090b0 <prvAddNewTaskToReadyList+0xc8>)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800900c:	4b27      	ldr	r3, [pc, #156]	@ (80090ac <prvAddNewTaskToReadyList+0xc4>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d110      	bne.n	8009036 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009014:	f000 fc56 	bl	80098c4 <prvInitialiseTaskLists>
 8009018:	e00d      	b.n	8009036 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800901a:	4b26      	ldr	r3, [pc, #152]	@ (80090b4 <prvAddNewTaskToReadyList+0xcc>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d109      	bne.n	8009036 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009022:	4b23      	ldr	r3, [pc, #140]	@ (80090b0 <prvAddNewTaskToReadyList+0xc8>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902c:	429a      	cmp	r2, r3
 800902e:	d802      	bhi.n	8009036 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009030:	4a1f      	ldr	r2, [pc, #124]	@ (80090b0 <prvAddNewTaskToReadyList+0xc8>)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009036:	4b20      	ldr	r3, [pc, #128]	@ (80090b8 <prvAddNewTaskToReadyList+0xd0>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3301      	adds	r3, #1
 800903c:	4a1e      	ldr	r2, [pc, #120]	@ (80090b8 <prvAddNewTaskToReadyList+0xd0>)
 800903e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009040:	4b1d      	ldr	r3, [pc, #116]	@ (80090b8 <prvAddNewTaskToReadyList+0xd0>)
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800904c:	4b1b      	ldr	r3, [pc, #108]	@ (80090bc <prvAddNewTaskToReadyList+0xd4>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	429a      	cmp	r2, r3
 8009052:	d903      	bls.n	800905c <prvAddNewTaskToReadyList+0x74>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009058:	4a18      	ldr	r2, [pc, #96]	@ (80090bc <prvAddNewTaskToReadyList+0xd4>)
 800905a:	6013      	str	r3, [r2, #0]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009060:	4613      	mov	r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	009b      	lsls	r3, r3, #2
 8009068:	4a15      	ldr	r2, [pc, #84]	@ (80090c0 <prvAddNewTaskToReadyList+0xd8>)
 800906a:	441a      	add	r2, r3
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	3304      	adds	r3, #4
 8009070:	4619      	mov	r1, r3
 8009072:	4610      	mov	r0, r2
 8009074:	f7ff f8e9 	bl	800824a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009078:	f001 fa88 	bl	800a58c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800907c:	4b0d      	ldr	r3, [pc, #52]	@ (80090b4 <prvAddNewTaskToReadyList+0xcc>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d00e      	beq.n	80090a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009084:	4b0a      	ldr	r3, [pc, #40]	@ (80090b0 <prvAddNewTaskToReadyList+0xc8>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908e:	429a      	cmp	r2, r3
 8009090:	d207      	bcs.n	80090a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009092:	4b0c      	ldr	r3, [pc, #48]	@ (80090c4 <prvAddNewTaskToReadyList+0xdc>)
 8009094:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009098:	601a      	str	r2, [r3, #0]
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090a2:	bf00      	nop
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	20008424 	.word	0x20008424
 80090b0:	20007f50 	.word	0x20007f50
 80090b4:	20008430 	.word	0x20008430
 80090b8:	20008440 	.word	0x20008440
 80090bc:	2000842c 	.word	0x2000842c
 80090c0:	20007f54 	.word	0x20007f54
 80090c4:	e000ed04 	.word	0xe000ed04

080090c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80090d0:	2300      	movs	r3, #0
 80090d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d018      	beq.n	800910c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80090da:	4b14      	ldr	r3, [pc, #80]	@ (800912c <vTaskDelay+0x64>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00b      	beq.n	80090fa <vTaskDelay+0x32>
	__asm volatile
 80090e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e6:	f383 8811 	msr	BASEPRI, r3
 80090ea:	f3bf 8f6f 	isb	sy
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	60bb      	str	r3, [r7, #8]
}
 80090f4:	bf00      	nop
 80090f6:	bf00      	nop
 80090f8:	e7fd      	b.n	80090f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80090fa:	f000 f88b 	bl	8009214 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80090fe:	2100      	movs	r1, #0
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fd31 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009106:	f000 f893 	bl	8009230 <xTaskResumeAll>
 800910a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d107      	bne.n	8009122 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009112:	4b07      	ldr	r3, [pc, #28]	@ (8009130 <vTaskDelay+0x68>)
 8009114:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009118:	601a      	str	r2, [r3, #0]
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009122:	bf00      	nop
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	2000844c 	.word	0x2000844c
 8009130:	e000ed04 	.word	0xe000ed04

08009134 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b08a      	sub	sp, #40	@ 0x28
 8009138:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800913a:	2300      	movs	r3, #0
 800913c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800913e:	2300      	movs	r3, #0
 8009140:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009142:	463a      	mov	r2, r7
 8009144:	1d39      	adds	r1, r7, #4
 8009146:	f107 0308 	add.w	r3, r7, #8
 800914a:	4618      	mov	r0, r3
 800914c:	f7ff f81c 	bl	8008188 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009150:	6839      	ldr	r1, [r7, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	68ba      	ldr	r2, [r7, #8]
 8009156:	9202      	str	r2, [sp, #8]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	2300      	movs	r3, #0
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	2300      	movs	r3, #0
 8009160:	460a      	mov	r2, r1
 8009162:	4924      	ldr	r1, [pc, #144]	@ (80091f4 <vTaskStartScheduler+0xc0>)
 8009164:	4824      	ldr	r0, [pc, #144]	@ (80091f8 <vTaskStartScheduler+0xc4>)
 8009166:	f7ff fdf1 	bl	8008d4c <xTaskCreateStatic>
 800916a:	4603      	mov	r3, r0
 800916c:	4a23      	ldr	r2, [pc, #140]	@ (80091fc <vTaskStartScheduler+0xc8>)
 800916e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009170:	4b22      	ldr	r3, [pc, #136]	@ (80091fc <vTaskStartScheduler+0xc8>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009178:	2301      	movs	r3, #1
 800917a:	617b      	str	r3, [r7, #20]
 800917c:	e001      	b.n	8009182 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800917e:	2300      	movs	r3, #0
 8009180:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	2b01      	cmp	r3, #1
 8009186:	d102      	bne.n	800918e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009188:	f000 fd42 	bl	8009c10 <xTimerCreateTimerTask>
 800918c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2b01      	cmp	r3, #1
 8009192:	d11b      	bne.n	80091cc <vTaskStartScheduler+0x98>
	__asm volatile
 8009194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009198:	f383 8811 	msr	BASEPRI, r3
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	613b      	str	r3, [r7, #16]
}
 80091a6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091a8:	4b15      	ldr	r3, [pc, #84]	@ (8009200 <vTaskStartScheduler+0xcc>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	3354      	adds	r3, #84	@ 0x54
 80091ae:	4a15      	ldr	r2, [pc, #84]	@ (8009204 <vTaskStartScheduler+0xd0>)
 80091b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091b2:	4b15      	ldr	r3, [pc, #84]	@ (8009208 <vTaskStartScheduler+0xd4>)
 80091b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091ba:	4b14      	ldr	r3, [pc, #80]	@ (800920c <vTaskStartScheduler+0xd8>)
 80091bc:	2201      	movs	r2, #1
 80091be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091c0:	4b13      	ldr	r3, [pc, #76]	@ (8009210 <vTaskStartScheduler+0xdc>)
 80091c2:	2200      	movs	r2, #0
 80091c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091c6:	f001 f90b 	bl	800a3e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091ca:	e00f      	b.n	80091ec <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091d2:	d10b      	bne.n	80091ec <vTaskStartScheduler+0xb8>
	__asm volatile
 80091d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d8:	f383 8811 	msr	BASEPRI, r3
 80091dc:	f3bf 8f6f 	isb	sy
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	60fb      	str	r3, [r7, #12]
}
 80091e6:	bf00      	nop
 80091e8:	bf00      	nop
 80091ea:	e7fd      	b.n	80091e8 <vTaskStartScheduler+0xb4>
}
 80091ec:	bf00      	nop
 80091ee:	3718      	adds	r7, #24
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	0801f400 	.word	0x0801f400
 80091f8:	08009895 	.word	0x08009895
 80091fc:	20008448 	.word	0x20008448
 8009200:	20007f50 	.word	0x20007f50
 8009204:	20002ec8 	.word	0x20002ec8
 8009208:	20008444 	.word	0x20008444
 800920c:	20008430 	.word	0x20008430
 8009210:	20008428 	.word	0x20008428

08009214 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009214:	b480      	push	{r7}
 8009216:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009218:	4b04      	ldr	r3, [pc, #16]	@ (800922c <vTaskSuspendAll+0x18>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3301      	adds	r3, #1
 800921e:	4a03      	ldr	r2, [pc, #12]	@ (800922c <vTaskSuspendAll+0x18>)
 8009220:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009222:	bf00      	nop
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	2000844c 	.word	0x2000844c

08009230 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b084      	sub	sp, #16
 8009234:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009236:	2300      	movs	r3, #0
 8009238:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800923a:	2300      	movs	r3, #0
 800923c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800923e:	4b42      	ldr	r3, [pc, #264]	@ (8009348 <xTaskResumeAll+0x118>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d10b      	bne.n	800925e <xTaskResumeAll+0x2e>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	603b      	str	r3, [r7, #0]
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	e7fd      	b.n	800925a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800925e:	f001 f963 	bl	800a528 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009262:	4b39      	ldr	r3, [pc, #228]	@ (8009348 <xTaskResumeAll+0x118>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	3b01      	subs	r3, #1
 8009268:	4a37      	ldr	r2, [pc, #220]	@ (8009348 <xTaskResumeAll+0x118>)
 800926a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800926c:	4b36      	ldr	r3, [pc, #216]	@ (8009348 <xTaskResumeAll+0x118>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d162      	bne.n	800933a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009274:	4b35      	ldr	r3, [pc, #212]	@ (800934c <xTaskResumeAll+0x11c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d05e      	beq.n	800933a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800927c:	e02f      	b.n	80092de <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800927e:	4b34      	ldr	r3, [pc, #208]	@ (8009350 <xTaskResumeAll+0x120>)
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3318      	adds	r3, #24
 800928a:	4618      	mov	r0, r3
 800928c:	f7ff f83a 	bl	8008304 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	3304      	adds	r3, #4
 8009294:	4618      	mov	r0, r3
 8009296:	f7ff f835 	bl	8008304 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800929e:	4b2d      	ldr	r3, [pc, #180]	@ (8009354 <xTaskResumeAll+0x124>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d903      	bls.n	80092ae <xTaskResumeAll+0x7e>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092aa:	4a2a      	ldr	r2, [pc, #168]	@ (8009354 <xTaskResumeAll+0x124>)
 80092ac:	6013      	str	r3, [r2, #0]
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092b2:	4613      	mov	r3, r2
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	4413      	add	r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	4a27      	ldr	r2, [pc, #156]	@ (8009358 <xTaskResumeAll+0x128>)
 80092bc:	441a      	add	r2, r3
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	3304      	adds	r3, #4
 80092c2:	4619      	mov	r1, r3
 80092c4:	4610      	mov	r0, r2
 80092c6:	f7fe ffc0 	bl	800824a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ce:	4b23      	ldr	r3, [pc, #140]	@ (800935c <xTaskResumeAll+0x12c>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d302      	bcc.n	80092de <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80092d8:	4b21      	ldr	r3, [pc, #132]	@ (8009360 <xTaskResumeAll+0x130>)
 80092da:	2201      	movs	r2, #1
 80092dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092de:	4b1c      	ldr	r3, [pc, #112]	@ (8009350 <xTaskResumeAll+0x120>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1cb      	bne.n	800927e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d001      	beq.n	80092f0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80092ec:	f000 fb8e 	bl	8009a0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80092f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009364 <xTaskResumeAll+0x134>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d010      	beq.n	800931e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80092fc:	f000 f846 	bl	800938c <xTaskIncrementTick>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d002      	beq.n	800930c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009306:	4b16      	ldr	r3, [pc, #88]	@ (8009360 <xTaskResumeAll+0x130>)
 8009308:	2201      	movs	r2, #1
 800930a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	3b01      	subs	r3, #1
 8009310:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1f1      	bne.n	80092fc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009318:	4b12      	ldr	r3, [pc, #72]	@ (8009364 <xTaskResumeAll+0x134>)
 800931a:	2200      	movs	r2, #0
 800931c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800931e:	4b10      	ldr	r3, [pc, #64]	@ (8009360 <xTaskResumeAll+0x130>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d009      	beq.n	800933a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009326:	2301      	movs	r3, #1
 8009328:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800932a:	4b0f      	ldr	r3, [pc, #60]	@ (8009368 <xTaskResumeAll+0x138>)
 800932c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009330:	601a      	str	r2, [r3, #0]
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800933a:	f001 f927 	bl	800a58c <vPortExitCritical>

	return xAlreadyYielded;
 800933e:	68bb      	ldr	r3, [r7, #8]
}
 8009340:	4618      	mov	r0, r3
 8009342:	3710      	adds	r7, #16
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	2000844c 	.word	0x2000844c
 800934c:	20008424 	.word	0x20008424
 8009350:	200083e4 	.word	0x200083e4
 8009354:	2000842c 	.word	0x2000842c
 8009358:	20007f54 	.word	0x20007f54
 800935c:	20007f50 	.word	0x20007f50
 8009360:	20008438 	.word	0x20008438
 8009364:	20008434 	.word	0x20008434
 8009368:	e000ed04 	.word	0xe000ed04

0800936c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009372:	4b05      	ldr	r3, [pc, #20]	@ (8009388 <xTaskGetTickCount+0x1c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009378:	687b      	ldr	r3, [r7, #4]
}
 800937a:	4618      	mov	r0, r3
 800937c:	370c      	adds	r7, #12
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	20008428 	.word	0x20008428

0800938c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b086      	sub	sp, #24
 8009390:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009392:	2300      	movs	r3, #0
 8009394:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009396:	4b4f      	ldr	r3, [pc, #316]	@ (80094d4 <xTaskIncrementTick+0x148>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	f040 8090 	bne.w	80094c0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093a0:	4b4d      	ldr	r3, [pc, #308]	@ (80094d8 <xTaskIncrementTick+0x14c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3301      	adds	r3, #1
 80093a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093a8:	4a4b      	ldr	r2, [pc, #300]	@ (80094d8 <xTaskIncrementTick+0x14c>)
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d121      	bne.n	80093f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093b4:	4b49      	ldr	r3, [pc, #292]	@ (80094dc <xTaskIncrementTick+0x150>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00b      	beq.n	80093d6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80093be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	603b      	str	r3, [r7, #0]
}
 80093d0:	bf00      	nop
 80093d2:	bf00      	nop
 80093d4:	e7fd      	b.n	80093d2 <xTaskIncrementTick+0x46>
 80093d6:	4b41      	ldr	r3, [pc, #260]	@ (80094dc <xTaskIncrementTick+0x150>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	60fb      	str	r3, [r7, #12]
 80093dc:	4b40      	ldr	r3, [pc, #256]	@ (80094e0 <xTaskIncrementTick+0x154>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a3e      	ldr	r2, [pc, #248]	@ (80094dc <xTaskIncrementTick+0x150>)
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	4a3e      	ldr	r2, [pc, #248]	@ (80094e0 <xTaskIncrementTick+0x154>)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6013      	str	r3, [r2, #0]
 80093ea:	4b3e      	ldr	r3, [pc, #248]	@ (80094e4 <xTaskIncrementTick+0x158>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	3301      	adds	r3, #1
 80093f0:	4a3c      	ldr	r2, [pc, #240]	@ (80094e4 <xTaskIncrementTick+0x158>)
 80093f2:	6013      	str	r3, [r2, #0]
 80093f4:	f000 fb0a 	bl	8009a0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80093f8:	4b3b      	ldr	r3, [pc, #236]	@ (80094e8 <xTaskIncrementTick+0x15c>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d349      	bcc.n	8009496 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009402:	4b36      	ldr	r3, [pc, #216]	@ (80094dc <xTaskIncrementTick+0x150>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d104      	bne.n	8009416 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800940c:	4b36      	ldr	r3, [pc, #216]	@ (80094e8 <xTaskIncrementTick+0x15c>)
 800940e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009412:	601a      	str	r2, [r3, #0]
					break;
 8009414:	e03f      	b.n	8009496 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009416:	4b31      	ldr	r3, [pc, #196]	@ (80094dc <xTaskIncrementTick+0x150>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	68db      	ldr	r3, [r3, #12]
 800941e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009426:	693a      	ldr	r2, [r7, #16]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	429a      	cmp	r2, r3
 800942c:	d203      	bcs.n	8009436 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800942e:	4a2e      	ldr	r2, [pc, #184]	@ (80094e8 <xTaskIncrementTick+0x15c>)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009434:	e02f      	b.n	8009496 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	3304      	adds	r3, #4
 800943a:	4618      	mov	r0, r3
 800943c:	f7fe ff62 	bl	8008304 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009444:	2b00      	cmp	r3, #0
 8009446:	d004      	beq.n	8009452 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	3318      	adds	r3, #24
 800944c:	4618      	mov	r0, r3
 800944e:	f7fe ff59 	bl	8008304 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009456:	4b25      	ldr	r3, [pc, #148]	@ (80094ec <xTaskIncrementTick+0x160>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d903      	bls.n	8009466 <xTaskIncrementTick+0xda>
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009462:	4a22      	ldr	r2, [pc, #136]	@ (80094ec <xTaskIncrementTick+0x160>)
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800946a:	4613      	mov	r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	4413      	add	r3, r2
 8009470:	009b      	lsls	r3, r3, #2
 8009472:	4a1f      	ldr	r2, [pc, #124]	@ (80094f0 <xTaskIncrementTick+0x164>)
 8009474:	441a      	add	r2, r3
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	3304      	adds	r3, #4
 800947a:	4619      	mov	r1, r3
 800947c:	4610      	mov	r0, r2
 800947e:	f7fe fee4 	bl	800824a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009486:	4b1b      	ldr	r3, [pc, #108]	@ (80094f4 <xTaskIncrementTick+0x168>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800948c:	429a      	cmp	r2, r3
 800948e:	d3b8      	bcc.n	8009402 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009490:	2301      	movs	r3, #1
 8009492:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009494:	e7b5      	b.n	8009402 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009496:	4b17      	ldr	r3, [pc, #92]	@ (80094f4 <xTaskIncrementTick+0x168>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800949c:	4914      	ldr	r1, [pc, #80]	@ (80094f0 <xTaskIncrementTick+0x164>)
 800949e:	4613      	mov	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4413      	add	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d901      	bls.n	80094b2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80094ae:	2301      	movs	r3, #1
 80094b0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094b2:	4b11      	ldr	r3, [pc, #68]	@ (80094f8 <xTaskIncrementTick+0x16c>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d007      	beq.n	80094ca <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80094ba:	2301      	movs	r3, #1
 80094bc:	617b      	str	r3, [r7, #20]
 80094be:	e004      	b.n	80094ca <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094c0:	4b0e      	ldr	r3, [pc, #56]	@ (80094fc <xTaskIncrementTick+0x170>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	3301      	adds	r3, #1
 80094c6:	4a0d      	ldr	r2, [pc, #52]	@ (80094fc <xTaskIncrementTick+0x170>)
 80094c8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094ca:	697b      	ldr	r3, [r7, #20]
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3718      	adds	r7, #24
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}
 80094d4:	2000844c 	.word	0x2000844c
 80094d8:	20008428 	.word	0x20008428
 80094dc:	200083dc 	.word	0x200083dc
 80094e0:	200083e0 	.word	0x200083e0
 80094e4:	2000843c 	.word	0x2000843c
 80094e8:	20008444 	.word	0x20008444
 80094ec:	2000842c 	.word	0x2000842c
 80094f0:	20007f54 	.word	0x20007f54
 80094f4:	20007f50 	.word	0x20007f50
 80094f8:	20008438 	.word	0x20008438
 80094fc:	20008434 	.word	0x20008434

08009500 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009506:	4b2b      	ldr	r3, [pc, #172]	@ (80095b4 <vTaskSwitchContext+0xb4>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d003      	beq.n	8009516 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800950e:	4b2a      	ldr	r3, [pc, #168]	@ (80095b8 <vTaskSwitchContext+0xb8>)
 8009510:	2201      	movs	r2, #1
 8009512:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009514:	e047      	b.n	80095a6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009516:	4b28      	ldr	r3, [pc, #160]	@ (80095b8 <vTaskSwitchContext+0xb8>)
 8009518:	2200      	movs	r2, #0
 800951a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800951c:	4b27      	ldr	r3, [pc, #156]	@ (80095bc <vTaskSwitchContext+0xbc>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	60fb      	str	r3, [r7, #12]
 8009522:	e011      	b.n	8009548 <vTaskSwitchContext+0x48>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d10b      	bne.n	8009542 <vTaskSwitchContext+0x42>
	__asm volatile
 800952a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952e:	f383 8811 	msr	BASEPRI, r3
 8009532:	f3bf 8f6f 	isb	sy
 8009536:	f3bf 8f4f 	dsb	sy
 800953a:	607b      	str	r3, [r7, #4]
}
 800953c:	bf00      	nop
 800953e:	bf00      	nop
 8009540:	e7fd      	b.n	800953e <vTaskSwitchContext+0x3e>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3b01      	subs	r3, #1
 8009546:	60fb      	str	r3, [r7, #12]
 8009548:	491d      	ldr	r1, [pc, #116]	@ (80095c0 <vTaskSwitchContext+0xc0>)
 800954a:	68fa      	ldr	r2, [r7, #12]
 800954c:	4613      	mov	r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	440b      	add	r3, r1
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d0e3      	beq.n	8009524 <vTaskSwitchContext+0x24>
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4a16      	ldr	r2, [pc, #88]	@ (80095c0 <vTaskSwitchContext+0xc0>)
 8009568:	4413      	add	r3, r2
 800956a:	60bb      	str	r3, [r7, #8]
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	605a      	str	r2, [r3, #4]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	685a      	ldr	r2, [r3, #4]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	3308      	adds	r3, #8
 800957e:	429a      	cmp	r2, r3
 8009580:	d104      	bne.n	800958c <vTaskSwitchContext+0x8c>
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	605a      	str	r2, [r3, #4]
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	4a0c      	ldr	r2, [pc, #48]	@ (80095c4 <vTaskSwitchContext+0xc4>)
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	4a09      	ldr	r2, [pc, #36]	@ (80095bc <vTaskSwitchContext+0xbc>)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800959c:	4b09      	ldr	r3, [pc, #36]	@ (80095c4 <vTaskSwitchContext+0xc4>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	3354      	adds	r3, #84	@ 0x54
 80095a2:	4a09      	ldr	r2, [pc, #36]	@ (80095c8 <vTaskSwitchContext+0xc8>)
 80095a4:	6013      	str	r3, [r2, #0]
}
 80095a6:	bf00      	nop
 80095a8:	3714      	adds	r7, #20
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	2000844c 	.word	0x2000844c
 80095b8:	20008438 	.word	0x20008438
 80095bc:	2000842c 	.word	0x2000842c
 80095c0:	20007f54 	.word	0x20007f54
 80095c4:	20007f50 	.word	0x20007f50
 80095c8:	20002ec8 	.word	0x20002ec8

080095cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d10b      	bne.n	80095f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80095dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095e0:	f383 8811 	msr	BASEPRI, r3
 80095e4:	f3bf 8f6f 	isb	sy
 80095e8:	f3bf 8f4f 	dsb	sy
 80095ec:	60fb      	str	r3, [r7, #12]
}
 80095ee:	bf00      	nop
 80095f0:	bf00      	nop
 80095f2:	e7fd      	b.n	80095f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80095f4:	4b07      	ldr	r3, [pc, #28]	@ (8009614 <vTaskPlaceOnEventList+0x48>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	3318      	adds	r3, #24
 80095fa:	4619      	mov	r1, r3
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f7fe fe48 	bl	8008292 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009602:	2101      	movs	r1, #1
 8009604:	6838      	ldr	r0, [r7, #0]
 8009606:	f000 faaf 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
}
 800960a:	bf00      	nop
 800960c:	3710      	adds	r7, #16
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop
 8009614:	20007f50 	.word	0x20007f50

08009618 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009618:	b580      	push	{r7, lr}
 800961a:	b086      	sub	sp, #24
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d10b      	bne.n	8009642 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800962a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800962e:	f383 8811 	msr	BASEPRI, r3
 8009632:	f3bf 8f6f 	isb	sy
 8009636:	f3bf 8f4f 	dsb	sy
 800963a:	617b      	str	r3, [r7, #20]
}
 800963c:	bf00      	nop
 800963e:	bf00      	nop
 8009640:	e7fd      	b.n	800963e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009642:	4b0a      	ldr	r3, [pc, #40]	@ (800966c <vTaskPlaceOnEventListRestricted+0x54>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	3318      	adds	r3, #24
 8009648:	4619      	mov	r1, r3
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f7fe fdfd 	bl	800824a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d002      	beq.n	800965c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009656:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800965a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800965c:	6879      	ldr	r1, [r7, #4]
 800965e:	68b8      	ldr	r0, [r7, #8]
 8009660:	f000 fa82 	bl	8009b68 <prvAddCurrentTaskToDelayedList>
	}
 8009664:	bf00      	nop
 8009666:	3718      	adds	r7, #24
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}
 800966c:	20007f50 	.word	0x20007f50

08009670 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b086      	sub	sp, #24
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10b      	bne.n	800969e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968a:	f383 8811 	msr	BASEPRI, r3
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	60fb      	str	r3, [r7, #12]
}
 8009698:	bf00      	nop
 800969a:	bf00      	nop
 800969c:	e7fd      	b.n	800969a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	3318      	adds	r3, #24
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7fe fe2e 	bl	8008304 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009720 <xTaskRemoveFromEventList+0xb0>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d11d      	bne.n	80096ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	3304      	adds	r3, #4
 80096b4:	4618      	mov	r0, r3
 80096b6:	f7fe fe25 	bl	8008304 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096be:	4b19      	ldr	r3, [pc, #100]	@ (8009724 <xTaskRemoveFromEventList+0xb4>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d903      	bls.n	80096ce <xTaskRemoveFromEventList+0x5e>
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ca:	4a16      	ldr	r2, [pc, #88]	@ (8009724 <xTaskRemoveFromEventList+0xb4>)
 80096cc:	6013      	str	r3, [r2, #0]
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d2:	4613      	mov	r3, r2
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	4413      	add	r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4a13      	ldr	r2, [pc, #76]	@ (8009728 <xTaskRemoveFromEventList+0xb8>)
 80096dc:	441a      	add	r2, r3
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	3304      	adds	r3, #4
 80096e2:	4619      	mov	r1, r3
 80096e4:	4610      	mov	r0, r2
 80096e6:	f7fe fdb0 	bl	800824a <vListInsertEnd>
 80096ea:	e005      	b.n	80096f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	3318      	adds	r3, #24
 80096f0:	4619      	mov	r1, r3
 80096f2:	480e      	ldr	r0, [pc, #56]	@ (800972c <xTaskRemoveFromEventList+0xbc>)
 80096f4:	f7fe fda9 	bl	800824a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009730 <xTaskRemoveFromEventList+0xc0>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	429a      	cmp	r2, r3
 8009704:	d905      	bls.n	8009712 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009706:	2301      	movs	r3, #1
 8009708:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800970a:	4b0a      	ldr	r3, [pc, #40]	@ (8009734 <xTaskRemoveFromEventList+0xc4>)
 800970c:	2201      	movs	r2, #1
 800970e:	601a      	str	r2, [r3, #0]
 8009710:	e001      	b.n	8009716 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009712:	2300      	movs	r3, #0
 8009714:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009716:	697b      	ldr	r3, [r7, #20]
}
 8009718:	4618      	mov	r0, r3
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}
 8009720:	2000844c 	.word	0x2000844c
 8009724:	2000842c 	.word	0x2000842c
 8009728:	20007f54 	.word	0x20007f54
 800972c:	200083e4 	.word	0x200083e4
 8009730:	20007f50 	.word	0x20007f50
 8009734:	20008438 	.word	0x20008438

08009738 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10b      	bne.n	800975e <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	60fb      	str	r3, [r7, #12]
}
 8009758:	bf00      	nop
 800975a:	bf00      	nop
 800975c:	e7fd      	b.n	800975a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800975e:	f000 fee3 	bl	800a528 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009762:	4b07      	ldr	r3, [pc, #28]	@ (8009780 <vTaskSetTimeOutState+0x48>)
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800976a:	4b06      	ldr	r3, [pc, #24]	@ (8009784 <vTaskSetTimeOutState+0x4c>)
 800976c:	681a      	ldr	r2, [r3, #0]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009772:	f000 ff0b 	bl	800a58c <vPortExitCritical>
}
 8009776:	bf00      	nop
 8009778:	3710      	adds	r7, #16
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	2000843c 	.word	0x2000843c
 8009784:	20008428 	.word	0x20008428

08009788 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009788:	b480      	push	{r7}
 800978a:	b083      	sub	sp, #12
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009790:	4b06      	ldr	r3, [pc, #24]	@ (80097ac <vTaskInternalSetTimeOutState+0x24>)
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009798:	4b05      	ldr	r3, [pc, #20]	@ (80097b0 <vTaskInternalSetTimeOutState+0x28>)
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	605a      	str	r2, [r3, #4]
}
 80097a0:	bf00      	nop
 80097a2:	370c      	adds	r7, #12
 80097a4:	46bd      	mov	sp, r7
 80097a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097aa:	4770      	bx	lr
 80097ac:	2000843c 	.word	0x2000843c
 80097b0:	20008428 	.word	0x20008428

080097b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b088      	sub	sp, #32
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d10b      	bne.n	80097dc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80097c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	613b      	str	r3, [r7, #16]
}
 80097d6:	bf00      	nop
 80097d8:	bf00      	nop
 80097da:	e7fd      	b.n	80097d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d10b      	bne.n	80097fa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80097e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e6:	f383 8811 	msr	BASEPRI, r3
 80097ea:	f3bf 8f6f 	isb	sy
 80097ee:	f3bf 8f4f 	dsb	sy
 80097f2:	60fb      	str	r3, [r7, #12]
}
 80097f4:	bf00      	nop
 80097f6:	bf00      	nop
 80097f8:	e7fd      	b.n	80097f6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80097fa:	f000 fe95 	bl	800a528 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80097fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009874 <xTaskCheckForTimeOut+0xc0>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	69ba      	ldr	r2, [r7, #24]
 800980a:	1ad3      	subs	r3, r2, r3
 800980c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009816:	d102      	bne.n	800981e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009818:	2300      	movs	r3, #0
 800981a:	61fb      	str	r3, [r7, #28]
 800981c:	e023      	b.n	8009866 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	4b15      	ldr	r3, [pc, #84]	@ (8009878 <xTaskCheckForTimeOut+0xc4>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	429a      	cmp	r2, r3
 8009828:	d007      	beq.n	800983a <xTaskCheckForTimeOut+0x86>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	69ba      	ldr	r2, [r7, #24]
 8009830:	429a      	cmp	r2, r3
 8009832:	d302      	bcc.n	800983a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009834:	2301      	movs	r3, #1
 8009836:	61fb      	str	r3, [r7, #28]
 8009838:	e015      	b.n	8009866 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	429a      	cmp	r2, r3
 8009842:	d20b      	bcs.n	800985c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	1ad2      	subs	r2, r2, r3
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f7ff ff99 	bl	8009788 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009856:	2300      	movs	r3, #0
 8009858:	61fb      	str	r3, [r7, #28]
 800985a:	e004      	b.n	8009866 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	2200      	movs	r2, #0
 8009860:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009862:	2301      	movs	r3, #1
 8009864:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009866:	f000 fe91 	bl	800a58c <vPortExitCritical>

	return xReturn;
 800986a:	69fb      	ldr	r3, [r7, #28]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3720      	adds	r7, #32
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	20008428 	.word	0x20008428
 8009878:	2000843c 	.word	0x2000843c

0800987c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800987c:	b480      	push	{r7}
 800987e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009880:	4b03      	ldr	r3, [pc, #12]	@ (8009890 <vTaskMissedYield+0x14>)
 8009882:	2201      	movs	r2, #1
 8009884:	601a      	str	r2, [r3, #0]
}
 8009886:	bf00      	nop
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr
 8009890:	20008438 	.word	0x20008438

08009894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800989c:	f000 f852 	bl	8009944 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80098a0:	4b06      	ldr	r3, [pc, #24]	@ (80098bc <prvIdleTask+0x28>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d9f9      	bls.n	800989c <prvIdleTask+0x8>
			{
				taskYIELD();
 80098a8:	4b05      	ldr	r3, [pc, #20]	@ (80098c0 <prvIdleTask+0x2c>)
 80098aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80098b8:	e7f0      	b.n	800989c <prvIdleTask+0x8>
 80098ba:	bf00      	nop
 80098bc:	20007f54 	.word	0x20007f54
 80098c0:	e000ed04 	.word	0xe000ed04

080098c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098ca:	2300      	movs	r3, #0
 80098cc:	607b      	str	r3, [r7, #4]
 80098ce:	e00c      	b.n	80098ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80098d0:	687a      	ldr	r2, [r7, #4]
 80098d2:	4613      	mov	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	4a12      	ldr	r2, [pc, #72]	@ (8009924 <prvInitialiseTaskLists+0x60>)
 80098dc:	4413      	add	r3, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fe fc86 	bl	80081f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	3301      	adds	r3, #1
 80098e8:	607b      	str	r3, [r7, #4]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b37      	cmp	r3, #55	@ 0x37
 80098ee:	d9ef      	bls.n	80098d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098f0:	480d      	ldr	r0, [pc, #52]	@ (8009928 <prvInitialiseTaskLists+0x64>)
 80098f2:	f7fe fc7d 	bl	80081f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098f6:	480d      	ldr	r0, [pc, #52]	@ (800992c <prvInitialiseTaskLists+0x68>)
 80098f8:	f7fe fc7a 	bl	80081f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80098fc:	480c      	ldr	r0, [pc, #48]	@ (8009930 <prvInitialiseTaskLists+0x6c>)
 80098fe:	f7fe fc77 	bl	80081f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009902:	480c      	ldr	r0, [pc, #48]	@ (8009934 <prvInitialiseTaskLists+0x70>)
 8009904:	f7fe fc74 	bl	80081f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009908:	480b      	ldr	r0, [pc, #44]	@ (8009938 <prvInitialiseTaskLists+0x74>)
 800990a:	f7fe fc71 	bl	80081f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800990e:	4b0b      	ldr	r3, [pc, #44]	@ (800993c <prvInitialiseTaskLists+0x78>)
 8009910:	4a05      	ldr	r2, [pc, #20]	@ (8009928 <prvInitialiseTaskLists+0x64>)
 8009912:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009914:	4b0a      	ldr	r3, [pc, #40]	@ (8009940 <prvInitialiseTaskLists+0x7c>)
 8009916:	4a05      	ldr	r2, [pc, #20]	@ (800992c <prvInitialiseTaskLists+0x68>)
 8009918:	601a      	str	r2, [r3, #0]
}
 800991a:	bf00      	nop
 800991c:	3708      	adds	r7, #8
 800991e:	46bd      	mov	sp, r7
 8009920:	bd80      	pop	{r7, pc}
 8009922:	bf00      	nop
 8009924:	20007f54 	.word	0x20007f54
 8009928:	200083b4 	.word	0x200083b4
 800992c:	200083c8 	.word	0x200083c8
 8009930:	200083e4 	.word	0x200083e4
 8009934:	200083f8 	.word	0x200083f8
 8009938:	20008410 	.word	0x20008410
 800993c:	200083dc 	.word	0x200083dc
 8009940:	200083e0 	.word	0x200083e0

08009944 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800994a:	e019      	b.n	8009980 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800994c:	f000 fdec 	bl	800a528 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009950:	4b10      	ldr	r3, [pc, #64]	@ (8009994 <prvCheckTasksWaitingTermination+0x50>)
 8009952:	68db      	ldr	r3, [r3, #12]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	3304      	adds	r3, #4
 800995c:	4618      	mov	r0, r3
 800995e:	f7fe fcd1 	bl	8008304 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009962:	4b0d      	ldr	r3, [pc, #52]	@ (8009998 <prvCheckTasksWaitingTermination+0x54>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3b01      	subs	r3, #1
 8009968:	4a0b      	ldr	r2, [pc, #44]	@ (8009998 <prvCheckTasksWaitingTermination+0x54>)
 800996a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800996c:	4b0b      	ldr	r3, [pc, #44]	@ (800999c <prvCheckTasksWaitingTermination+0x58>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	3b01      	subs	r3, #1
 8009972:	4a0a      	ldr	r2, [pc, #40]	@ (800999c <prvCheckTasksWaitingTermination+0x58>)
 8009974:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009976:	f000 fe09 	bl	800a58c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 f810 	bl	80099a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009980:	4b06      	ldr	r3, [pc, #24]	@ (800999c <prvCheckTasksWaitingTermination+0x58>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e1      	bne.n	800994c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	200083f8 	.word	0x200083f8
 8009998:	20008424 	.word	0x20008424
 800999c:	2000840c 	.word	0x2000840c

080099a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	3354      	adds	r3, #84	@ 0x54
 80099ac:	4618      	mov	r0, r3
 80099ae:	f013 f9bf 	bl	801cd30 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d108      	bne.n	80099ce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c0:	4618      	mov	r0, r3
 80099c2:	f000 ffa1 	bl	800a908 <vPortFree>
				vPortFree( pxTCB );
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 ff9e 	bl	800a908 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80099cc:	e019      	b.n	8009a02 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d103      	bne.n	80099e0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 ff95 	bl	800a908 <vPortFree>
	}
 80099de:	e010      	b.n	8009a02 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	d00b      	beq.n	8009a02 <prvDeleteTCB+0x62>
	__asm volatile
 80099ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ee:	f383 8811 	msr	BASEPRI, r3
 80099f2:	f3bf 8f6f 	isb	sy
 80099f6:	f3bf 8f4f 	dsb	sy
 80099fa:	60fb      	str	r3, [r7, #12]
}
 80099fc:	bf00      	nop
 80099fe:	bf00      	nop
 8009a00:	e7fd      	b.n	80099fe <prvDeleteTCB+0x5e>
	}
 8009a02:	bf00      	nop
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}
	...

08009a0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a12:	4b0c      	ldr	r3, [pc, #48]	@ (8009a44 <prvResetNextTaskUnblockTime+0x38>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d104      	bne.n	8009a26 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a48 <prvResetNextTaskUnblockTime+0x3c>)
 8009a1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a22:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009a24:	e008      	b.n	8009a38 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a26:	4b07      	ldr	r3, [pc, #28]	@ (8009a44 <prvResetNextTaskUnblockTime+0x38>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	4a04      	ldr	r2, [pc, #16]	@ (8009a48 <prvResetNextTaskUnblockTime+0x3c>)
 8009a36:	6013      	str	r3, [r2, #0]
}
 8009a38:	bf00      	nop
 8009a3a:	370c      	adds	r7, #12
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr
 8009a44:	200083dc 	.word	0x200083dc
 8009a48:	20008444 	.word	0x20008444

08009a4c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a52:	4b0b      	ldr	r3, [pc, #44]	@ (8009a80 <xTaskGetSchedulerState+0x34>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d102      	bne.n	8009a60 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	607b      	str	r3, [r7, #4]
 8009a5e:	e008      	b.n	8009a72 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a60:	4b08      	ldr	r3, [pc, #32]	@ (8009a84 <xTaskGetSchedulerState+0x38>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d102      	bne.n	8009a6e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a68:	2302      	movs	r3, #2
 8009a6a:	607b      	str	r3, [r7, #4]
 8009a6c:	e001      	b.n	8009a72 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a72:	687b      	ldr	r3, [r7, #4]
	}
 8009a74:	4618      	mov	r0, r3
 8009a76:	370c      	adds	r7, #12
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr
 8009a80:	20008430 	.word	0x20008430
 8009a84:	2000844c 	.word	0x2000844c

08009a88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b086      	sub	sp, #24
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a94:	2300      	movs	r3, #0
 8009a96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d058      	beq.n	8009b50 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8009b5c <xTaskPriorityDisinherit+0xd4>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	693a      	ldr	r2, [r7, #16]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d00b      	beq.n	8009ac0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aac:	f383 8811 	msr	BASEPRI, r3
 8009ab0:	f3bf 8f6f 	isb	sy
 8009ab4:	f3bf 8f4f 	dsb	sy
 8009ab8:	60fb      	str	r3, [r7, #12]
}
 8009aba:	bf00      	nop
 8009abc:	bf00      	nop
 8009abe:	e7fd      	b.n	8009abc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10b      	bne.n	8009ae0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009acc:	f383 8811 	msr	BASEPRI, r3
 8009ad0:	f3bf 8f6f 	isb	sy
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	60bb      	str	r3, [r7, #8]
}
 8009ada:	bf00      	nop
 8009adc:	bf00      	nop
 8009ade:	e7fd      	b.n	8009adc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ae4:	1e5a      	subs	r2, r3, #1
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d02c      	beq.n	8009b50 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d128      	bne.n	8009b50 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	3304      	adds	r3, #4
 8009b02:	4618      	mov	r0, r3
 8009b04:	f7fe fbfe 	bl	8008304 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b20:	4b0f      	ldr	r3, [pc, #60]	@ (8009b60 <xTaskPriorityDisinherit+0xd8>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d903      	bls.n	8009b30 <xTaskPriorityDisinherit+0xa8>
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8009b60 <xTaskPriorityDisinherit+0xd8>)
 8009b2e:	6013      	str	r3, [r2, #0]
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b34:	4613      	mov	r3, r2
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	4a09      	ldr	r2, [pc, #36]	@ (8009b64 <xTaskPriorityDisinherit+0xdc>)
 8009b3e:	441a      	add	r2, r3
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	3304      	adds	r3, #4
 8009b44:	4619      	mov	r1, r3
 8009b46:	4610      	mov	r0, r2
 8009b48:	f7fe fb7f 	bl	800824a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b50:	697b      	ldr	r3, [r7, #20]
	}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3718      	adds	r7, #24
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	20007f50 	.word	0x20007f50
 8009b60:	2000842c 	.word	0x2000842c
 8009b64:	20007f54 	.word	0x20007f54

08009b68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b72:	4b21      	ldr	r3, [pc, #132]	@ (8009bf8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b78:	4b20      	ldr	r3, [pc, #128]	@ (8009bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	3304      	adds	r3, #4
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7fe fbc0 	bl	8008304 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b8a:	d10a      	bne.n	8009ba2 <prvAddCurrentTaskToDelayedList+0x3a>
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d007      	beq.n	8009ba2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b92:	4b1a      	ldr	r3, [pc, #104]	@ (8009bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3304      	adds	r3, #4
 8009b98:	4619      	mov	r1, r3
 8009b9a:	4819      	ldr	r0, [pc, #100]	@ (8009c00 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b9c:	f7fe fb55 	bl	800824a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ba0:	e026      	b.n	8009bf0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009ba2:	68fa      	ldr	r2, [r7, #12]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	4413      	add	r3, r2
 8009ba8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009baa:	4b14      	ldr	r3, [pc, #80]	@ (8009bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68ba      	ldr	r2, [r7, #8]
 8009bb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d209      	bcs.n	8009bce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bba:	4b12      	ldr	r3, [pc, #72]	@ (8009c04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8009bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3304      	adds	r3, #4
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	4610      	mov	r0, r2
 8009bc8:	f7fe fb63 	bl	8008292 <vListInsert>
}
 8009bcc:	e010      	b.n	8009bf0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bce:	4b0e      	ldr	r3, [pc, #56]	@ (8009c08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8009bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	3304      	adds	r3, #4
 8009bd8:	4619      	mov	r1, r3
 8009bda:	4610      	mov	r0, r2
 8009bdc:	f7fe fb59 	bl	8008292 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009be0:	4b0a      	ldr	r3, [pc, #40]	@ (8009c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d202      	bcs.n	8009bf0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bea:	4a08      	ldr	r2, [pc, #32]	@ (8009c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	6013      	str	r3, [r2, #0]
}
 8009bf0:	bf00      	nop
 8009bf2:	3710      	adds	r7, #16
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	20008428 	.word	0x20008428
 8009bfc:	20007f50 	.word	0x20007f50
 8009c00:	20008410 	.word	0x20008410
 8009c04:	200083e0 	.word	0x200083e0
 8009c08:	200083dc 	.word	0x200083dc
 8009c0c:	20008444 	.word	0x20008444

08009c10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b08a      	sub	sp, #40	@ 0x28
 8009c14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009c16:	2300      	movs	r3, #0
 8009c18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c1a:	f000 fb13 	bl	800a244 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8009c94 <xTimerCreateTimerTask+0x84>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d021      	beq.n	8009c6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c26:	2300      	movs	r3, #0
 8009c28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c2e:	1d3a      	adds	r2, r7, #4
 8009c30:	f107 0108 	add.w	r1, r7, #8
 8009c34:	f107 030c 	add.w	r3, r7, #12
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f7fe fabf 	bl	80081bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c3e:	6879      	ldr	r1, [r7, #4]
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	68fa      	ldr	r2, [r7, #12]
 8009c44:	9202      	str	r2, [sp, #8]
 8009c46:	9301      	str	r3, [sp, #4]
 8009c48:	2302      	movs	r3, #2
 8009c4a:	9300      	str	r3, [sp, #0]
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	460a      	mov	r2, r1
 8009c50:	4911      	ldr	r1, [pc, #68]	@ (8009c98 <xTimerCreateTimerTask+0x88>)
 8009c52:	4812      	ldr	r0, [pc, #72]	@ (8009c9c <xTimerCreateTimerTask+0x8c>)
 8009c54:	f7ff f87a 	bl	8008d4c <xTaskCreateStatic>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	4a11      	ldr	r2, [pc, #68]	@ (8009ca0 <xTimerCreateTimerTask+0x90>)
 8009c5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c5e:	4b10      	ldr	r3, [pc, #64]	@ (8009ca0 <xTimerCreateTimerTask+0x90>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d001      	beq.n	8009c6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c66:	2301      	movs	r3, #1
 8009c68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d10b      	bne.n	8009c88 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c74:	f383 8811 	msr	BASEPRI, r3
 8009c78:	f3bf 8f6f 	isb	sy
 8009c7c:	f3bf 8f4f 	dsb	sy
 8009c80:	613b      	str	r3, [r7, #16]
}
 8009c82:	bf00      	nop
 8009c84:	bf00      	nop
 8009c86:	e7fd      	b.n	8009c84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c88:	697b      	ldr	r3, [r7, #20]
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3718      	adds	r7, #24
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	20008480 	.word	0x20008480
 8009c98:	0801f408 	.word	0x0801f408
 8009c9c:	08009ddd 	.word	0x08009ddd
 8009ca0:	20008484 	.word	0x20008484

08009ca4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b08a      	sub	sp, #40	@ 0x28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]
 8009cb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10b      	bne.n	8009cd4 <xTimerGenericCommand+0x30>
	__asm volatile
 8009cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc0:	f383 8811 	msr	BASEPRI, r3
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	f3bf 8f4f 	dsb	sy
 8009ccc:	623b      	str	r3, [r7, #32]
}
 8009cce:	bf00      	nop
 8009cd0:	bf00      	nop
 8009cd2:	e7fd      	b.n	8009cd0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009cd4:	4b19      	ldr	r3, [pc, #100]	@ (8009d3c <xTimerGenericCommand+0x98>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d02a      	beq.n	8009d32 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	2b05      	cmp	r3, #5
 8009cec:	dc18      	bgt.n	8009d20 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cee:	f7ff fead 	bl	8009a4c <xTaskGetSchedulerState>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	2b02      	cmp	r3, #2
 8009cf6:	d109      	bne.n	8009d0c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cf8:	4b10      	ldr	r3, [pc, #64]	@ (8009d3c <xTimerGenericCommand+0x98>)
 8009cfa:	6818      	ldr	r0, [r3, #0]
 8009cfc:	f107 0110 	add.w	r1, r7, #16
 8009d00:	2300      	movs	r3, #0
 8009d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d04:	f7fe fc32 	bl	800856c <xQueueGenericSend>
 8009d08:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d0a:	e012      	b.n	8009d32 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8009d3c <xTimerGenericCommand+0x98>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	f107 0110 	add.w	r1, r7, #16
 8009d14:	2300      	movs	r3, #0
 8009d16:	2200      	movs	r2, #0
 8009d18:	f7fe fc28 	bl	800856c <xQueueGenericSend>
 8009d1c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d1e:	e008      	b.n	8009d32 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d20:	4b06      	ldr	r3, [pc, #24]	@ (8009d3c <xTimerGenericCommand+0x98>)
 8009d22:	6818      	ldr	r0, [r3, #0]
 8009d24:	f107 0110 	add.w	r1, r7, #16
 8009d28:	2300      	movs	r3, #0
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	f7fe fd20 	bl	8008770 <xQueueGenericSendFromISR>
 8009d30:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3728      	adds	r7, #40	@ 0x28
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}
 8009d3c:	20008480 	.word	0x20008480

08009d40 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b088      	sub	sp, #32
 8009d44:	af02      	add	r7, sp, #8
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d4a:	4b23      	ldr	r3, [pc, #140]	@ (8009dd8 <prvProcessExpiredTimer+0x98>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	3304      	adds	r3, #4
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7fe fad3 	bl	8008304 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d64:	f003 0304 	and.w	r3, r3, #4
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d023      	beq.n	8009db4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	699a      	ldr	r2, [r3, #24]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	18d1      	adds	r1, r2, r3
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	6978      	ldr	r0, [r7, #20]
 8009d7a:	f000 f8d5 	bl	8009f28 <prvInsertTimerInActiveList>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d020      	beq.n	8009dc6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d84:	2300      	movs	r3, #0
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	2300      	movs	r3, #0
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	6978      	ldr	r0, [r7, #20]
 8009d90:	f7ff ff88 	bl	8009ca4 <xTimerGenericCommand>
 8009d94:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d114      	bne.n	8009dc6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da0:	f383 8811 	msr	BASEPRI, r3
 8009da4:	f3bf 8f6f 	isb	sy
 8009da8:	f3bf 8f4f 	dsb	sy
 8009dac:	60fb      	str	r3, [r7, #12]
}
 8009dae:	bf00      	nop
 8009db0:	bf00      	nop
 8009db2:	e7fd      	b.n	8009db0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dba:	f023 0301 	bic.w	r3, r3, #1
 8009dbe:	b2da      	uxtb	r2, r3
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	6978      	ldr	r0, [r7, #20]
 8009dcc:	4798      	blx	r3
}
 8009dce:	bf00      	nop
 8009dd0:	3718      	adds	r7, #24
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20008478 	.word	0x20008478

08009ddc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009de4:	f107 0308 	add.w	r3, r7, #8
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 f859 	bl	8009ea0 <prvGetNextExpireTime>
 8009dee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	4619      	mov	r1, r3
 8009df4:	68f8      	ldr	r0, [r7, #12]
 8009df6:	f000 f805 	bl	8009e04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009dfa:	f000 f8d7 	bl	8009fac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dfe:	bf00      	nop
 8009e00:	e7f0      	b.n	8009de4 <prvTimerTask+0x8>
	...

08009e04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009e0e:	f7ff fa01 	bl	8009214 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e12:	f107 0308 	add.w	r3, r7, #8
 8009e16:	4618      	mov	r0, r3
 8009e18:	f000 f866 	bl	8009ee8 <prvSampleTimeNow>
 8009e1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d130      	bne.n	8009e86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d10a      	bne.n	8009e40 <prvProcessTimerOrBlockTask+0x3c>
 8009e2a:	687a      	ldr	r2, [r7, #4]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d806      	bhi.n	8009e40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e32:	f7ff f9fd 	bl	8009230 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e36:	68f9      	ldr	r1, [r7, #12]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f7ff ff81 	bl	8009d40 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e3e:	e024      	b.n	8009e8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d008      	beq.n	8009e58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e46:	4b13      	ldr	r3, [pc, #76]	@ (8009e94 <prvProcessTimerOrBlockTask+0x90>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d101      	bne.n	8009e54 <prvProcessTimerOrBlockTask+0x50>
 8009e50:	2301      	movs	r3, #1
 8009e52:	e000      	b.n	8009e56 <prvProcessTimerOrBlockTask+0x52>
 8009e54:	2300      	movs	r3, #0
 8009e56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e58:	4b0f      	ldr	r3, [pc, #60]	@ (8009e98 <prvProcessTimerOrBlockTask+0x94>)
 8009e5a:	6818      	ldr	r0, [r3, #0]
 8009e5c:	687a      	ldr	r2, [r7, #4]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	1ad3      	subs	r3, r2, r3
 8009e62:	683a      	ldr	r2, [r7, #0]
 8009e64:	4619      	mov	r1, r3
 8009e66:	f7fe ff3d 	bl	8008ce4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e6a:	f7ff f9e1 	bl	8009230 <xTaskResumeAll>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10a      	bne.n	8009e8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e74:	4b09      	ldr	r3, [pc, #36]	@ (8009e9c <prvProcessTimerOrBlockTask+0x98>)
 8009e76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e7a:	601a      	str	r2, [r3, #0]
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	f3bf 8f6f 	isb	sy
}
 8009e84:	e001      	b.n	8009e8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e86:	f7ff f9d3 	bl	8009230 <xTaskResumeAll>
}
 8009e8a:	bf00      	nop
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	2000847c 	.word	0x2000847c
 8009e98:	20008480 	.word	0x20008480
 8009e9c:	e000ed04 	.word	0xe000ed04

08009ea0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ee4 <prvGetNextExpireTime+0x44>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d101      	bne.n	8009eb6 <prvGetNextExpireTime+0x16>
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	e000      	b.n	8009eb8 <prvGetNextExpireTime+0x18>
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d105      	bne.n	8009ed0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ec4:	4b07      	ldr	r3, [pc, #28]	@ (8009ee4 <prvGetNextExpireTime+0x44>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	60fb      	str	r3, [r7, #12]
 8009ece:	e001      	b.n	8009ed4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop
 8009ee4:	20008478 	.word	0x20008478

08009ee8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ef0:	f7ff fa3c 	bl	800936c <xTaskGetTickCount>
 8009ef4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8009f24 <prvSampleTimeNow+0x3c>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68fa      	ldr	r2, [r7, #12]
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d205      	bcs.n	8009f0c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009f00:	f000 f93a 	bl	800a178 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	601a      	str	r2, [r3, #0]
 8009f0a:	e002      	b.n	8009f12 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009f12:	4a04      	ldr	r2, [pc, #16]	@ (8009f24 <prvSampleTimeNow+0x3c>)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f18:	68fb      	ldr	r3, [r7, #12]
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	20008488 	.word	0x20008488

08009f28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b086      	sub	sp, #24
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	607a      	str	r2, [r7, #4]
 8009f34:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f36:	2300      	movs	r3, #0
 8009f38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f46:	68ba      	ldr	r2, [r7, #8]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d812      	bhi.n	8009f74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f4e:	687a      	ldr	r2, [r7, #4]
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	1ad2      	subs	r2, r2, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	699b      	ldr	r3, [r3, #24]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d302      	bcc.n	8009f62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	617b      	str	r3, [r7, #20]
 8009f60:	e01b      	b.n	8009f9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f62:	4b10      	ldr	r3, [pc, #64]	@ (8009fa4 <prvInsertTimerInActiveList+0x7c>)
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	3304      	adds	r3, #4
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	4610      	mov	r0, r2
 8009f6e:	f7fe f990 	bl	8008292 <vListInsert>
 8009f72:	e012      	b.n	8009f9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d206      	bcs.n	8009f8a <prvInsertTimerInActiveList+0x62>
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d302      	bcc.n	8009f8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f84:	2301      	movs	r3, #1
 8009f86:	617b      	str	r3, [r7, #20]
 8009f88:	e007      	b.n	8009f9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f8a:	4b07      	ldr	r3, [pc, #28]	@ (8009fa8 <prvInsertTimerInActiveList+0x80>)
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3304      	adds	r3, #4
 8009f92:	4619      	mov	r1, r3
 8009f94:	4610      	mov	r0, r2
 8009f96:	f7fe f97c 	bl	8008292 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f9a:	697b      	ldr	r3, [r7, #20]
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3718      	adds	r7, #24
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}
 8009fa4:	2000847c 	.word	0x2000847c
 8009fa8:	20008478 	.word	0x20008478

08009fac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b08e      	sub	sp, #56	@ 0x38
 8009fb0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fb2:	e0ce      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	da19      	bge.n	8009fee <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009fba:	1d3b      	adds	r3, r7, #4
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10b      	bne.n	8009fde <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	61fb      	str	r3, [r7, #28]
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	e7fd      	b.n	8009fda <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fe4:	6850      	ldr	r0, [r2, #4]
 8009fe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fe8:	6892      	ldr	r2, [r2, #8]
 8009fea:	4611      	mov	r1, r2
 8009fec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	f2c0 80ae 	blt.w	800a152 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ffc:	695b      	ldr	r3, [r3, #20]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d004      	beq.n	800a00c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a004:	3304      	adds	r3, #4
 800a006:	4618      	mov	r0, r3
 800a008:	f7fe f97c 	bl	8008304 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a00c:	463b      	mov	r3, r7
 800a00e:	4618      	mov	r0, r3
 800a010:	f7ff ff6a 	bl	8009ee8 <prvSampleTimeNow>
 800a014:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b09      	cmp	r3, #9
 800a01a:	f200 8097 	bhi.w	800a14c <prvProcessReceivedCommands+0x1a0>
 800a01e:	a201      	add	r2, pc, #4	@ (adr r2, 800a024 <prvProcessReceivedCommands+0x78>)
 800a020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a024:	0800a04d 	.word	0x0800a04d
 800a028:	0800a04d 	.word	0x0800a04d
 800a02c:	0800a04d 	.word	0x0800a04d
 800a030:	0800a0c3 	.word	0x0800a0c3
 800a034:	0800a0d7 	.word	0x0800a0d7
 800a038:	0800a123 	.word	0x0800a123
 800a03c:	0800a04d 	.word	0x0800a04d
 800a040:	0800a04d 	.word	0x0800a04d
 800a044:	0800a0c3 	.word	0x0800a0c3
 800a048:	0800a0d7 	.word	0x0800a0d7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a04e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a052:	f043 0301 	orr.w	r3, r3, #1
 800a056:	b2da      	uxtb	r2, r3
 800a058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a05a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a062:	699b      	ldr	r3, [r3, #24]
 800a064:	18d1      	adds	r1, r2, r3
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a06a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a06c:	f7ff ff5c 	bl	8009f28 <prvInsertTimerInActiveList>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d06c      	beq.n	800a150 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a078:	6a1b      	ldr	r3, [r3, #32]
 800a07a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a07c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a080:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a084:	f003 0304 	and.w	r3, r3, #4
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d061      	beq.n	800a150 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a08c:	68ba      	ldr	r2, [r7, #8]
 800a08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a090:	699b      	ldr	r3, [r3, #24]
 800a092:	441a      	add	r2, r3
 800a094:	2300      	movs	r3, #0
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	2300      	movs	r3, #0
 800a09a:	2100      	movs	r1, #0
 800a09c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a09e:	f7ff fe01 	bl	8009ca4 <xTimerGenericCommand>
 800a0a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a0a4:	6a3b      	ldr	r3, [r7, #32]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d152      	bne.n	800a150 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ae:	f383 8811 	msr	BASEPRI, r3
 800a0b2:	f3bf 8f6f 	isb	sy
 800a0b6:	f3bf 8f4f 	dsb	sy
 800a0ba:	61bb      	str	r3, [r7, #24]
}
 800a0bc:	bf00      	nop
 800a0be:	bf00      	nop
 800a0c0:	e7fd      	b.n	800a0be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0c8:	f023 0301 	bic.w	r3, r3, #1
 800a0cc:	b2da      	uxtb	r2, r3
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a0d4:	e03d      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0dc:	f043 0301 	orr.w	r3, r3, #1
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ec:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f0:	699b      	ldr	r3, [r3, #24]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d10b      	bne.n	800a10e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	617b      	str	r3, [r7, #20]
}
 800a108:	bf00      	nop
 800a10a:	bf00      	nop
 800a10c:	e7fd      	b.n	800a10a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a110:	699a      	ldr	r2, [r3, #24]
 800a112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a114:	18d1      	adds	r1, r2, r3
 800a116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a11a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a11c:	f7ff ff04 	bl	8009f28 <prvInsertTimerInActiveList>
					break;
 800a120:	e017      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a124:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a128:	f003 0302 	and.w	r3, r3, #2
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d103      	bne.n	800a138 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a130:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a132:	f000 fbe9 	bl	800a908 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a136:	e00c      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a13a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a13e:	f023 0301 	bic.w	r3, r3, #1
 800a142:	b2da      	uxtb	r2, r3
 800a144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a146:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a14a:	e002      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a14c:	bf00      	nop
 800a14e:	e000      	b.n	800a152 <prvProcessReceivedCommands+0x1a6>
					break;
 800a150:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a152:	4b08      	ldr	r3, [pc, #32]	@ (800a174 <prvProcessReceivedCommands+0x1c8>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	1d39      	adds	r1, r7, #4
 800a158:	2200      	movs	r2, #0
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7fe fba6 	bl	80088ac <xQueueReceive>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	f47f af26 	bne.w	8009fb4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	3730      	adds	r7, #48	@ 0x30
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	20008480 	.word	0x20008480

0800a178 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b088      	sub	sp, #32
 800a17c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a17e:	e049      	b.n	800a214 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a180:	4b2e      	ldr	r3, [pc, #184]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68db      	ldr	r3, [r3, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a18a:	4b2c      	ldr	r3, [pc, #176]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	68db      	ldr	r3, [r3, #12]
 800a190:	68db      	ldr	r3, [r3, #12]
 800a192:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	3304      	adds	r3, #4
 800a198:	4618      	mov	r0, r3
 800a19a:	f7fe f8b3 	bl	8008304 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
 800a1a2:	68f8      	ldr	r0, [r7, #12]
 800a1a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1ac:	f003 0304 	and.w	r3, r3, #4
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d02f      	beq.n	800a214 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a1be:	68ba      	ldr	r2, [r7, #8]
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d90e      	bls.n	800a1e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	68ba      	ldr	r2, [r7, #8]
 800a1ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a1d2:	4b1a      	ldr	r3, [pc, #104]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	3304      	adds	r3, #4
 800a1da:	4619      	mov	r1, r3
 800a1dc:	4610      	mov	r0, r2
 800a1de:	f7fe f858 	bl	8008292 <vListInsert>
 800a1e2:	e017      	b.n	800a214 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	9300      	str	r3, [sp, #0]
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	693a      	ldr	r2, [r7, #16]
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f7ff fd58 	bl	8009ca4 <xTimerGenericCommand>
 800a1f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10b      	bne.n	800a214 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a200:	f383 8811 	msr	BASEPRI, r3
 800a204:	f3bf 8f6f 	isb	sy
 800a208:	f3bf 8f4f 	dsb	sy
 800a20c:	603b      	str	r3, [r7, #0]
}
 800a20e:	bf00      	nop
 800a210:	bf00      	nop
 800a212:	e7fd      	b.n	800a210 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a214:	4b09      	ldr	r3, [pc, #36]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d1b0      	bne.n	800a180 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a21e:	4b07      	ldr	r3, [pc, #28]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a224:	4b06      	ldr	r3, [pc, #24]	@ (800a240 <prvSwitchTimerLists+0xc8>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a04      	ldr	r2, [pc, #16]	@ (800a23c <prvSwitchTimerLists+0xc4>)
 800a22a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a22c:	4a04      	ldr	r2, [pc, #16]	@ (800a240 <prvSwitchTimerLists+0xc8>)
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	6013      	str	r3, [r2, #0]
}
 800a232:	bf00      	nop
 800a234:	3718      	adds	r7, #24
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	20008478 	.word	0x20008478
 800a240:	2000847c 	.word	0x2000847c

0800a244 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a24a:	f000 f96d 	bl	800a528 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a24e:	4b15      	ldr	r3, [pc, #84]	@ (800a2a4 <prvCheckForValidListAndQueue+0x60>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d120      	bne.n	800a298 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a256:	4814      	ldr	r0, [pc, #80]	@ (800a2a8 <prvCheckForValidListAndQueue+0x64>)
 800a258:	f7fd ffca 	bl	80081f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a25c:	4813      	ldr	r0, [pc, #76]	@ (800a2ac <prvCheckForValidListAndQueue+0x68>)
 800a25e:	f7fd ffc7 	bl	80081f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a262:	4b13      	ldr	r3, [pc, #76]	@ (800a2b0 <prvCheckForValidListAndQueue+0x6c>)
 800a264:	4a10      	ldr	r2, [pc, #64]	@ (800a2a8 <prvCheckForValidListAndQueue+0x64>)
 800a266:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a268:	4b12      	ldr	r3, [pc, #72]	@ (800a2b4 <prvCheckForValidListAndQueue+0x70>)
 800a26a:	4a10      	ldr	r2, [pc, #64]	@ (800a2ac <prvCheckForValidListAndQueue+0x68>)
 800a26c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a26e:	2300      	movs	r3, #0
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	4b11      	ldr	r3, [pc, #68]	@ (800a2b8 <prvCheckForValidListAndQueue+0x74>)
 800a274:	4a11      	ldr	r2, [pc, #68]	@ (800a2bc <prvCheckForValidListAndQueue+0x78>)
 800a276:	2110      	movs	r1, #16
 800a278:	200a      	movs	r0, #10
 800a27a:	f7fe f8d7 	bl	800842c <xQueueGenericCreateStatic>
 800a27e:	4603      	mov	r3, r0
 800a280:	4a08      	ldr	r2, [pc, #32]	@ (800a2a4 <prvCheckForValidListAndQueue+0x60>)
 800a282:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a284:	4b07      	ldr	r3, [pc, #28]	@ (800a2a4 <prvCheckForValidListAndQueue+0x60>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d005      	beq.n	800a298 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a28c:	4b05      	ldr	r3, [pc, #20]	@ (800a2a4 <prvCheckForValidListAndQueue+0x60>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	490b      	ldr	r1, [pc, #44]	@ (800a2c0 <prvCheckForValidListAndQueue+0x7c>)
 800a292:	4618      	mov	r0, r3
 800a294:	f7fe fcfc 	bl	8008c90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a298:	f000 f978 	bl	800a58c <vPortExitCritical>
}
 800a29c:	bf00      	nop
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20008480 	.word	0x20008480
 800a2a8:	20008450 	.word	0x20008450
 800a2ac:	20008464 	.word	0x20008464
 800a2b0:	20008478 	.word	0x20008478
 800a2b4:	2000847c 	.word	0x2000847c
 800a2b8:	2000852c 	.word	0x2000852c
 800a2bc:	2000848c 	.word	0x2000848c
 800a2c0:	0801f410 	.word	0x0801f410

0800a2c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	3b04      	subs	r3, #4
 800a2d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a2dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	3b04      	subs	r3, #4
 800a2e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	f023 0201 	bic.w	r2, r3, #1
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3b04      	subs	r3, #4
 800a2f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2f4:	4a0c      	ldr	r2, [pc, #48]	@ (800a328 <pxPortInitialiseStack+0x64>)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	3b14      	subs	r3, #20
 800a2fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	3b04      	subs	r3, #4
 800a30a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f06f 0202 	mvn.w	r2, #2
 800a312:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	3b20      	subs	r3, #32
 800a318:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a31a:	68fb      	ldr	r3, [r7, #12]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3714      	adds	r7, #20
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr
 800a328:	0800a32d 	.word	0x0800a32d

0800a32c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a32c:	b480      	push	{r7}
 800a32e:	b085      	sub	sp, #20
 800a330:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a332:	2300      	movs	r3, #0
 800a334:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a336:	4b13      	ldr	r3, [pc, #76]	@ (800a384 <prvTaskExitError+0x58>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a33e:	d00b      	beq.n	800a358 <prvTaskExitError+0x2c>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a344:	f383 8811 	msr	BASEPRI, r3
 800a348:	f3bf 8f6f 	isb	sy
 800a34c:	f3bf 8f4f 	dsb	sy
 800a350:	60fb      	str	r3, [r7, #12]
}
 800a352:	bf00      	nop
 800a354:	bf00      	nop
 800a356:	e7fd      	b.n	800a354 <prvTaskExitError+0x28>
	__asm volatile
 800a358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35c:	f383 8811 	msr	BASEPRI, r3
 800a360:	f3bf 8f6f 	isb	sy
 800a364:	f3bf 8f4f 	dsb	sy
 800a368:	60bb      	str	r3, [r7, #8]
}
 800a36a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a36c:	bf00      	nop
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d0fc      	beq.n	800a36e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr
 800a382:	bf00      	nop
 800a384:	20000018 	.word	0x20000018
	...

0800a390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a390:	4b07      	ldr	r3, [pc, #28]	@ (800a3b0 <pxCurrentTCBConst2>)
 800a392:	6819      	ldr	r1, [r3, #0]
 800a394:	6808      	ldr	r0, [r1, #0]
 800a396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39a:	f380 8809 	msr	PSP, r0
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f04f 0000 	mov.w	r0, #0
 800a3a6:	f380 8811 	msr	BASEPRI, r0
 800a3aa:	4770      	bx	lr
 800a3ac:	f3af 8000 	nop.w

0800a3b0 <pxCurrentTCBConst2>:
 800a3b0:	20007f50 	.word	0x20007f50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3b4:	bf00      	nop
 800a3b6:	bf00      	nop

0800a3b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3b8:	4808      	ldr	r0, [pc, #32]	@ (800a3dc <prvPortStartFirstTask+0x24>)
 800a3ba:	6800      	ldr	r0, [r0, #0]
 800a3bc:	6800      	ldr	r0, [r0, #0]
 800a3be:	f380 8808 	msr	MSP, r0
 800a3c2:	f04f 0000 	mov.w	r0, #0
 800a3c6:	f380 8814 	msr	CONTROL, r0
 800a3ca:	b662      	cpsie	i
 800a3cc:	b661      	cpsie	f
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	df00      	svc	0
 800a3d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a3da:	bf00      	nop
 800a3dc:	e000ed08 	.word	0xe000ed08

0800a3e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3e6:	4b47      	ldr	r3, [pc, #284]	@ (800a504 <xPortStartScheduler+0x124>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a47      	ldr	r2, [pc, #284]	@ (800a508 <xPortStartScheduler+0x128>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d10b      	bne.n	800a408 <xPortStartScheduler+0x28>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	60fb      	str	r3, [r7, #12]
}
 800a402:	bf00      	nop
 800a404:	bf00      	nop
 800a406:	e7fd      	b.n	800a404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a408:	4b3e      	ldr	r3, [pc, #248]	@ (800a504 <xPortStartScheduler+0x124>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a3f      	ldr	r2, [pc, #252]	@ (800a50c <xPortStartScheduler+0x12c>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d10b      	bne.n	800a42a <xPortStartScheduler+0x4a>
	__asm volatile
 800a412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a416:	f383 8811 	msr	BASEPRI, r3
 800a41a:	f3bf 8f6f 	isb	sy
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	613b      	str	r3, [r7, #16]
}
 800a424:	bf00      	nop
 800a426:	bf00      	nop
 800a428:	e7fd      	b.n	800a426 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a42a:	4b39      	ldr	r3, [pc, #228]	@ (800a510 <xPortStartScheduler+0x130>)
 800a42c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	b2db      	uxtb	r3, r3
 800a434:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	22ff      	movs	r2, #255	@ 0xff
 800a43a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	b2db      	uxtb	r3, r3
 800a442:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a444:	78fb      	ldrb	r3, [r7, #3]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a44c:	b2da      	uxtb	r2, r3
 800a44e:	4b31      	ldr	r3, [pc, #196]	@ (800a514 <xPortStartScheduler+0x134>)
 800a450:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a452:	4b31      	ldr	r3, [pc, #196]	@ (800a518 <xPortStartScheduler+0x138>)
 800a454:	2207      	movs	r2, #7
 800a456:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a458:	e009      	b.n	800a46e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a45a:	4b2f      	ldr	r3, [pc, #188]	@ (800a518 <xPortStartScheduler+0x138>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	3b01      	subs	r3, #1
 800a460:	4a2d      	ldr	r2, [pc, #180]	@ (800a518 <xPortStartScheduler+0x138>)
 800a462:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a464:	78fb      	ldrb	r3, [r7, #3]
 800a466:	b2db      	uxtb	r3, r3
 800a468:	005b      	lsls	r3, r3, #1
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	b2db      	uxtb	r3, r3
 800a472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a476:	2b80      	cmp	r3, #128	@ 0x80
 800a478:	d0ef      	beq.n	800a45a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a47a:	4b27      	ldr	r3, [pc, #156]	@ (800a518 <xPortStartScheduler+0x138>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f1c3 0307 	rsb	r3, r3, #7
 800a482:	2b04      	cmp	r3, #4
 800a484:	d00b      	beq.n	800a49e <xPortStartScheduler+0xbe>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	60bb      	str	r3, [r7, #8]
}
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a49e:	4b1e      	ldr	r3, [pc, #120]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	021b      	lsls	r3, r3, #8
 800a4a4:	4a1c      	ldr	r2, [pc, #112]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a4b0:	4a19      	ldr	r2, [pc, #100]	@ (800a518 <xPortStartScheduler+0x138>)
 800a4b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	b2da      	uxtb	r2, r3
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4bc:	4b17      	ldr	r3, [pc, #92]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a16      	ldr	r2, [pc, #88]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a4c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4c8:	4b14      	ldr	r3, [pc, #80]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a13      	ldr	r2, [pc, #76]	@ (800a51c <xPortStartScheduler+0x13c>)
 800a4ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a4d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a4d4:	f000 f8da 	bl	800a68c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a4d8:	4b11      	ldr	r3, [pc, #68]	@ (800a520 <xPortStartScheduler+0x140>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a4de:	f000 f8f9 	bl	800a6d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4e2:	4b10      	ldr	r3, [pc, #64]	@ (800a524 <xPortStartScheduler+0x144>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a524 <xPortStartScheduler+0x144>)
 800a4e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a4ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4ee:	f7ff ff63 	bl	800a3b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4f2:	f7ff f805 	bl	8009500 <vTaskSwitchContext>
	prvTaskExitError();
 800a4f6:	f7ff ff19 	bl	800a32c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3718      	adds	r7, #24
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	e000ed00 	.word	0xe000ed00
 800a508:	410fc271 	.word	0x410fc271
 800a50c:	410fc270 	.word	0x410fc270
 800a510:	e000e400 	.word	0xe000e400
 800a514:	2000857c 	.word	0x2000857c
 800a518:	20008580 	.word	0x20008580
 800a51c:	e000ed20 	.word	0xe000ed20
 800a520:	20000018 	.word	0x20000018
 800a524:	e000ef34 	.word	0xe000ef34

0800a528 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	607b      	str	r3, [r7, #4]
}
 800a540:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a542:	4b10      	ldr	r3, [pc, #64]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3301      	adds	r3, #1
 800a548:	4a0e      	ldr	r2, [pc, #56]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a54a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a54c:	4b0d      	ldr	r3, [pc, #52]	@ (800a584 <vPortEnterCritical+0x5c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b01      	cmp	r3, #1
 800a552:	d110      	bne.n	800a576 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a554:	4b0c      	ldr	r3, [pc, #48]	@ (800a588 <vPortEnterCritical+0x60>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	b2db      	uxtb	r3, r3
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00b      	beq.n	800a576 <vPortEnterCritical+0x4e>
	__asm volatile
 800a55e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a562:	f383 8811 	msr	BASEPRI, r3
 800a566:	f3bf 8f6f 	isb	sy
 800a56a:	f3bf 8f4f 	dsb	sy
 800a56e:	603b      	str	r3, [r7, #0]
}
 800a570:	bf00      	nop
 800a572:	bf00      	nop
 800a574:	e7fd      	b.n	800a572 <vPortEnterCritical+0x4a>
	}
}
 800a576:	bf00      	nop
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	20000018 	.word	0x20000018
 800a588:	e000ed04 	.word	0xe000ed04

0800a58c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a592:	4b12      	ldr	r3, [pc, #72]	@ (800a5dc <vPortExitCritical+0x50>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10b      	bne.n	800a5b2 <vPortExitCritical+0x26>
	__asm volatile
 800a59a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59e:	f383 8811 	msr	BASEPRI, r3
 800a5a2:	f3bf 8f6f 	isb	sy
 800a5a6:	f3bf 8f4f 	dsb	sy
 800a5aa:	607b      	str	r3, [r7, #4]
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	e7fd      	b.n	800a5ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3b01      	subs	r3, #1
 800a5b8:	4a08      	ldr	r2, [pc, #32]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5bc:	4b07      	ldr	r3, [pc, #28]	@ (800a5dc <vPortExitCritical+0x50>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d105      	bne.n	800a5d0 <vPortExitCritical+0x44>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	f383 8811 	msr	BASEPRI, r3
}
 800a5ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a5d0:	bf00      	nop
 800a5d2:	370c      	adds	r7, #12
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	4770      	bx	lr
 800a5dc:	20000018 	.word	0x20000018

0800a5e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5e0:	f3ef 8009 	mrs	r0, PSP
 800a5e4:	f3bf 8f6f 	isb	sy
 800a5e8:	4b15      	ldr	r3, [pc, #84]	@ (800a640 <pxCurrentTCBConst>)
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	f01e 0f10 	tst.w	lr, #16
 800a5f0:	bf08      	it	eq
 800a5f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fa:	6010      	str	r0, [r2, #0]
 800a5fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a600:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a604:	f380 8811 	msr	BASEPRI, r0
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	f3bf 8f6f 	isb	sy
 800a610:	f7fe ff76 	bl	8009500 <vTaskSwitchContext>
 800a614:	f04f 0000 	mov.w	r0, #0
 800a618:	f380 8811 	msr	BASEPRI, r0
 800a61c:	bc09      	pop	{r0, r3}
 800a61e:	6819      	ldr	r1, [r3, #0]
 800a620:	6808      	ldr	r0, [r1, #0]
 800a622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a626:	f01e 0f10 	tst.w	lr, #16
 800a62a:	bf08      	it	eq
 800a62c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a630:	f380 8809 	msr	PSP, r0
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	4770      	bx	lr
 800a63a:	bf00      	nop
 800a63c:	f3af 8000 	nop.w

0800a640 <pxCurrentTCBConst>:
 800a640:	20007f50 	.word	0x20007f50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop

0800a648 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
	__asm volatile
 800a64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a652:	f383 8811 	msr	BASEPRI, r3
 800a656:	f3bf 8f6f 	isb	sy
 800a65a:	f3bf 8f4f 	dsb	sy
 800a65e:	607b      	str	r3, [r7, #4]
}
 800a660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a662:	f7fe fe93 	bl	800938c <xTaskIncrementTick>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d003      	beq.n	800a674 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a66c:	4b06      	ldr	r3, [pc, #24]	@ (800a688 <xPortSysTickHandler+0x40>)
 800a66e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	2300      	movs	r3, #0
 800a676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	f383 8811 	msr	BASEPRI, r3
}
 800a67e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a680:	bf00      	nop
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	e000ed04 	.word	0xe000ed04

0800a68c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a68c:	b480      	push	{r7}
 800a68e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a690:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c0 <vPortSetupTimerInterrupt+0x34>)
 800a692:	2200      	movs	r2, #0
 800a694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a696:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c4 <vPortSetupTimerInterrupt+0x38>)
 800a698:	2200      	movs	r2, #0
 800a69a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a69c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6c8 <vPortSetupTimerInterrupt+0x3c>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a6cc <vPortSetupTimerInterrupt+0x40>)
 800a6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6a6:	099b      	lsrs	r3, r3, #6
 800a6a8:	4a09      	ldr	r2, [pc, #36]	@ (800a6d0 <vPortSetupTimerInterrupt+0x44>)
 800a6aa:	3b01      	subs	r3, #1
 800a6ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ae:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <vPortSetupTimerInterrupt+0x34>)
 800a6b0:	2207      	movs	r2, #7
 800a6b2:	601a      	str	r2, [r3, #0]
}
 800a6b4:	bf00      	nop
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	e000e010 	.word	0xe000e010
 800a6c4:	e000e018 	.word	0xe000e018
 800a6c8:	2000000c 	.word	0x2000000c
 800a6cc:	10624dd3 	.word	0x10624dd3
 800a6d0:	e000e014 	.word	0xe000e014

0800a6d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a6d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a6e4 <vPortEnableVFP+0x10>
 800a6d8:	6801      	ldr	r1, [r0, #0]
 800a6da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a6de:	6001      	str	r1, [r0, #0]
 800a6e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6e2:	bf00      	nop
 800a6e4:	e000ed88 	.word	0xe000ed88

0800a6e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6ee:	f3ef 8305 	mrs	r3, IPSR
 800a6f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2b0f      	cmp	r3, #15
 800a6f8:	d915      	bls.n	800a726 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6fa:	4a18      	ldr	r2, [pc, #96]	@ (800a75c <vPortValidateInterruptPriority+0x74>)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	4413      	add	r3, r2
 800a700:	781b      	ldrb	r3, [r3, #0]
 800a702:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a704:	4b16      	ldr	r3, [pc, #88]	@ (800a760 <vPortValidateInterruptPriority+0x78>)
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	7afa      	ldrb	r2, [r7, #11]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d20b      	bcs.n	800a726 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a712:	f383 8811 	msr	BASEPRI, r3
 800a716:	f3bf 8f6f 	isb	sy
 800a71a:	f3bf 8f4f 	dsb	sy
 800a71e:	607b      	str	r3, [r7, #4]
}
 800a720:	bf00      	nop
 800a722:	bf00      	nop
 800a724:	e7fd      	b.n	800a722 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a726:	4b0f      	ldr	r3, [pc, #60]	@ (800a764 <vPortValidateInterruptPriority+0x7c>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a72e:	4b0e      	ldr	r3, [pc, #56]	@ (800a768 <vPortValidateInterruptPriority+0x80>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	429a      	cmp	r2, r3
 800a734:	d90b      	bls.n	800a74e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	603b      	str	r3, [r7, #0]
}
 800a748:	bf00      	nop
 800a74a:	bf00      	nop
 800a74c:	e7fd      	b.n	800a74a <vPortValidateInterruptPriority+0x62>
	}
 800a74e:	bf00      	nop
 800a750:	3714      	adds	r7, #20
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	e000e3f0 	.word	0xe000e3f0
 800a760:	2000857c 	.word	0x2000857c
 800a764:	e000ed0c 	.word	0xe000ed0c
 800a768:	20008580 	.word	0x20008580

0800a76c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b08a      	sub	sp, #40	@ 0x28
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a774:	2300      	movs	r3, #0
 800a776:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a778:	f7fe fd4c 	bl	8009214 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a77c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8f0 <pvPortMalloc+0x184>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d101      	bne.n	800a788 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a784:	f000 f924 	bl	800a9d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a788:	4b5a      	ldr	r3, [pc, #360]	@ (800a8f4 <pvPortMalloc+0x188>)
 800a78a:	681a      	ldr	r2, [r3, #0]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	4013      	ands	r3, r2
 800a790:	2b00      	cmp	r3, #0
 800a792:	f040 8095 	bne.w	800a8c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d01e      	beq.n	800a7da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a79c:	2208      	movs	r2, #8
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4413      	add	r3, r2
 800a7a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f003 0307 	and.w	r3, r3, #7
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d015      	beq.n	800a7da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f023 0307 	bic.w	r3, r3, #7
 800a7b4:	3308      	adds	r3, #8
 800a7b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f003 0307 	and.w	r3, r3, #7
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00b      	beq.n	800a7da <pvPortMalloc+0x6e>
	__asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	f383 8811 	msr	BASEPRI, r3
 800a7ca:	f3bf 8f6f 	isb	sy
 800a7ce:	f3bf 8f4f 	dsb	sy
 800a7d2:	617b      	str	r3, [r7, #20]
}
 800a7d4:	bf00      	nop
 800a7d6:	bf00      	nop
 800a7d8:	e7fd      	b.n	800a7d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d06f      	beq.n	800a8c0 <pvPortMalloc+0x154>
 800a7e0:	4b45      	ldr	r3, [pc, #276]	@ (800a8f8 <pvPortMalloc+0x18c>)
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d86a      	bhi.n	800a8c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a7ea:	4b44      	ldr	r3, [pc, #272]	@ (800a8fc <pvPortMalloc+0x190>)
 800a7ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a7ee:	4b43      	ldr	r3, [pc, #268]	@ (800a8fc <pvPortMalloc+0x190>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7f4:	e004      	b.n	800a800 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	687a      	ldr	r2, [r7, #4]
 800a806:	429a      	cmp	r2, r3
 800a808:	d903      	bls.n	800a812 <pvPortMalloc+0xa6>
 800a80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1f1      	bne.n	800a7f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a812:	4b37      	ldr	r3, [pc, #220]	@ (800a8f0 <pvPortMalloc+0x184>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a818:	429a      	cmp	r2, r3
 800a81a:	d051      	beq.n	800a8c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a81c:	6a3b      	ldr	r3, [r7, #32]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	2208      	movs	r2, #8
 800a822:	4413      	add	r3, r2
 800a824:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a830:	685a      	ldr	r2, [r3, #4]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	1ad2      	subs	r2, r2, r3
 800a836:	2308      	movs	r3, #8
 800a838:	005b      	lsls	r3, r3, #1
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d920      	bls.n	800a880 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a83e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4413      	add	r3, r2
 800a844:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	f003 0307 	and.w	r3, r3, #7
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00b      	beq.n	800a868 <pvPortMalloc+0xfc>
	__asm volatile
 800a850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a854:	f383 8811 	msr	BASEPRI, r3
 800a858:	f3bf 8f6f 	isb	sy
 800a85c:	f3bf 8f4f 	dsb	sy
 800a860:	613b      	str	r3, [r7, #16]
}
 800a862:	bf00      	nop
 800a864:	bf00      	nop
 800a866:	e7fd      	b.n	800a864 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	1ad2      	subs	r2, r2, r3
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a87a:	69b8      	ldr	r0, [r7, #24]
 800a87c:	f000 f90a 	bl	800aa94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a880:	4b1d      	ldr	r3, [pc, #116]	@ (800a8f8 <pvPortMalloc+0x18c>)
 800a882:	681a      	ldr	r2, [r3, #0]
 800a884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	1ad3      	subs	r3, r2, r3
 800a88a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8f8 <pvPortMalloc+0x18c>)
 800a88c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a88e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8f8 <pvPortMalloc+0x18c>)
 800a890:	681a      	ldr	r2, [r3, #0]
 800a892:	4b1b      	ldr	r3, [pc, #108]	@ (800a900 <pvPortMalloc+0x194>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	429a      	cmp	r2, r3
 800a898:	d203      	bcs.n	800a8a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a89a:	4b17      	ldr	r3, [pc, #92]	@ (800a8f8 <pvPortMalloc+0x18c>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a18      	ldr	r2, [pc, #96]	@ (800a900 <pvPortMalloc+0x194>)
 800a8a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a4:	685a      	ldr	r2, [r3, #4]
 800a8a6:	4b13      	ldr	r3, [pc, #76]	@ (800a8f4 <pvPortMalloc+0x188>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	431a      	orrs	r2, r3
 800a8ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8b6:	4b13      	ldr	r3, [pc, #76]	@ (800a904 <pvPortMalloc+0x198>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	4a11      	ldr	r2, [pc, #68]	@ (800a904 <pvPortMalloc+0x198>)
 800a8be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8c0:	f7fe fcb6 	bl	8009230 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8c4:	69fb      	ldr	r3, [r7, #28]
 800a8c6:	f003 0307 	and.w	r3, r3, #7
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00b      	beq.n	800a8e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	60fb      	str	r3, [r7, #12]
}
 800a8e0:	bf00      	nop
 800a8e2:	bf00      	nop
 800a8e4:	e7fd      	b.n	800a8e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a8e6:	69fb      	ldr	r3, [r7, #28]
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3728      	adds	r7, #40	@ 0x28
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}
 800a8f0:	2000c18c 	.word	0x2000c18c
 800a8f4:	2000c1a0 	.word	0x2000c1a0
 800a8f8:	2000c190 	.word	0x2000c190
 800a8fc:	2000c184 	.word	0x2000c184
 800a900:	2000c194 	.word	0x2000c194
 800a904:	2000c198 	.word	0x2000c198

0800a908 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b086      	sub	sp, #24
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d04f      	beq.n	800a9ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a91a:	2308      	movs	r3, #8
 800a91c:	425b      	negs	r3, r3
 800a91e:	697a      	ldr	r2, [r7, #20]
 800a920:	4413      	add	r3, r2
 800a922:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	685a      	ldr	r2, [r3, #4]
 800a92c:	4b25      	ldr	r3, [pc, #148]	@ (800a9c4 <vPortFree+0xbc>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4013      	ands	r3, r2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10b      	bne.n	800a94e <vPortFree+0x46>
	__asm volatile
 800a936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93a:	f383 8811 	msr	BASEPRI, r3
 800a93e:	f3bf 8f6f 	isb	sy
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	60fb      	str	r3, [r7, #12]
}
 800a948:	bf00      	nop
 800a94a:	bf00      	nop
 800a94c:	e7fd      	b.n	800a94a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d00b      	beq.n	800a96e <vPortFree+0x66>
	__asm volatile
 800a956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95a:	f383 8811 	msr	BASEPRI, r3
 800a95e:	f3bf 8f6f 	isb	sy
 800a962:	f3bf 8f4f 	dsb	sy
 800a966:	60bb      	str	r3, [r7, #8]
}
 800a968:	bf00      	nop
 800a96a:	bf00      	nop
 800a96c:	e7fd      	b.n	800a96a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	685a      	ldr	r2, [r3, #4]
 800a972:	4b14      	ldr	r3, [pc, #80]	@ (800a9c4 <vPortFree+0xbc>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4013      	ands	r3, r2
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d01e      	beq.n	800a9ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a97c:	693b      	ldr	r3, [r7, #16]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d11a      	bne.n	800a9ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	685a      	ldr	r2, [r3, #4]
 800a988:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c4 <vPortFree+0xbc>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	43db      	mvns	r3, r3
 800a98e:	401a      	ands	r2, r3
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a994:	f7fe fc3e 	bl	8009214 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	4b0a      	ldr	r3, [pc, #40]	@ (800a9c8 <vPortFree+0xc0>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4413      	add	r3, r2
 800a9a2:	4a09      	ldr	r2, [pc, #36]	@ (800a9c8 <vPortFree+0xc0>)
 800a9a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9a6:	6938      	ldr	r0, [r7, #16]
 800a9a8:	f000 f874 	bl	800aa94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9ac:	4b07      	ldr	r3, [pc, #28]	@ (800a9cc <vPortFree+0xc4>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	4a06      	ldr	r2, [pc, #24]	@ (800a9cc <vPortFree+0xc4>)
 800a9b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9b6:	f7fe fc3b 	bl	8009230 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9ba:	bf00      	nop
 800a9bc:	3718      	adds	r7, #24
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	2000c1a0 	.word	0x2000c1a0
 800a9c8:	2000c190 	.word	0x2000c190
 800a9cc:	2000c19c 	.word	0x2000c19c

0800a9d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b085      	sub	sp, #20
 800a9d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a9d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a9da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a9dc:	4b27      	ldr	r3, [pc, #156]	@ (800aa7c <prvHeapInit+0xac>)
 800a9de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f003 0307 	and.w	r3, r3, #7
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d00c      	beq.n	800aa04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	3307      	adds	r3, #7
 800a9ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f023 0307 	bic.w	r3, r3, #7
 800a9f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9f8:	68ba      	ldr	r2, [r7, #8]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	1ad3      	subs	r3, r2, r3
 800a9fe:	4a1f      	ldr	r2, [pc, #124]	@ (800aa7c <prvHeapInit+0xac>)
 800aa00:	4413      	add	r3, r2
 800aa02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa08:	4a1d      	ldr	r2, [pc, #116]	@ (800aa80 <prvHeapInit+0xb0>)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa0e:	4b1c      	ldr	r3, [pc, #112]	@ (800aa80 <prvHeapInit+0xb0>)
 800aa10:	2200      	movs	r2, #0
 800aa12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	4413      	add	r3, r2
 800aa1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa1c:	2208      	movs	r2, #8
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	1a9b      	subs	r3, r3, r2
 800aa22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f023 0307 	bic.w	r3, r3, #7
 800aa2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	4a15      	ldr	r2, [pc, #84]	@ (800aa84 <prvHeapInit+0xb4>)
 800aa30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa32:	4b14      	ldr	r3, [pc, #80]	@ (800aa84 <prvHeapInit+0xb4>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	2200      	movs	r2, #0
 800aa38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa3a:	4b12      	ldr	r3, [pc, #72]	@ (800aa84 <prvHeapInit+0xb4>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	68fa      	ldr	r2, [r7, #12]
 800aa4a:	1ad2      	subs	r2, r2, r3
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa50:	4b0c      	ldr	r3, [pc, #48]	@ (800aa84 <prvHeapInit+0xb4>)
 800aa52:	681a      	ldr	r2, [r3, #0]
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	4a0a      	ldr	r2, [pc, #40]	@ (800aa88 <prvHeapInit+0xb8>)
 800aa5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	4a09      	ldr	r2, [pc, #36]	@ (800aa8c <prvHeapInit+0xbc>)
 800aa66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa68:	4b09      	ldr	r3, [pc, #36]	@ (800aa90 <prvHeapInit+0xc0>)
 800aa6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa6e:	601a      	str	r2, [r3, #0]
}
 800aa70:	bf00      	nop
 800aa72:	3714      	adds	r7, #20
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr
 800aa7c:	20008584 	.word	0x20008584
 800aa80:	2000c184 	.word	0x2000c184
 800aa84:	2000c18c 	.word	0x2000c18c
 800aa88:	2000c194 	.word	0x2000c194
 800aa8c:	2000c190 	.word	0x2000c190
 800aa90:	2000c1a0 	.word	0x2000c1a0

0800aa94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa94:	b480      	push	{r7}
 800aa96:	b085      	sub	sp, #20
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa9c:	4b28      	ldr	r3, [pc, #160]	@ (800ab40 <prvInsertBlockIntoFreeList+0xac>)
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	e002      	b.n	800aaa8 <prvInsertBlockIntoFreeList+0x14>
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	60fb      	str	r3, [r7, #12]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	429a      	cmp	r2, r3
 800aab0:	d8f7      	bhi.n	800aaa2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	68ba      	ldr	r2, [r7, #8]
 800aabc:	4413      	add	r3, r2
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d108      	bne.n	800aad6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	685a      	ldr	r2, [r3, #4]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	441a      	add	r2, r3
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	685b      	ldr	r3, [r3, #4]
 800aade:	68ba      	ldr	r2, [r7, #8]
 800aae0:	441a      	add	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d118      	bne.n	800ab1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681a      	ldr	r2, [r3, #0]
 800aaee:	4b15      	ldr	r3, [pc, #84]	@ (800ab44 <prvInsertBlockIntoFreeList+0xb0>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d00d      	beq.n	800ab12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	685a      	ldr	r2, [r3, #4]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	441a      	add	r2, r3
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	601a      	str	r2, [r3, #0]
 800ab10:	e008      	b.n	800ab24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab12:	4b0c      	ldr	r3, [pc, #48]	@ (800ab44 <prvInsertBlockIntoFreeList+0xb0>)
 800ab14:	681a      	ldr	r2, [r3, #0]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	601a      	str	r2, [r3, #0]
 800ab1a:	e003      	b.n	800ab24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab24:	68fa      	ldr	r2, [r7, #12]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d002      	beq.n	800ab32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab32:	bf00      	nop
 800ab34:	3714      	adds	r7, #20
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	2000c184 	.word	0x2000c184
 800ab44:	2000c18c 	.word	0x2000c18c

0800ab48 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6178      	str	r0, [r7, #20]
 800ab50:	60fa      	str	r2, [r7, #12]
 800ab52:	461a      	mov	r2, r3
 800ab54:	ed87 0a02 	vstr	s0, [r7, #8]
 800ab58:	edc7 0a01 	vstr	s1, [r7, #4]
 800ab5c:	ed87 1a00 	vstr	s2, [r7]
 800ab60:	460b      	mov	r3, r1
 800ab62:	74fb      	strb	r3, [r7, #19]
 800ab64:	4613      	mov	r3, r2
 800ab66:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	7cfa      	ldrb	r2, [r7, #19]
 800ab6c:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	8a3a      	ldrh	r2, [r7, #16]
 800ab78:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	6a3a      	ldr	r2, [r7, #32]
 800ab7e:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800ab80:	697b      	ldr	r3, [r7, #20]
 800ab82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ab84:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab8a:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab90:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab96:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	2200      	movs	r2, #0
 800aba2:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	2200      	movs	r2, #0
 800aba8:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	2200      	movs	r2, #0
 800abae:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	683a      	ldr	r2, [r7, #0]
 800abc0:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800abc2:	6979      	ldr	r1, [r7, #20]
 800abc4:	f04f 0200 	mov.w	r2, #0
 800abc8:	f04f 0300 	mov.w	r3, #0
 800abcc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800abd0:	6979      	ldr	r1, [r7, #20]
 800abd2:	f04f 0200 	mov.w	r2, #0
 800abd6:	f04f 0300 	mov.w	r3, #0
 800abda:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800abde:	6979      	ldr	r1, [r7, #20]
 800abe0:	f04f 0200 	mov.w	r2, #0
 800abe4:	f04f 0300 	mov.w	r3, #0
 800abe8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abf4:	4619      	mov	r1, r3
 800abf6:	4610      	mov	r0, r2
 800abf8:	f7fa fe84 	bl	8005904 <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	695b      	ldr	r3, [r3, #20]
 800ac00:	213c      	movs	r1, #60	@ 0x3c
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fa ffd4 	bl	8005bb0 <HAL_TIM_Encoder_Start>
		}
 800ac08:	bf00      	nop
 800ac0a:	3718      	adds	r7, #24
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800ac10:	b5b0      	push	{r4, r5, r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	695b      	ldr	r3, [r3, #20]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac20:	b21a      	sxth	r2, r3
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800ac34:	b29b      	uxth	r3, r3
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	b21a      	sxth	r2, r3
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d101      	bne.n	800ac4c <Motor_GetSpeed+0x3c>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	e001      	b.n	800ac50 <Motor_GetSpeed+0x40>
 800ac4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac50:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (10 / 1000.0));
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f7f5 fc7e 	bl	8000554 <__aeabi_i2d>
 800ac58:	4604      	mov	r4, r0
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7f5 fc76 	bl	8000554 <__aeabi_i2d>
 800ac68:	f04f 0200 	mov.w	r2, #0
 800ac6c:	4b12      	ldr	r3, [pc, #72]	@ (800acb8 <Motor_GetSpeed+0xa8>)
 800ac6e:	f7f5 fe05 	bl	800087c <__aeabi_ddiv>
 800ac72:	4602      	mov	r2, r0
 800ac74:	460b      	mov	r3, r1
 800ac76:	4620      	mov	r0, r4
 800ac78:	4629      	mov	r1, r5
 800ac7a:	f7f5 fcd5 	bl	8000628 <__aeabi_dmul>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	4610      	mov	r0, r2
 800ac84:	4619      	mov	r1, r3
 800ac86:	a30a      	add	r3, pc, #40	@ (adr r3, 800acb0 <Motor_GetSpeed+0xa0>)
 800ac88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8c:	f7f5 fccc 	bl	8000628 <__aeabi_dmul>
 800ac90:	4602      	mov	r2, r0
 800ac92:	460b      	mov	r3, r1
 800ac94:	6879      	ldr	r1, [r7, #4]
 800ac96:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	835a      	strh	r2, [r3, #26]

	}
 800aca4:	bf00      	nop
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bdb0      	pop	{r4, r5, r7, pc}
 800acac:	f3af 8000 	nop.w
 800acb0:	00000000 	.word	0x00000000
 800acb4:	40b77000 	.word	0x40b77000
 800acb8:	4094a000 	.word	0x4094a000
 800acbc:	00000000 	.word	0x00000000

0800acc0 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800acc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800acc4:	b084      	sub	sp, #16
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	60f8      	str	r0, [r7, #12]
		if(motor->Pid_output > 999)
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800acd0:	a3a1      	add	r3, pc, #644	@ (adr r3, 800af58 <Motor_SetPwm+0x298>)
 800acd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd6:	f7f5 ff37 	bl	8000b48 <__aeabi_dcmpgt>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d006      	beq.n	800acee <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 999;
 800ace0:	68f9      	ldr	r1, [r7, #12]
 800ace2:	a39d      	add	r3, pc, #628	@ (adr r3, 800af58 <Motor_SetPwm+0x298>)
 800ace4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800acec:	e010      	b.n	800ad10 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -999)
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800acf4:	a39a      	add	r3, pc, #616	@ (adr r3, 800af60 <Motor_SetPwm+0x2a0>)
 800acf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfa:	f7f5 ff07 	bl	8000b0c <__aeabi_dcmplt>
 800acfe:	4603      	mov	r3, r0
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d005      	beq.n	800ad10 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -999;
 800ad04:	68f9      	ldr	r1, [r7, #12]
 800ad06:	a396      	add	r3, pc, #600	@ (adr r3, 800af60 <Motor_SetPwm+0x2a0>)
 800ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	781b      	ldrb	r3, [r3, #0]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d17d      	bne.n	800ae14 <Motor_SetPwm+0x154>
		{
		if (motor->target_speed == 0 && fabs(vr_cur_mps) < OFFSET)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ad1e:	f04f 0200 	mov.w	r2, #0
 800ad22:	f04f 0300 	mov.w	r3, #0
 800ad26:	f7f5 fee7 	bl	8000af8 <__aeabi_dcmpeq>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d017      	beq.n	800ad60 <Motor_SetPwm+0xa0>
 800ad30:	4b87      	ldr	r3, [pc, #540]	@ (800af50 <Motor_SetPwm+0x290>)
 800ad32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad36:	603a      	str	r2, [r7, #0]
 800ad38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad3c:	607b      	str	r3, [r7, #4]
 800ad3e:	a382      	add	r3, pc, #520	@ (adr r3, 800af48 <Motor_SetPwm+0x288>)
 800ad40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad44:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad48:	f7f5 fee0 	bl	8000b0c <__aeabi_dcmplt>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d006      	beq.n	800ad60 <Motor_SetPwm+0xa0>
		{
			motor->Pid_output = 0;
 800ad52:	68f9      	ldr	r1, [r7, #12]
 800ad54:	f04f 0200 	mov.w	r2, #0
 800ad58:	f04f 0300 	mov.w	r3, #0
 800ad5c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
			if(motor->Pid_output > 0)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad66:	f04f 0200 	mov.w	r2, #0
 800ad6a:	f04f 0300 	mov.w	r3, #0
 800ad6e:	f7f5 feeb 	bl	8000b48 <__aeabi_dcmpgt>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d010      	beq.n	800ad9a <Motor_SetPwm+0xda>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6858      	ldr	r0, [r3, #4]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	891b      	ldrh	r3, [r3, #8]
 800ad80:	2201      	movs	r2, #1
 800ad82:	4619      	mov	r1, r3
 800ad84:	f7f8 fff6 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	68d8      	ldr	r0, [r3, #12]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	8a1b      	ldrh	r3, [r3, #16]
 800ad90:	2200      	movs	r2, #0
 800ad92:	4619      	mov	r1, r3
 800ad94:	f7f8 ffee 	bl	8003d74 <HAL_GPIO_WritePin>
 800ad98:	e02c      	b.n	800adf4 <Motor_SetPwm+0x134>
			}
			else if(motor->Pid_output < 0)
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ada0:	f04f 0200 	mov.w	r2, #0
 800ada4:	f04f 0300 	mov.w	r3, #0
 800ada8:	f7f5 feb0 	bl	8000b0c <__aeabi_dcmplt>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d010      	beq.n	800add4 <Motor_SetPwm+0x114>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6858      	ldr	r0, [r3, #4]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	891b      	ldrh	r3, [r3, #8]
 800adba:	2200      	movs	r2, #0
 800adbc:	4619      	mov	r1, r3
 800adbe:	f7f8 ffd9 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	68d8      	ldr	r0, [r3, #12]
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	8a1b      	ldrh	r3, [r3, #16]
 800adca:	2201      	movs	r2, #1
 800adcc:	4619      	mov	r1, r3
 800adce:	f7f8 ffd1 	bl	8003d74 <HAL_GPIO_WritePin>
 800add2:	e00f      	b.n	800adf4 <Motor_SetPwm+0x134>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6858      	ldr	r0, [r3, #4]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	891b      	ldrh	r3, [r3, #8]
 800addc:	2200      	movs	r2, #0
 800adde:	4619      	mov	r1, r3
 800ade0:	f7f8 ffc8 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	68d8      	ldr	r0, [r3, #12]
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	8a1b      	ldrh	r3, [r3, #16]
 800adec:	2200      	movs	r2, #0
 800adee:	4619      	mov	r1, r3
 800adf0:	f7f8 ffc0 	bl	8003d74 <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800adfa:	4692      	mov	sl, r2
 800adfc:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae04:	681c      	ldr	r4, [r3, #0]
 800ae06:	4650      	mov	r0, sl
 800ae08:	4659      	mov	r1, fp
 800ae0a:	f7f5 fee5 	bl	8000bd8 <__aeabi_d2uiz>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800ae12:	e093      	b.n	800af3c <Motor_SetPwm+0x27c>
		else if (motor->id == LEFT)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	f040 808f 	bne.w	800af3c <Motor_SetPwm+0x27c>
			if (motor->target_speed == 0  && fabs(vl_cur_mps) < OFFSET)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ae24:	f04f 0200 	mov.w	r2, #0
 800ae28:	f04f 0300 	mov.w	r3, #0
 800ae2c:	f7f5 fe64 	bl	8000af8 <__aeabi_dcmpeq>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d016      	beq.n	800ae64 <Motor_SetPwm+0x1a4>
 800ae36:	4b47      	ldr	r3, [pc, #284]	@ (800af54 <Motor_SetPwm+0x294>)
 800ae38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3c:	4614      	mov	r4, r2
 800ae3e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800ae42:	a341      	add	r3, pc, #260	@ (adr r3, 800af48 <Motor_SetPwm+0x288>)
 800ae44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae48:	4620      	mov	r0, r4
 800ae4a:	4629      	mov	r1, r5
 800ae4c:	f7f5 fe5e 	bl	8000b0c <__aeabi_dcmplt>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d006      	beq.n	800ae64 <Motor_SetPwm+0x1a4>
				motor->Pid_output = 0;
 800ae56:	68f9      	ldr	r1, [r7, #12]
 800ae58:	f04f 0200 	mov.w	r2, #0
 800ae5c:	f04f 0300 	mov.w	r3, #0
 800ae60:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
			if (motor->target_speed == 0 )
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ae6a:	f04f 0200 	mov.w	r2, #0
 800ae6e:	f04f 0300 	mov.w	r3, #0
 800ae72:	f7f5 fe41 	bl	8000af8 <__aeabi_dcmpeq>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d006      	beq.n	800ae8a <Motor_SetPwm+0x1ca>
				motor->Pid_output = 0;
 800ae7c:	68f9      	ldr	r1, [r7, #12]
 800ae7e:	f04f 0200 	mov.w	r2, #0
 800ae82:	f04f 0300 	mov.w	r3, #0
 800ae86:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
			if(motor->Pid_output > 0)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ae90:	f04f 0200 	mov.w	r2, #0
 800ae94:	f04f 0300 	mov.w	r3, #0
 800ae98:	f7f5 fe56 	bl	8000b48 <__aeabi_dcmpgt>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d010      	beq.n	800aec4 <Motor_SetPwm+0x204>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6858      	ldr	r0, [r3, #4]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	891b      	ldrh	r3, [r3, #8]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	4619      	mov	r1, r3
 800aeae:	f7f8 ff61 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	68d8      	ldr	r0, [r3, #12]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	8a1b      	ldrh	r3, [r3, #16]
 800aeba:	2201      	movs	r2, #1
 800aebc:	4619      	mov	r1, r3
 800aebe:	f7f8 ff59 	bl	8003d74 <HAL_GPIO_WritePin>
 800aec2:	e02c      	b.n	800af1e <Motor_SetPwm+0x25e>
			else if(motor->Pid_output < 0)
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800aeca:	f04f 0200 	mov.w	r2, #0
 800aece:	f04f 0300 	mov.w	r3, #0
 800aed2:	f7f5 fe1b 	bl	8000b0c <__aeabi_dcmplt>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d010      	beq.n	800aefe <Motor_SetPwm+0x23e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6858      	ldr	r0, [r3, #4]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	891b      	ldrh	r3, [r3, #8]
 800aee4:	2201      	movs	r2, #1
 800aee6:	4619      	mov	r1, r3
 800aee8:	f7f8 ff44 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	68d8      	ldr	r0, [r3, #12]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	8a1b      	ldrh	r3, [r3, #16]
 800aef4:	2200      	movs	r2, #0
 800aef6:	4619      	mov	r1, r3
 800aef8:	f7f8 ff3c 	bl	8003d74 <HAL_GPIO_WritePin>
 800aefc:	e00f      	b.n	800af1e <Motor_SetPwm+0x25e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6858      	ldr	r0, [r3, #4]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	891b      	ldrh	r3, [r3, #8]
 800af06:	2200      	movs	r2, #0
 800af08:	4619      	mov	r1, r3
 800af0a:	f7f8 ff33 	bl	8003d74 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	68d8      	ldr	r0, [r3, #12]
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	8a1b      	ldrh	r3, [r3, #16]
 800af16:	2200      	movs	r2, #0
 800af18:	4619      	mov	r1, r3
 800af1a:	f7f8 ff2b 	bl	8003d74 <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800af24:	4690      	mov	r8, r2
 800af26:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2e:	681c      	ldr	r4, [r3, #0]
 800af30:	4640      	mov	r0, r8
 800af32:	4649      	mov	r1, r9
 800af34:	f7f5 fe50 	bl	8000bd8 <__aeabi_d2uiz>
 800af38:	4603      	mov	r3, r0
 800af3a:	6363      	str	r3, [r4, #52]	@ 0x34
	}
 800af3c:	bf00      	nop
 800af3e:	3710      	adds	r7, #16
 800af40:	46bd      	mov	sp, r7
 800af42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af46:	bf00      	nop
 800af48:	80000000 	.word	0x80000000
 800af4c:	3fb70a3d 	.word	0x3fb70a3d
 800af50:	2000c1d8 	.word	0x2000c1d8
 800af54:	2000c1d0 	.word	0x2000c1d0
 800af58:	00000000 	.word	0x00000000
 800af5c:	408f3800 	.word	0x408f3800
 800af60:	00000000 	.word	0x00000000
 800af64:	c08f3800 	.word	0xc08f3800

0800af68 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800af74:	68f9      	ldr	r1, [r7, #12]
 800af76:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af7a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800af7e:	bf00      	nop
 800af80:	3714      	adds	r7, #20
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr
	...

0800af8c <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b08a      	sub	sp, #40	@ 0x28
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	60b9      	str	r1, [r7, #8]
 800af96:	ed87 0a01 	vstr	s0, [r7, #4]
 800af9a:	edc7 0a00 	vstr	s1, [r7]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800af9e:	4b55      	ldr	r3, [pc, #340]	@ (800b0f4 <Drive_VW+0x168>)
 800afa0:	617b      	str	r3, [r7, #20]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800afa2:	edd7 7a01 	vldr	s15, [r7, #4]
 800afa6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800afaa:	edd7 7a00 	vldr	s15, [r7]
 800afae:	eddf 6a52 	vldr	s13, [pc, #328]	@ 800b0f8 <Drive_VW+0x16c>
 800afb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800afb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800afba:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800afbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800afc2:	4b4e      	ldr	r3, [pc, #312]	@ (800b0fc <Drive_VW+0x170>)
 800afc4:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800afc8:	edd7 7a01 	vldr	s15, [r7, #4]
 800afcc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800afd0:	edd7 7a00 	vldr	s15, [r7]
 800afd4:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b0f8 <Drive_VW+0x16c>
 800afd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800afdc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800afe0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800afe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800afe8:	4b45      	ldr	r3, [pc, #276]	@ (800b100 <Drive_VW+0x174>)
 800afea:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800afee:	4b43      	ldr	r3, [pc, #268]	@ (800b0fc <Drive_VW+0x170>)
 800aff0:	ed93 7a00 	vldr	s14, [r3]
 800aff4:	edd7 7a05 	vldr	s15, [r7, #20]
 800aff8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800affc:	ee16 0a90 	vmov	r0, s13
 800b000:	f7f5 faba 	bl	8000578 <__aeabi_f2d>
 800b004:	4602      	mov	r2, r0
 800b006:	460b      	mov	r3, r1
 800b008:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800b00c:	4b3c      	ldr	r3, [pc, #240]	@ (800b100 <Drive_VW+0x174>)
 800b00e:	ed93 7a00 	vldr	s14, [r3]
 800b012:	edd7 7a05 	vldr	s15, [r7, #20]
 800b016:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b01a:	ee16 0a90 	vmov	r0, s13
 800b01e:	f7f5 faab 	bl	8000578 <__aeabi_f2d>
 800b022:	4602      	mov	r2, r0
 800b024:	460b      	mov	r3, r1
 800b026:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800b02a:	f04f 0200 	mov.w	r2, #0
 800b02e:	4b35      	ldr	r3, [pc, #212]	@ (800b104 <Drive_VW+0x178>)
 800b030:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b034:	f7f5 fd88 	bl	8000b48 <__aeabi_dcmpgt>
 800b038:	4603      	mov	r3, r0
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d004      	beq.n	800b048 <Drive_VW+0xbc>
 800b03e:	f04f 0200 	mov.w	r2, #0
 800b042:	4b30      	ldr	r3, [pc, #192]	@ (800b104 <Drive_VW+0x178>)
 800b044:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800b048:	f04f 0200 	mov.w	r2, #0
 800b04c:	4b2e      	ldr	r3, [pc, #184]	@ (800b108 <Drive_VW+0x17c>)
 800b04e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b052:	f7f5 fd5b 	bl	8000b0c <__aeabi_dcmplt>
 800b056:	4603      	mov	r3, r0
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d004      	beq.n	800b066 <Drive_VW+0xda>
 800b05c:	f04f 0200 	mov.w	r2, #0
 800b060:	4b29      	ldr	r3, [pc, #164]	@ (800b108 <Drive_VW+0x17c>)
 800b062:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800b066:	f04f 0200 	mov.w	r2, #0
 800b06a:	4b26      	ldr	r3, [pc, #152]	@ (800b104 <Drive_VW+0x178>)
 800b06c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b070:	f7f5 fd6a 	bl	8000b48 <__aeabi_dcmpgt>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d004      	beq.n	800b084 <Drive_VW+0xf8>
 800b07a:	f04f 0200 	mov.w	r2, #0
 800b07e:	4b21      	ldr	r3, [pc, #132]	@ (800b104 <Drive_VW+0x178>)
 800b080:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800b084:	f04f 0200 	mov.w	r2, #0
 800b088:	4b1f      	ldr	r3, [pc, #124]	@ (800b108 <Drive_VW+0x17c>)
 800b08a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b08e:	f7f5 fd3d 	bl	8000b0c <__aeabi_dcmplt>
 800b092:	4603      	mov	r3, r0
 800b094:	2b00      	cmp	r3, #0
 800b096:	d004      	beq.n	800b0a2 <Drive_VW+0x116>
 800b098:	f04f 0200 	mov.w	r2, #0
 800b09c:	4b1a      	ldr	r3, [pc, #104]	@ (800b108 <Drive_VW+0x17c>)
 800b09e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800b0a2:	f04f 0200 	mov.w	r2, #0
 800b0a6:	4b19      	ldr	r3, [pc, #100]	@ (800b10c <Drive_VW+0x180>)
 800b0a8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b0ac:	f7f5 fabc 	bl	8000628 <__aeabi_dmul>
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	460b      	mov	r3, r1
 800b0b4:	ec43 2b17 	vmov	d7, r2, r3
 800b0b8:	eeb0 0a47 	vmov.f32	s0, s14
 800b0bc:	eef0 0a67 	vmov.f32	s1, s15
 800b0c0:	68f8      	ldr	r0, [r7, #12]
 800b0c2:	f7ff ff51 	bl	800af68 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800b0c6:	f04f 0200 	mov.w	r2, #0
 800b0ca:	4b10      	ldr	r3, [pc, #64]	@ (800b10c <Drive_VW+0x180>)
 800b0cc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b0d0:	f7f5 faaa 	bl	8000628 <__aeabi_dmul>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	ec43 2b17 	vmov	d7, r2, r3
 800b0dc:	eeb0 0a47 	vmov.f32	s0, s14
 800b0e0:	eef0 0a67 	vmov.f32	s1, s15
 800b0e4:	68b8      	ldr	r0, [r7, #8]
 800b0e6:	f7ff ff3f 	bl	800af68 <Motor_SetTarget>
}
 800b0ea:	bf00      	nop
 800b0ec:	3728      	adds	r7, #40	@ 0x28
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	3e5ac161 	.word	0x3e5ac161
 800b0f8:	3e99999a 	.word	0x3e99999a
 800b0fc:	2000c1a4 	.word	0x2000c1a4
 800b100:	2000c1a8 	.word	0x2000c1a8
 800b104:	40160000 	.word	0x40160000
 800b108:	c0160000 	.word	0xc0160000
 800b10c:	404e0000 	.word	0x404e0000

0800b110 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};
uint8_t check;
void MPU6050_Init(void)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b08c      	sub	sp, #48	@ 0x30
 800b114:	af04      	add	r7, sp, #16
    uint8_t Data;
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800b116:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b11a:	9302      	str	r3, [sp, #8]
 800b11c:	2301      	movs	r3, #1
 800b11e:	9301      	str	r3, [sp, #4]
 800b120:	4b46      	ldr	r3, [pc, #280]	@ (800b23c <MPU6050_Init+0x12c>)
 800b122:	9300      	str	r3, [sp, #0]
 800b124:	2301      	movs	r3, #1
 800b126:	2275      	movs	r2, #117	@ 0x75
 800b128:	21d0      	movs	r1, #208	@ 0xd0
 800b12a:	4845      	ldr	r0, [pc, #276]	@ (800b240 <MPU6050_Init+0x130>)
 800b12c:	f7f9 f8aa 	bl	8004284 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800b130:	4b42      	ldr	r3, [pc, #264]	@ (800b23c <MPU6050_Init+0x12c>)
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	2b68      	cmp	r3, #104	@ 0x68
 800b136:	d140      	bne.n	800b1ba <MPU6050_Init+0xaa>
    {
        Data = 0x00;
 800b138:	2300      	movs	r3, #0
 800b13a:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800b13c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b140:	9302      	str	r3, [sp, #8]
 800b142:	2301      	movs	r3, #1
 800b144:	9301      	str	r3, [sp, #4]
 800b146:	f107 031b 	add.w	r3, r7, #27
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	2301      	movs	r3, #1
 800b14e:	226b      	movs	r2, #107	@ 0x6b
 800b150:	21d0      	movs	r1, #208	@ 0xd0
 800b152:	483b      	ldr	r0, [pc, #236]	@ (800b240 <MPU6050_Init+0x130>)
 800b154:	f7f8 ff9c 	bl	8004090 <HAL_I2C_Mem_Write>

        Data = 0x07;
 800b158:	2307      	movs	r3, #7
 800b15a:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800b15c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b160:	9302      	str	r3, [sp, #8]
 800b162:	2301      	movs	r3, #1
 800b164:	9301      	str	r3, [sp, #4]
 800b166:	f107 031b 	add.w	r3, r7, #27
 800b16a:	9300      	str	r3, [sp, #0]
 800b16c:	2301      	movs	r3, #1
 800b16e:	2219      	movs	r2, #25
 800b170:	21d0      	movs	r1, #208	@ 0xd0
 800b172:	4833      	ldr	r0, [pc, #204]	@ (800b240 <MPU6050_Init+0x130>)
 800b174:	f7f8 ff8c 	bl	8004090 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b178:	2300      	movs	r3, #0
 800b17a:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b17c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b180:	9302      	str	r3, [sp, #8]
 800b182:	2301      	movs	r3, #1
 800b184:	9301      	str	r3, [sp, #4]
 800b186:	f107 031b 	add.w	r3, r7, #27
 800b18a:	9300      	str	r3, [sp, #0]
 800b18c:	2301      	movs	r3, #1
 800b18e:	221c      	movs	r2, #28
 800b190:	21d0      	movs	r1, #208	@ 0xd0
 800b192:	482b      	ldr	r0, [pc, #172]	@ (800b240 <MPU6050_Init+0x130>)
 800b194:	f7f8 ff7c 	bl	8004090 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b198:	2300      	movs	r3, #0
 800b19a:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b19c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b1a0:	9302      	str	r3, [sp, #8]
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	f107 031b 	add.w	r3, r7, #27
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	221b      	movs	r2, #27
 800b1b0:	21d0      	movs	r1, #208	@ 0xd0
 800b1b2:	4823      	ldr	r0, [pc, #140]	@ (800b240 <MPU6050_Init+0x130>)
 800b1b4:	f7f8 ff6c 	bl	8004090 <HAL_I2C_Mem_Write>
    	}
    		MX_I2C1_Init();
    		MPU6050_Init();
    }

}
 800b1b8:	e03c      	b.n	800b234 <MPU6050_Init+0x124>
    	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1ba:	1d3b      	adds	r3, r7, #4
 800b1bc:	2200      	movs	r2, #0
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	605a      	str	r2, [r3, #4]
 800b1c2:	609a      	str	r2, [r3, #8]
 800b1c4:	60da      	str	r2, [r3, #12]
 800b1c6:	611a      	str	r2, [r3, #16]
        HAL_I2C_DeInit(&hi2c1);
 800b1c8:	481d      	ldr	r0, [pc, #116]	@ (800b240 <MPU6050_Init+0x130>)
 800b1ca:	f7f8 ff31 	bl	8004030 <HAL_I2C_DeInit>
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800b1ce:	2311      	movs	r3, #17
 800b1d0:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800b1d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b1d6:	607b      	str	r3, [r7, #4]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b1e0:	1d3b      	adds	r3, r7, #4
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	4817      	ldr	r0, [pc, #92]	@ (800b244 <MPU6050_Init+0x134>)
 800b1e6:	f7f8 fb5d 	bl	80038a4 <HAL_GPIO_Init>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1f0:	4814      	ldr	r0, [pc, #80]	@ (800b244 <MPU6050_Init+0x134>)
 800b1f2:	f7f8 fdbf 	bl	8003d74 <HAL_GPIO_WritePin>
    	for (int i = 0; i < 10; i++) {
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	61fb      	str	r3, [r7, #28]
 800b1fa:	e014      	b.n	800b226 <MPU6050_Init+0x116>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b202:	4810      	ldr	r0, [pc, #64]	@ (800b244 <MPU6050_Init+0x134>)
 800b204:	f7f8 fdb6 	bl	8003d74 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b208:	2014      	movs	r0, #20
 800b20a:	f7f7 fe13 	bl	8002e34 <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b20e:	2200      	movs	r2, #0
 800b210:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b214:	480b      	ldr	r0, [pc, #44]	@ (800b244 <MPU6050_Init+0x134>)
 800b216:	f7f8 fdad 	bl	8003d74 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b21a:	2014      	movs	r0, #20
 800b21c:	f7f7 fe0a 	bl	8002e34 <HAL_Delay>
    	for (int i = 0; i < 10; i++) {
 800b220:	69fb      	ldr	r3, [r7, #28]
 800b222:	3301      	adds	r3, #1
 800b224:	61fb      	str	r3, [r7, #28]
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	2b09      	cmp	r3, #9
 800b22a:	dde7      	ble.n	800b1fc <MPU6050_Init+0xec>
    		MX_I2C1_Init();
 800b22c:	f7f6 fc1a 	bl	8001a64 <MX_I2C1_Init>
    		MPU6050_Init();
 800b230:	f7ff ff6e 	bl	800b110 <MPU6050_Init>
}
 800b234:	bf00      	nop
 800b236:	3720      	adds	r7, #32
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	2000c1b0 	.word	0x2000c1b0
 800b240:	20006b58 	.word	0x20006b58
 800b244:	40020400 	.word	0x40020400

0800b248 <MPU6050_Read_Gyro>:
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
}

void MPU6050_Read_Gyro(MPU6050_t *DataStruct)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b088      	sub	sp, #32
 800b24c:	af04      	add	r7, sp, #16
 800b24e:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 800b250:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b254:	9302      	str	r3, [sp, #8]
 800b256:	2306      	movs	r3, #6
 800b258:	9301      	str	r3, [sp, #4]
 800b25a:	f107 0308 	add.w	r3, r7, #8
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	2301      	movs	r3, #1
 800b262:	2243      	movs	r2, #67	@ 0x43
 800b264:	21d0      	movs	r1, #208	@ 0xd0
 800b266:	482c      	ldr	r0, [pc, #176]	@ (800b318 <MPU6050_Read_Gyro+0xd0>)
 800b268:	f7f9 f80c 	bl	8004284 <HAL_I2C_Mem_Read>

    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b26c:	7a3b      	ldrb	r3, [r7, #8]
 800b26e:	b21b      	sxth	r3, r3
 800b270:	021b      	lsls	r3, r3, #8
 800b272:	b21a      	sxth	r2, r3
 800b274:	7a7b      	ldrb	r3, [r7, #9]
 800b276:	b21b      	sxth	r3, r3
 800b278:	4313      	orrs	r3, r2
 800b27a:	b21a      	sxth	r2, r3
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b280:	7abb      	ldrb	r3, [r7, #10]
 800b282:	b21b      	sxth	r3, r3
 800b284:	021b      	lsls	r3, r3, #8
 800b286:	b21a      	sxth	r2, r3
 800b288:	7afb      	ldrb	r3, [r7, #11]
 800b28a:	b21b      	sxth	r3, r3
 800b28c:	4313      	orrs	r3, r2
 800b28e:	b21a      	sxth	r2, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b294:	7b3b      	ldrb	r3, [r7, #12]
 800b296:	b21b      	sxth	r3, r3
 800b298:	021b      	lsls	r3, r3, #8
 800b29a:	b21a      	sxth	r2, r3
 800b29c:	7b7b      	ldrb	r3, [r7, #13]
 800b29e:	b21b      	sxth	r3, r3
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	b21a      	sxth	r2, r3
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	849a      	strh	r2, [r3, #36]	@ 0x24
    /*** convert the RAW values into dps (?/s)
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 131.0
         for more details check GYRO_CONFIG Register              ****/

    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7f5 f950 	bl	8000554 <__aeabi_i2d>
 800b2b4:	a316      	add	r3, pc, #88	@ (adr r3, 800b310 <MPU6050_Read_Gyro+0xc8>)
 800b2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ba:	f7f5 fadf 	bl	800087c <__aeabi_ddiv>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	460b      	mov	r3, r1
 800b2c2:	6879      	ldr	r1, [r7, #4]
 800b2c4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f7f5 f940 	bl	8000554 <__aeabi_i2d>
 800b2d4:	a30e      	add	r3, pc, #56	@ (adr r3, 800b310 <MPU6050_Read_Gyro+0xc8>)
 800b2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2da:	f7f5 facf 	bl	800087c <__aeabi_ddiv>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	6879      	ldr	r1, [r7, #4]
 800b2e4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7f5 f930 	bl	8000554 <__aeabi_i2d>
 800b2f4:	a306      	add	r3, pc, #24	@ (adr r3, 800b310 <MPU6050_Read_Gyro+0xc8>)
 800b2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fa:	f7f5 fabf 	bl	800087c <__aeabi_ddiv>
 800b2fe:	4602      	mov	r2, r0
 800b300:	460b      	mov	r3, r1
 800b302:	6879      	ldr	r1, [r7, #4]
 800b304:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 800b308:	bf00      	nop
 800b30a:	3710      	adds	r7, #16
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}
 800b310:	00000000 	.word	0x00000000
 800b314:	40606000 	.word	0x40606000
 800b318:	20006b58 	.word	0x20006b58

0800b31c <MPU6050_CalibGz>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}


void  MPU6050_CalibGz(MPU6050_t *DataStruct,uint16_t samples){
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b086      	sub	sp, #24
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	460b      	mov	r3, r1
 800b326:	807b      	strh	r3, [r7, #2]
	double sum = 0.0;
 800b328:	f04f 0200 	mov.w	r2, #0
 800b32c:	f04f 0300 	mov.w	r3, #0
 800b330:	e9c7 2304 	strd	r2, r3, [r7, #16]
	DataStruct->Gz_bias = 0 ;
 800b334:	6879      	ldr	r1, [r7, #4]
 800b336:	f04f 0200 	mov.w	r2, #0
 800b33a:	f04f 0300 	mov.w	r3, #0
 800b33e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	for (uint16_t i = 0; i < samples; i++) {
 800b342:	2300      	movs	r3, #0
 800b344:	81fb      	strh	r3, [r7, #14]
 800b346:	e01b      	b.n	800b380 <MPU6050_CalibGz+0x64>
        MPU6050_Read_Gyro(DataStruct);
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f7ff ff7d 	bl	800b248 <MPU6050_Read_Gyro>

        float gz_dps = DataStruct->Gz;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b354:	4610      	mov	r0, r2
 800b356:	4619      	mov	r1, r3
 800b358:	f7f5 fc5e 	bl	8000c18 <__aeabi_d2f>
 800b35c:	4603      	mov	r3, r0
 800b35e:	60bb      	str	r3, [r7, #8]

        sum += gz_dps;
 800b360:	68b8      	ldr	r0, [r7, #8]
 800b362:	f7f5 f909 	bl	8000578 <__aeabi_f2d>
 800b366:	4602      	mov	r2, r0
 800b368:	460b      	mov	r3, r1
 800b36a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b36e:	f7f4 ffa5 	bl	80002bc <__adddf3>
 800b372:	4602      	mov	r2, r0
 800b374:	460b      	mov	r3, r1
 800b376:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (uint16_t i = 0; i < samples; i++) {
 800b37a:	89fb      	ldrh	r3, [r7, #14]
 800b37c:	3301      	adds	r3, #1
 800b37e:	81fb      	strh	r3, [r7, #14]
 800b380:	89fa      	ldrh	r2, [r7, #14]
 800b382:	887b      	ldrh	r3, [r7, #2]
 800b384:	429a      	cmp	r2, r3
 800b386:	d3df      	bcc.n	800b348 <MPU6050_CalibGz+0x2c>
		  // HAL_Delay(1);
	}
	DataStruct->Gz_bias = (float)(sum / samples);
 800b388:	887b      	ldrh	r3, [r7, #2]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f5 f8e2 	bl	8000554 <__aeabi_i2d>
 800b390:	4602      	mov	r2, r0
 800b392:	460b      	mov	r3, r1
 800b394:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b398:	f7f5 fa70 	bl	800087c <__aeabi_ddiv>
 800b39c:	4602      	mov	r2, r0
 800b39e:	460b      	mov	r3, r1
 800b3a0:	4610      	mov	r0, r2
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	f7f5 fc38 	bl	8000c18 <__aeabi_d2f>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f7f5 f8e4 	bl	8000578 <__aeabi_f2d>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	6879      	ldr	r1, [r7, #4]
 800b3b6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
}
 800b3ba:	bf00      	nop
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	0000      	movs	r0, r0
 800b3c4:	0000      	movs	r0, r0
	...

0800b3c8 <MPU6050_Read_All>:


void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 800b3c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3cc:	ed2d 8b02 	vpush	{d8}
 800b3d0:	b094      	sub	sp, #80	@ 0x50
 800b3d2:	af04      	add	r7, sp, #16
 800b3d4:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800b3d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b3da:	9302      	str	r3, [sp, #8]
 800b3dc:	230e      	movs	r3, #14
 800b3de:	9301      	str	r3, [sp, #4]
 800b3e0:	f107 0308 	add.w	r3, r7, #8
 800b3e4:	9300      	str	r3, [sp, #0]
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	223b      	movs	r2, #59	@ 0x3b
 800b3ea:	21d0      	movs	r1, #208	@ 0xd0
 800b3ec:	4892      	ldr	r0, [pc, #584]	@ (800b638 <MPU6050_Read_All+0x270>)
 800b3ee:	f7f8 ff49 	bl	8004284 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b3f2:	7a3b      	ldrb	r3, [r7, #8]
 800b3f4:	b21b      	sxth	r3, r3
 800b3f6:	021b      	lsls	r3, r3, #8
 800b3f8:	b21a      	sxth	r2, r3
 800b3fa:	7a7b      	ldrb	r3, [r7, #9]
 800b3fc:	b21b      	sxth	r3, r3
 800b3fe:	4313      	orrs	r3, r2
 800b400:	b21a      	sxth	r2, r3
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b406:	7abb      	ldrb	r3, [r7, #10]
 800b408:	b21b      	sxth	r3, r3
 800b40a:	021b      	lsls	r3, r3, #8
 800b40c:	b21a      	sxth	r2, r3
 800b40e:	7afb      	ldrb	r3, [r7, #11]
 800b410:	b21b      	sxth	r3, r3
 800b412:	4313      	orrs	r3, r2
 800b414:	b21a      	sxth	r2, r3
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b41a:	7b3b      	ldrb	r3, [r7, #12]
 800b41c:	b21b      	sxth	r3, r3
 800b41e:	021b      	lsls	r3, r3, #8
 800b420:	b21a      	sxth	r2, r3
 800b422:	7b7b      	ldrb	r3, [r7, #13]
 800b424:	b21b      	sxth	r3, r3
 800b426:	4313      	orrs	r3, r2
 800b428:	b21a      	sxth	r2, r3
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800b42e:	7bbb      	ldrb	r3, [r7, #14]
 800b430:	b21b      	sxth	r3, r3
 800b432:	021b      	lsls	r3, r3, #8
 800b434:	b21a      	sxth	r2, r3
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	b21b      	sxth	r3, r3
 800b43a:	4313      	orrs	r3, r2
 800b43c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800b43e:	7c3b      	ldrb	r3, [r7, #16]
 800b440:	b21b      	sxth	r3, r3
 800b442:	021b      	lsls	r3, r3, #8
 800b444:	b21a      	sxth	r2, r3
 800b446:	7c7b      	ldrb	r3, [r7, #17]
 800b448:	b21b      	sxth	r3, r3
 800b44a:	4313      	orrs	r3, r2
 800b44c:	b21a      	sxth	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800b452:	7cbb      	ldrb	r3, [r7, #18]
 800b454:	b21b      	sxth	r3, r3
 800b456:	021b      	lsls	r3, r3, #8
 800b458:	b21a      	sxth	r2, r3
 800b45a:	7cfb      	ldrb	r3, [r7, #19]
 800b45c:	b21b      	sxth	r3, r3
 800b45e:	4313      	orrs	r3, r2
 800b460:	b21a      	sxth	r2, r3
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800b466:	7d3b      	ldrb	r3, [r7, #20]
 800b468:	b21b      	sxth	r3, r3
 800b46a:	021b      	lsls	r3, r3, #8
 800b46c:	b21a      	sxth	r2, r3
 800b46e:	7d7b      	ldrb	r3, [r7, #21]
 800b470:	b21b      	sxth	r3, r3
 800b472:	4313      	orrs	r3, r2
 800b474:	b21a      	sxth	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b480:	4618      	mov	r0, r3
 800b482:	f7f5 f867 	bl	8000554 <__aeabi_i2d>
 800b486:	f04f 0200 	mov.w	r2, #0
 800b48a:	4b6c      	ldr	r3, [pc, #432]	@ (800b63c <MPU6050_Read_All+0x274>)
 800b48c:	f7f5 f9f6 	bl	800087c <__aeabi_ddiv>
 800b490:	4602      	mov	r2, r0
 800b492:	460b      	mov	r3, r1
 800b494:	6879      	ldr	r1, [r7, #4]
 800b496:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7f5 f857 	bl	8000554 <__aeabi_i2d>
 800b4a6:	f04f 0200 	mov.w	r2, #0
 800b4aa:	4b64      	ldr	r3, [pc, #400]	@ (800b63c <MPU6050_Read_All+0x274>)
 800b4ac:	f7f5 f9e6 	bl	800087c <__aeabi_ddiv>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	6879      	ldr	r1, [r7, #4]
 800b4b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f7f5 f847 	bl	8000554 <__aeabi_i2d>
 800b4c6:	a356      	add	r3, pc, #344	@ (adr r3, 800b620 <MPU6050_Read_All+0x258>)
 800b4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4cc:	f7f5 f9d6 	bl	800087c <__aeabi_ddiv>
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	460b      	mov	r3, r1
 800b4d4:	6879      	ldr	r1, [r7, #4]
 800b4d6:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800b4da:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b4de:	ee07 3a90 	vmov	s15, r3
 800b4e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b4e6:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800b640 <MPU6050_Read_All+0x278>
 800b4ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b4ee:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800b644 <MPU6050_Read_All+0x27c>
 800b4f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b502:	4618      	mov	r0, r3
 800b504:	f7f5 f826 	bl	8000554 <__aeabi_i2d>
 800b508:	a347      	add	r3, pc, #284	@ (adr r3, 800b628 <MPU6050_Read_All+0x260>)
 800b50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50e:	f7f5 f9b5 	bl	800087c <__aeabi_ddiv>
 800b512:	4602      	mov	r2, r0
 800b514:	460b      	mov	r3, r1
 800b516:	6879      	ldr	r1, [r7, #4]
 800b518:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b522:	4618      	mov	r0, r3
 800b524:	f7f5 f816 	bl	8000554 <__aeabi_i2d>
 800b528:	a33f      	add	r3, pc, #252	@ (adr r3, 800b628 <MPU6050_Read_All+0x260>)
 800b52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52e:	f7f5 f9a5 	bl	800087c <__aeabi_ddiv>
 800b532:	4602      	mov	r2, r0
 800b534:	460b      	mov	r3, r1
 800b536:	6879      	ldr	r1, [r7, #4]
 800b538:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b542:	4618      	mov	r0, r3
 800b544:	f7f5 f806 	bl	8000554 <__aeabi_i2d>
 800b548:	a337      	add	r3, pc, #220	@ (adr r3, 800b628 <MPU6050_Read_All+0x260>)
 800b54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54e:	f7f5 f995 	bl	800087c <__aeabi_ddiv>
 800b552:	4602      	mov	r2, r0
 800b554:	460b      	mov	r3, r1
 800b556:	6879      	ldr	r1, [r7, #4]
 800b558:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800b55c:	f7f7 fc5e 	bl	8002e1c <HAL_GetTick>
 800b560:	4602      	mov	r2, r0
 800b562:	4b39      	ldr	r3, [pc, #228]	@ (800b648 <MPU6050_Read_All+0x280>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	1ad3      	subs	r3, r2, r3
 800b568:	4618      	mov	r0, r3
 800b56a:	f7f4 ffe3 	bl	8000534 <__aeabi_ui2d>
 800b56e:	f04f 0200 	mov.w	r2, #0
 800b572:	4b36      	ldr	r3, [pc, #216]	@ (800b64c <MPU6050_Read_All+0x284>)
 800b574:	f7f5 f982 	bl	800087c <__aeabi_ddiv>
 800b578:	4602      	mov	r2, r0
 800b57a:	460b      	mov	r3, r1
 800b57c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800b580:	f7f7 fc4c 	bl	8002e1c <HAL_GetTick>
 800b584:	4603      	mov	r3, r0
 800b586:	4a30      	ldr	r2, [pc, #192]	@ (800b648 <MPU6050_Read_All+0x280>)
 800b588:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b590:	461a      	mov	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b598:	fb03 f202 	mul.w	r2, r3, r2
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b5aa:	fb01 f303 	mul.w	r3, r1, r3
 800b5ae:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7f4 ffcf 	bl	8000554 <__aeabi_i2d>
 800b5b6:	4602      	mov	r2, r0
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	ec43 2b10 	vmov	d0, r2, r3
 800b5be:	f012 fad1 	bl	801db64 <sqrt>
 800b5c2:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800b5c6:	f04f 0200 	mov.w	r2, #0
 800b5ca:	f04f 0300 	mov.w	r3, #0
 800b5ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b5d2:	f7f5 fa91 	bl	8000af8 <__aeabi_dcmpeq>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d139      	bne.n	800b650 <MPU6050_Read_All+0x288>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7f4 ffb6 	bl	8000554 <__aeabi_i2d>
 800b5e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b5ec:	f7f5 f946 	bl	800087c <__aeabi_ddiv>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	ec43 2b17 	vmov	d7, r2, r3
 800b5f8:	eeb0 0a47 	vmov.f32	s0, s14
 800b5fc:	eef0 0a67 	vmov.f32	s1, s15
 800b600:	f012 fade 	bl	801dbc0 <atan>
 800b604:	ec51 0b10 	vmov	r0, r1, d0
 800b608:	a309      	add	r3, pc, #36	@ (adr r3, 800b630 <MPU6050_Read_All+0x268>)
 800b60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60e:	f7f5 f80b 	bl	8000628 <__aeabi_dmul>
 800b612:	4602      	mov	r2, r0
 800b614:	460b      	mov	r3, r1
 800b616:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800b61a:	e01f      	b.n	800b65c <MPU6050_Read_All+0x294>
 800b61c:	f3af 8000 	nop.w
 800b620:	00000000 	.word	0x00000000
 800b624:	40cc2900 	.word	0x40cc2900
 800b628:	00000000 	.word	0x00000000
 800b62c:	40606000 	.word	0x40606000
 800b630:	1a63c1f8 	.word	0x1a63c1f8
 800b634:	404ca5dc 	.word	0x404ca5dc
 800b638:	20006b58 	.word	0x20006b58
 800b63c:	40d00000 	.word	0x40d00000
 800b640:	43aa0000 	.word	0x43aa0000
 800b644:	42121eb8 	.word	0x42121eb8
 800b648:	2000c1ac 	.word	0x2000c1ac
 800b64c:	408f4000 	.word	0x408f4000
    }
    else
    {
        roll = 0.0;
 800b650:	f04f 0200 	mov.w	r2, #0
 800b654:	f04f 0300 	mov.w	r3, #0
 800b658:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b662:	425b      	negs	r3, r3
 800b664:	4618      	mov	r0, r3
 800b666:	f7f4 ff75 	bl	8000554 <__aeabi_i2d>
 800b66a:	ec41 0b18 	vmov	d8, r0, r1
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b674:	4618      	mov	r0, r3
 800b676:	f7f4 ff6d 	bl	8000554 <__aeabi_i2d>
 800b67a:	4602      	mov	r2, r0
 800b67c:	460b      	mov	r3, r1
 800b67e:	ec43 2b11 	vmov	d1, r2, r3
 800b682:	eeb0 0a48 	vmov.f32	s0, s16
 800b686:	eef0 0a68 	vmov.f32	s1, s17
 800b68a:	f012 fa69 	bl	801db60 <atan2>
 800b68e:	ec51 0b10 	vmov	r0, r1, d0
 800b692:	a359      	add	r3, pc, #356	@ (adr r3, 800b7f8 <MPU6050_Read_All+0x430>)
 800b694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b698:	f7f4 ffc6 	bl	8000628 <__aeabi_dmul>
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800b6a4:	f04f 0200 	mov.w	r2, #0
 800b6a8:	4b4f      	ldr	r3, [pc, #316]	@ (800b7e8 <MPU6050_Read_All+0x420>)
 800b6aa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b6ae:	f7f5 fa2d 	bl	8000b0c <__aeabi_dcmplt>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00a      	beq.n	800b6ce <MPU6050_Read_All+0x306>
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b6be:	f04f 0200 	mov.w	r2, #0
 800b6c2:	4b4a      	ldr	r3, [pc, #296]	@ (800b7ec <MPU6050_Read_All+0x424>)
 800b6c4:	f7f5 fa40 	bl	8000b48 <__aeabi_dcmpgt>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d114      	bne.n	800b6f8 <MPU6050_Read_All+0x330>
 800b6ce:	f04f 0200 	mov.w	r2, #0
 800b6d2:	4b46      	ldr	r3, [pc, #280]	@ (800b7ec <MPU6050_Read_All+0x424>)
 800b6d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b6d8:	f7f5 fa36 	bl	8000b48 <__aeabi_dcmpgt>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d015      	beq.n	800b70e <MPU6050_Read_All+0x346>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b6e8:	f04f 0200 	mov.w	r2, #0
 800b6ec:	4b3e      	ldr	r3, [pc, #248]	@ (800b7e8 <MPU6050_Read_All+0x420>)
 800b6ee:	f7f5 fa0d 	bl	8000b0c <__aeabi_dcmplt>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d00a      	beq.n	800b70e <MPU6050_Read_All+0x346>
    {
        KalmanY.angle = pitch;
 800b6f8:	493d      	ldr	r1, [pc, #244]	@ (800b7f0 <MPU6050_Read_All+0x428>)
 800b6fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b6fe:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800b702:	6879      	ldr	r1, [r7, #4]
 800b704:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b708:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800b70c:	e014      	b.n	800b738 <MPU6050_Read_All+0x370>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 800b714:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b718:	eeb0 1a47 	vmov.f32	s2, s14
 800b71c:	eef0 1a67 	vmov.f32	s3, s15
 800b720:	ed97 0b06 	vldr	d0, [r7, #24]
 800b724:	4832      	ldr	r0, [pc, #200]	@ (800b7f0 <MPU6050_Read_All+0x428>)
 800b726:	f000 f86b 	bl	800b800 <Kalman_getAngle>
 800b72a:	eeb0 7a40 	vmov.f32	s14, s0
 800b72e:	eef0 7a60 	vmov.f32	s15, s1
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800b73e:	4692      	mov	sl, r2
 800b740:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800b744:	f04f 0200 	mov.w	r2, #0
 800b748:	4b28      	ldr	r3, [pc, #160]	@ (800b7ec <MPU6050_Read_All+0x424>)
 800b74a:	4650      	mov	r0, sl
 800b74c:	4659      	mov	r1, fp
 800b74e:	f7f5 f9fb 	bl	8000b48 <__aeabi_dcmpgt>
 800b752:	4603      	mov	r3, r0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d008      	beq.n	800b76a <MPU6050_Read_All+0x3a2>
        DataStruct->Gx = -DataStruct->Gx;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b75e:	4614      	mov	r4, r2
 800b760:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800b770:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b774:	eeb0 1a47 	vmov.f32	s2, s14
 800b778:	eef0 1a67 	vmov.f32	s3, s15
 800b77c:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800b780:	481c      	ldr	r0, [pc, #112]	@ (800b7f4 <MPU6050_Read_All+0x42c>)
 800b782:	f000 f83d 	bl	800b800 <Kalman_getAngle>
 800b786:	eeb0 7a40 	vmov.f32	s14, s0
 800b78a:	eef0 7a60 	vmov.f32	s15, s1
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50

    DataStruct->Yaw += (-(DataStruct->Gz - DataStruct->Gz_bias)) * dt;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	@ 0x60
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800b7a6:	f7f4 fd87 	bl	80002b8 <__aeabi_dsub>
 800b7aa:	4602      	mov	r2, r0
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	4690      	mov	r8, r2
 800b7b0:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800b7b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b7b8:	4640      	mov	r0, r8
 800b7ba:	4649      	mov	r1, r9
 800b7bc:	f7f4 ff34 	bl	8000628 <__aeabi_dmul>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	4629      	mov	r1, r5
 800b7c8:	f7f4 fd78 	bl	80002bc <__adddf3>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	6879      	ldr	r1, [r7, #4]
 800b7d2:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
}
 800b7d6:	bf00      	nop
 800b7d8:	3740      	adds	r7, #64	@ 0x40
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	ecbd 8b02 	vpop	{d8}
 800b7e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7e4:	f3af 8000 	nop.w
 800b7e8:	c0568000 	.word	0xc0568000
 800b7ec:	40568000 	.word	0x40568000
 800b7f0:	20000068 	.word	0x20000068
 800b7f4:	20000020 	.word	0x20000020
 800b7f8:	1a63c1f8 	.word	0x1a63c1f8
 800b7fc:	404ca5dc 	.word	0x404ca5dc

0800b800 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800b800:	b5b0      	push	{r4, r5, r7, lr}
 800b802:	b096      	sub	sp, #88	@ 0x58
 800b804:	af00      	add	r7, sp, #0
 800b806:	61f8      	str	r0, [r7, #28]
 800b808:	ed87 0b04 	vstr	d0, [r7, #16]
 800b80c:	ed87 1b02 	vstr	d1, [r7, #8]
 800b810:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b81a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b81e:	f7f4 fd4b 	bl	80002b8 <__aeabi_dsub>
 800b822:	4602      	mov	r2, r0
 800b824:	460b      	mov	r3, r1
 800b826:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b830:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b834:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b838:	f7f4 fef6 	bl	8000628 <__aeabi_dmul>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	4620      	mov	r0, r4
 800b842:	4629      	mov	r1, r5
 800b844:	f7f4 fd3a 	bl	80002bc <__adddf3>
 800b848:	4602      	mov	r2, r0
 800b84a:	460b      	mov	r3, r1
 800b84c:	69f9      	ldr	r1, [r7, #28]
 800b84e:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800b852:	69fb      	ldr	r3, [r7, #28]
 800b854:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b858:	69fb      	ldr	r3, [r7, #28]
 800b85a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b85e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b862:	f7f4 fee1 	bl	8000628 <__aeabi_dmul>
 800b866:	4602      	mov	r2, r0
 800b868:	460b      	mov	r3, r1
 800b86a:	4610      	mov	r0, r2
 800b86c:	4619      	mov	r1, r3
 800b86e:	69fb      	ldr	r3, [r7, #28]
 800b870:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b874:	f7f4 fd20 	bl	80002b8 <__aeabi_dsub>
 800b878:	4602      	mov	r2, r0
 800b87a:	460b      	mov	r3, r1
 800b87c:	4610      	mov	r0, r2
 800b87e:	4619      	mov	r1, r3
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b886:	f7f4 fd17 	bl	80002b8 <__aeabi_dsub>
 800b88a:	4602      	mov	r2, r0
 800b88c:	460b      	mov	r3, r1
 800b88e:	4610      	mov	r0, r2
 800b890:	4619      	mov	r1, r3
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b898:	f7f4 fd10 	bl	80002bc <__adddf3>
 800b89c:	4602      	mov	r2, r0
 800b89e:	460b      	mov	r3, r1
 800b8a0:	4610      	mov	r0, r2
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8a8:	f7f4 febe 	bl	8000628 <__aeabi_dmul>
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	f7f4 fd02 	bl	80002bc <__adddf3>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	69f9      	ldr	r1, [r7, #28]
 800b8be:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800b8c2:	69fb      	ldr	r3, [r7, #28]
 800b8c4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b8ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8d2:	f7f4 fea9 	bl	8000628 <__aeabi_dmul>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	460b      	mov	r3, r1
 800b8da:	4620      	mov	r0, r4
 800b8dc:	4629      	mov	r1, r5
 800b8de:	f7f4 fceb 	bl	80002b8 <__aeabi_dsub>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	69f9      	ldr	r1, [r7, #28]
 800b8e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 800b8ec:	69fb      	ldr	r3, [r7, #28]
 800b8ee:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b8f2:	69fb      	ldr	r3, [r7, #28]
 800b8f4:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b8f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8fc:	f7f4 fe94 	bl	8000628 <__aeabi_dmul>
 800b900:	4602      	mov	r2, r0
 800b902:	460b      	mov	r3, r1
 800b904:	4620      	mov	r0, r4
 800b906:	4629      	mov	r1, r5
 800b908:	f7f4 fcd6 	bl	80002b8 <__aeabi_dsub>
 800b90c:	4602      	mov	r2, r0
 800b90e:	460b      	mov	r3, r1
 800b910:	69f9      	ldr	r1, [r7, #28]
 800b912:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800b916:	69fb      	ldr	r3, [r7, #28]
 800b918:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b91c:	69fb      	ldr	r3, [r7, #28]
 800b91e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800b922:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b926:	f7f4 fe7f 	bl	8000628 <__aeabi_dmul>
 800b92a:	4602      	mov	r2, r0
 800b92c:	460b      	mov	r3, r1
 800b92e:	4620      	mov	r0, r4
 800b930:	4629      	mov	r1, r5
 800b932:	f7f4 fcc3 	bl	80002bc <__adddf3>
 800b936:	4602      	mov	r2, r0
 800b938:	460b      	mov	r3, r1
 800b93a:	69f9      	ldr	r1, [r7, #28]
 800b93c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b94c:	f7f4 fcb6 	bl	80002bc <__adddf3>
 800b950:	4602      	mov	r2, r0
 800b952:	460b      	mov	r3, r1
 800b954:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b95e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b962:	f7f4 ff8b 	bl	800087c <__aeabi_ddiv>
 800b966:	4602      	mov	r2, r0
 800b968:	460b      	mov	r3, r1
 800b96a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800b96e:	69fb      	ldr	r3, [r7, #28]
 800b970:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b978:	f7f4 ff80 	bl	800087c <__aeabi_ddiv>
 800b97c:	4602      	mov	r2, r0
 800b97e:	460b      	mov	r3, r1
 800b980:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 800b984:	69fb      	ldr	r3, [r7, #28]
 800b986:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b98a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b98e:	f7f4 fc93 	bl	80002b8 <__aeabi_dsub>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b9a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b9a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b9a8:	f7f4 fe3e 	bl	8000628 <__aeabi_dmul>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	4629      	mov	r1, r5
 800b9b4:	f7f4 fc82 	bl	80002bc <__adddf3>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	69f9      	ldr	r1, [r7, #28]
 800b9be:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800b9c2:	69fb      	ldr	r3, [r7, #28]
 800b9c4:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800b9c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b9cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b9d0:	f7f4 fe2a 	bl	8000628 <__aeabi_dmul>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	4620      	mov	r0, r4
 800b9da:	4629      	mov	r1, r5
 800b9dc:	f7f4 fc6e 	bl	80002bc <__adddf3>
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	69f9      	ldr	r1, [r7, #28]
 800b9e6:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800b9ea:	69fb      	ldr	r3, [r7, #28]
 800b9ec:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b9f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 800b9f4:	69fb      	ldr	r3, [r7, #28]
 800b9f6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b9fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800ba04:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ba08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ba0c:	f7f4 fe0c 	bl	8000628 <__aeabi_dmul>
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	4620      	mov	r0, r4
 800ba16:	4629      	mov	r1, r5
 800ba18:	f7f4 fc4e 	bl	80002b8 <__aeabi_dsub>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	460b      	mov	r3, r1
 800ba20:	69f9      	ldr	r1, [r7, #28]
 800ba22:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800ba2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ba30:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ba34:	f7f4 fdf8 	bl	8000628 <__aeabi_dmul>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	4629      	mov	r1, r5
 800ba40:	f7f4 fc3a 	bl	80002b8 <__aeabi_dsub>
 800ba44:	4602      	mov	r2, r0
 800ba46:	460b      	mov	r3, r1
 800ba48:	69f9      	ldr	r1, [r7, #28]
 800ba4a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800ba4e:	69fb      	ldr	r3, [r7, #28]
 800ba50:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800ba54:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800ba58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ba5c:	f7f4 fde4 	bl	8000628 <__aeabi_dmul>
 800ba60:	4602      	mov	r2, r0
 800ba62:	460b      	mov	r3, r1
 800ba64:	4620      	mov	r0, r4
 800ba66:	4629      	mov	r1, r5
 800ba68:	f7f4 fc26 	bl	80002b8 <__aeabi_dsub>
 800ba6c:	4602      	mov	r2, r0
 800ba6e:	460b      	mov	r3, r1
 800ba70:	69f9      	ldr	r1, [r7, #28]
 800ba72:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800ba7c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800ba80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ba84:	f7f4 fdd0 	bl	8000628 <__aeabi_dmul>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	4629      	mov	r1, r5
 800ba90:	f7f4 fc12 	bl	80002b8 <__aeabi_dsub>
 800ba94:	4602      	mov	r2, r0
 800ba96:	460b      	mov	r3, r1
 800ba98:	69f9      	ldr	r1, [r7, #28]
 800ba9a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800ba9e:	69fb      	ldr	r3, [r7, #28]
 800baa0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800baa4:	ec43 2b17 	vmov	d7, r2, r3
};
 800baa8:	eeb0 0a47 	vmov.f32	s0, s14
 800baac:	eef0 0a67 	vmov.f32	s1, s15
 800bab0:	3758      	adds	r7, #88	@ 0x58
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bdb0      	pop	{r4, r5, r7, pc}

0800bab6 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b082      	sub	sp, #8
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac6:	6879      	ldr	r1, [r7, #4]
 800bac8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	6879      	ldr	r1, [r7, #4]
 800bad6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bae6:	f7f5 f82f 	bl	8000b48 <__aeabi_dcmpgt>
 800baea:	4603      	mov	r3, r0
 800baec:	2b00      	cmp	r3, #0
 800baee:	d006      	beq.n	800bafe <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800baf6:	6879      	ldr	r1, [r7, #4]
 800baf8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800bafc:	e011      	b.n	800bb22 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb0a:	f7f4 ffff 	bl	8000b0c <__aeabi_dcmplt>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d100      	bne.n	800bb16 <PID_Init+0x60>
}
 800bb14:	e005      	b.n	800bb22 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb1c:	6879      	ldr	r1, [r7, #4]
 800bb1e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800bb22:	bf00      	nop
 800bb24:	3708      	adds	r7, #8
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	0000      	movs	r0, r0
 800bb2c:	0000      	movs	r0, r0
	...

0800bb30 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b08a      	sub	sp, #40	@ 0x28
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb38:	6239      	str	r1, [r7, #32]
 800bb3a:	61fa      	str	r2, [r7, #28]
 800bb3c:	61bb      	str	r3, [r7, #24]
 800bb3e:	ed87 0b04 	vstr	d0, [r7, #16]
 800bb42:	ed87 1b02 	vstr	d1, [r7, #8]
 800bb46:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4c:	69fa      	ldr	r2, [r7, #28]
 800bb4e:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800bb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb52:	6a3a      	ldr	r2, [r7, #32]
 800bb54:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800bb56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb58:	69ba      	ldr	r2, [r7, #24]
 800bb5a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800bb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5e:	2200      	movs	r2, #0
 800bb60:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800bb62:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800bbb8 <PID+0x88>
 800bb66:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bbc0 <PID+0x90>
 800bb6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb6c:	f000 f934 	bl	800bdd8 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800bb70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb72:	2264      	movs	r2, #100	@ 0x64
 800bb74:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800bb76:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb7e:	f000 fa41 	bl	800c004 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800bb82:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb86:	4619      	mov	r1, r3
 800bb88:	ed97 2b00 	vldr	d2, [r7]
 800bb8c:	ed97 1b02 	vldr	d1, [r7, #8]
 800bb90:	ed97 0b04 	vldr	d0, [r7, #16]
 800bb94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb96:	f000 f98d 	bl	800beb4 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800bb9a:	f7f7 f93f 	bl	8002e1c <HAL_GetTick>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	1ad2      	subs	r2, r2, r3
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	605a      	str	r2, [r3, #4]

}
 800bbaa:	bf00      	nop
 800bbac:	3728      	adds	r7, #40	@ 0x28
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	f3af 8000 	nop.w
 800bbb8:	00000000 	.word	0x00000000
 800bbbc:	406fe000 	.word	0x406fe000
	...

0800bbc8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800bbc8:	b5b0      	push	{r4, r5, r7, lr}
 800bbca:	b08c      	sub	sp, #48	@ 0x30
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	785b      	ldrb	r3, [r3, #1]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d101      	bne.n	800bbdc <PID_Compute+0x14>
	{
		return _FALSE;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	e0db      	b.n	800bd94 <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800bbdc:	f7f7 f91e 	bl	8002e1c <HAL_GetTick>
 800bbe0:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	685b      	ldr	r3, [r3, #4]
 800bbe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbe8:	1ad3      	subs	r3, r2, r3
 800bbea:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	689b      	ldr	r3, [r3, #8]
 800bbf0:	6a3a      	ldr	r2, [r7, #32]
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	f0c0 80cd 	bcc.w	800bd92 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc00:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc08:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc10:	f7f4 fb52 	bl	80002b8 <__aeabi_dsub>
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800bc22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bc26:	f7f4 fb47 	bl	80002b8 <__aeabi_dsub>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bc3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bc42:	f7f4 fcf1 	bl	8000628 <__aeabi_dmul>
 800bc46:	4602      	mov	r2, r0
 800bc48:	460b      	mov	r3, r1
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	f7f4 fb35 	bl	80002bc <__adddf3>
 800bc52:	4602      	mov	r2, r0
 800bc54:	460b      	mov	r3, r1
 800bc56:	6879      	ldr	r1, [r7, #4]
 800bc58:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d114      	bne.n	800bc8e <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bc70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc74:	f7f4 fcd8 	bl	8000628 <__aeabi_dmul>
 800bc78:	4602      	mov	r2, r0
 800bc7a:	460b      	mov	r3, r1
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	4629      	mov	r1, r5
 800bc80:	f7f4 fb1a 	bl	80002b8 <__aeabi_dsub>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	6879      	ldr	r1, [r7, #4]
 800bc8a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bc9a:	f7f4 ff55 	bl	8000b48 <__aeabi_dcmpgt>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d006      	beq.n	800bcb2 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcaa:	6879      	ldr	r1, [r7, #4]
 800bcac:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bcb0:	e010      	b.n	800bcd4 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcbe:	f7f4 ff25 	bl	8000b0c <__aeabi_dcmplt>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d005      	beq.n	800bcd4 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcce:	6879      	ldr	r1, [r7, #4]
 800bcd0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d00b      	beq.n	800bcf4 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bce2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bce6:	f7f4 fc9f 	bl	8000628 <__aeabi_dmul>
 800bcea:	4602      	mov	r2, r0
 800bcec:	460b      	mov	r3, r1
 800bcee:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bcf2:	e005      	b.n	800bd00 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bcf4:	f04f 0200 	mov.w	r2, #0
 800bcf8:	f04f 0300 	mov.w	r3, #0
 800bcfc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bd0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd10:	f7f4 fc8a 	bl	8000628 <__aeabi_dmul>
 800bd14:	4602      	mov	r2, r0
 800bd16:	460b      	mov	r3, r1
 800bd18:	4620      	mov	r0, r4
 800bd1a:	4629      	mov	r1, r5
 800bd1c:	f7f4 facc 	bl	80002b8 <__aeabi_dsub>
 800bd20:	4602      	mov	r2, r0
 800bd22:	460b      	mov	r3, r1
 800bd24:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd28:	f7f4 fac8 	bl	80002bc <__adddf3>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	460b      	mov	r3, r1
 800bd30:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd3e:	f7f4 ff03 	bl	8000b48 <__aeabi_dcmpgt>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d005      	beq.n	800bd54 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd4e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd52:	e00e      	b.n	800bd72 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd5e:	f7f4 fed5 	bl	8000b0c <__aeabi_dcmplt>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d004      	beq.n	800bd72 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd6e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bd76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bd7a:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bd7e:	6879      	ldr	r1, [r7, #4]
 800bd80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd84:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd8c:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	e000      	b.n	800bd94 <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800bd92:	2300      	movs	r3, #0
	}

}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3730      	adds	r7, #48	@ 0x30
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bdb0      	pop	{r4, r5, r7, pc}

0800bd9c <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	460b      	mov	r3, r1
 800bda6:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800bda8:	78fb      	ldrb	r3, [r7, #3]
 800bdaa:	2b01      	cmp	r3, #1
 800bdac:	bf0c      	ite	eq
 800bdae:	2301      	moveq	r3, #1
 800bdb0:	2300      	movne	r3, #0
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800bdb6:	7bfb      	ldrb	r3, [r7, #15]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d006      	beq.n	800bdca <PID_SetMode+0x2e>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	785b      	ldrb	r3, [r3, #1]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d102      	bne.n	800bdca <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f7ff fe76 	bl	800bab6 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	7bfa      	ldrb	r2, [r7, #15]
 800bdce:	705a      	strb	r2, [r3, #1]

}
 800bdd0:	bf00      	nop
 800bdd2:	3710      	adds	r7, #16
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b086      	sub	sp, #24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6178      	str	r0, [r7, #20]
 800bde0:	ed87 0b02 	vstr	d0, [r7, #8]
 800bde4:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800bde8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bdf0:	f7f4 fea0 	bl	8000b34 <__aeabi_dcmpge>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d158      	bne.n	800beac <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800bdfa:	6979      	ldr	r1, [r7, #20]
 800bdfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be00:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800be04:	6979      	ldr	r1, [r7, #20]
 800be06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be0a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	785b      	ldrb	r3, [r3, #1]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d04b      	beq.n	800beae <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be24:	f7f4 fe90 	bl	8000b48 <__aeabi_dcmpgt>
 800be28:	4603      	mov	r3, r0
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d007      	beq.n	800be3e <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be38:	e9c1 2300 	strd	r2, r3, [r1]
 800be3c:	e012      	b.n	800be64 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800be3e:	697b      	ldr	r3, [r7, #20]
 800be40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be42:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be4c:	f7f4 fe5e 	bl	8000b0c <__aeabi_dcmplt>
 800be50:	4603      	mov	r3, r0
 800be52:	2b00      	cmp	r3, #0
 800be54:	d006      	beq.n	800be64 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be60:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be70:	f7f4 fe6a 	bl	8000b48 <__aeabi_dcmpgt>
 800be74:	4603      	mov	r3, r0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d006      	beq.n	800be88 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be80:	6979      	ldr	r1, [r7, #20]
 800be82:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800be86:	e012      	b.n	800beae <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800be8e:	697b      	ldr	r3, [r7, #20]
 800be90:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be94:	f7f4 fe3a 	bl	8000b0c <__aeabi_dcmplt>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d007      	beq.n	800beae <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bea4:	6979      	ldr	r1, [r7, #20]
 800bea6:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800beaa:	e000      	b.n	800beae <PID_SetOutputLimits+0xd6>
		return;
 800beac:	bf00      	nop
		}
		else { }

	}

}
 800beae:	3718      	adds	r7, #24
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b08a      	sub	sp, #40	@ 0x28
 800beb8:	af00      	add	r7, sp, #0
 800beba:	61f8      	str	r0, [r7, #28]
 800bebc:	ed87 0b04 	vstr	d0, [r7, #16]
 800bec0:	ed87 1b02 	vstr	d1, [r7, #8]
 800bec4:	ed87 2b00 	vstr	d2, [r7]
 800bec8:	460b      	mov	r3, r1
 800beca:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800becc:	f04f 0200 	mov.w	r2, #0
 800bed0:	f04f 0300 	mov.w	r3, #0
 800bed4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bed8:	f7f4 fe18 	bl	8000b0c <__aeabi_dcmplt>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	f040 8089 	bne.w	800bff6 <PID_SetTunings2+0x142>
 800bee4:	f04f 0200 	mov.w	r2, #0
 800bee8:	f04f 0300 	mov.w	r3, #0
 800beec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bef0:	f7f4 fe0c 	bl	8000b0c <__aeabi_dcmplt>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d17d      	bne.n	800bff6 <PID_SetTunings2+0x142>
 800befa:	f04f 0200 	mov.w	r2, #0
 800befe:	f04f 0300 	mov.w	r3, #0
 800bf02:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf06:	f7f4 fe01 	bl	8000b0c <__aeabi_dcmplt>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d172      	bne.n	800bff6 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bf10:	69fb      	ldr	r3, [r7, #28]
 800bf12:	7efa      	ldrb	r2, [r7, #27]
 800bf14:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bf16:	7efb      	ldrb	r3, [r7, #27]
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	bf0c      	ite	eq
 800bf1c:	2301      	moveq	r3, #1
 800bf1e:	2300      	movne	r3, #0
 800bf20:	b2db      	uxtb	r3, r3
 800bf22:	461a      	mov	r2, r3
 800bf24:	69fb      	ldr	r3, [r7, #28]
 800bf26:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800bf28:	69f9      	ldr	r1, [r7, #28]
 800bf2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf2e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800bf32:	69f9      	ldr	r1, [r7, #28]
 800bf34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf38:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800bf3c:	69f9      	ldr	r1, [r7, #28]
 800bf3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf42:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800bf46:	69fb      	ldr	r3, [r7, #28]
 800bf48:	689b      	ldr	r3, [r3, #8]
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f7f4 faf2 	bl	8000534 <__aeabi_ui2d>
 800bf50:	f04f 0200 	mov.w	r2, #0
 800bf54:	4b2a      	ldr	r3, [pc, #168]	@ (800c000 <PID_SetTunings2+0x14c>)
 800bf56:	f7f4 fc91 	bl	800087c <__aeabi_ddiv>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800bf62:	69f9      	ldr	r1, [r7, #28]
 800bf64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf68:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800bf6c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf74:	f7f4 fb58 	bl	8000628 <__aeabi_dmul>
 800bf78:	4602      	mov	r2, r0
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	69f9      	ldr	r1, [r7, #28]
 800bf7e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800bf82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf86:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf8a:	f7f4 fc77 	bl	800087c <__aeabi_ddiv>
 800bf8e:	4602      	mov	r2, r0
 800bf90:	460b      	mov	r3, r1
 800bf92:	69f9      	ldr	r1, [r7, #28]
 800bf94:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800bf98:	69fb      	ldr	r3, [r7, #28]
 800bf9a:	78db      	ldrb	r3, [r3, #3]
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	d12b      	bne.n	800bff8 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800bfa0:	69fb      	ldr	r3, [r7, #28]
 800bfa2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bfa6:	f04f 0000 	mov.w	r0, #0
 800bfaa:	f04f 0100 	mov.w	r1, #0
 800bfae:	f7f4 f983 	bl	80002b8 <__aeabi_dsub>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	69f9      	ldr	r1, [r7, #28]
 800bfb8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800bfbc:	69fb      	ldr	r3, [r7, #28]
 800bfbe:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800bfc2:	f04f 0000 	mov.w	r0, #0
 800bfc6:	f04f 0100 	mov.w	r1, #0
 800bfca:	f7f4 f975 	bl	80002b8 <__aeabi_dsub>
 800bfce:	4602      	mov	r2, r0
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	69f9      	ldr	r1, [r7, #28]
 800bfd4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bfde:	f04f 0000 	mov.w	r0, #0
 800bfe2:	f04f 0100 	mov.w	r1, #0
 800bfe6:	f7f4 f967 	bl	80002b8 <__aeabi_dsub>
 800bfea:	4602      	mov	r2, r0
 800bfec:	460b      	mov	r3, r1
 800bfee:	69f9      	ldr	r1, [r7, #28]
 800bff0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800bff4:	e000      	b.n	800bff8 <PID_SetTunings2+0x144>
		return;
 800bff6:	bf00      	nop

	}

}
 800bff8:	3728      	adds	r7, #40	@ 0x28
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}
 800bffe:	bf00      	nop
 800c000:	408f4000 	.word	0x408f4000

0800c004 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b082      	sub	sp, #8
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	460b      	mov	r3, r1
 800c00e:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	785b      	ldrb	r3, [r3, #1]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d02e      	beq.n	800c076 <PID_SetControllerDirection+0x72>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	78db      	ldrb	r3, [r3, #3]
 800c01c:	78fa      	ldrb	r2, [r7, #3]
 800c01e:	429a      	cmp	r2, r3
 800c020:	d029      	beq.n	800c076 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c028:	f04f 0000 	mov.w	r0, #0
 800c02c:	f04f 0100 	mov.w	r1, #0
 800c030:	f7f4 f942 	bl	80002b8 <__aeabi_dsub>
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	6879      	ldr	r1, [r7, #4]
 800c03a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800c044:	f04f 0000 	mov.w	r0, #0
 800c048:	f04f 0100 	mov.w	r1, #0
 800c04c:	f7f4 f934 	bl	80002b8 <__aeabi_dsub>
 800c050:	4602      	mov	r2, r0
 800c052:	460b      	mov	r3, r1
 800c054:	6879      	ldr	r1, [r7, #4]
 800c056:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c060:	f04f 0000 	mov.w	r0, #0
 800c064:	f04f 0100 	mov.w	r1, #0
 800c068:	f7f4 f926 	bl	80002b8 <__aeabi_dsub>
 800c06c:	4602      	mov	r2, r0
 800c06e:	460b      	mov	r3, r1
 800c070:	6879      	ldr	r1, [r7, #4]
 800c072:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	78fa      	ldrb	r2, [r7, #3]
 800c07a:	70da      	strb	r2, [r3, #3]

}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800c084:	b5b0      	push	{r4, r5, r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	2b00      	cmp	r3, #0
 800c092:	dd2e      	ble.n	800c0f2 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800c094:	6838      	ldr	r0, [r7, #0]
 800c096:	f7f4 fa5d 	bl	8000554 <__aeabi_i2d>
 800c09a:	4604      	mov	r4, r0
 800c09c:	460d      	mov	r5, r1
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f7f4 fa46 	bl	8000534 <__aeabi_ui2d>
 800c0a8:	4602      	mov	r2, r0
 800c0aa:	460b      	mov	r3, r1
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	4629      	mov	r1, r5
 800c0b0:	f7f4 fbe4 	bl	800087c <__aeabi_ddiv>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	460b      	mov	r3, r1
 800c0b8:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800c0c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0c6:	f7f4 faaf 	bl	8000628 <__aeabi_dmul>
 800c0ca:	4602      	mov	r2, r0
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	6879      	ldr	r1, [r7, #4]
 800c0d0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c0da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0de:	f7f4 fbcd 	bl	800087c <__aeabi_ddiv>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	6879      	ldr	r1, [r7, #4]
 800c0e8:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800c0ec:	683a      	ldr	r2, [r7, #0]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	609a      	str	r2, [r3, #8]

	}

}
 800c0f2:	bf00      	nop
 800c0f4:	3710      	adds	r7, #16
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bdb0      	pop	{r4, r5, r7, pc}
 800c0fa:	0000      	movs	r0, r0
 800c0fc:	0000      	movs	r0, r0
	...

0800c100 <euler_to_quaternion>:
nav_msgs__msg__Odometry odom_msg;
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
geometry_msgs__msg__Twist msg_cmd_vel;

geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 800c100:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c104:	b0aa      	sub	sp, #168	@ 0xa8
 800c106:	af00      	add	r7, sp, #0
 800c108:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c10c:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c110:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    yaw = yaw / RAD_TO_DEG;
 800c114:	a3b5      	add	r3, pc, #724	@ (adr r3, 800c3ec <euler_to_quaternion+0x2ec>)
 800c116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c11e:	f7f4 fbad 	bl	800087c <__aeabi_ddiv>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	e9c7 2308 	strd	r2, r3, [r7, #32]
    roll = roll / RAD_TO_DEG;
 800c12a:	a3b0      	add	r3, pc, #704	@ (adr r3, 800c3ec <euler_to_quaternion+0x2ec>)
 800c12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c130:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c134:	f7f4 fba2 	bl	800087c <__aeabi_ddiv>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    pitch = pitch / RAD_TO_DEG;
 800c140:	a3aa      	add	r3, pc, #680	@ (adr r3, 800c3ec <euler_to_quaternion+0x2ec>)
 800c142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c146:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c14a:	f7f4 fb97 	bl	800087c <__aeabi_ddiv>
 800c14e:	4602      	mov	r2, r0
 800c150:	460b      	mov	r3, r1
 800c152:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double cy = cos(yaw * 0.5);
 800c156:	f04f 0200 	mov.w	r2, #0
 800c15a:	4ba3      	ldr	r3, [pc, #652]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c15c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c160:	f7f4 fa62 	bl	8000628 <__aeabi_dmul>
 800c164:	4602      	mov	r2, r0
 800c166:	460b      	mov	r3, r1
 800c168:	ec43 2b17 	vmov	d7, r2, r3
 800c16c:	eeb0 0a47 	vmov.f32	s0, s14
 800c170:	eef0 0a67 	vmov.f32	s1, s15
 800c174:	f011 febc 	bl	801def0 <cos>
 800c178:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 800c17c:	f04f 0200 	mov.w	r2, #0
 800c180:	4b99      	ldr	r3, [pc, #612]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c182:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c186:	f7f4 fa4f 	bl	8000628 <__aeabi_dmul>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	ec43 2b17 	vmov	d7, r2, r3
 800c192:	eeb0 0a47 	vmov.f32	s0, s14
 800c196:	eef0 0a67 	vmov.f32	s1, s15
 800c19a:	f011 ff05 	bl	801dfa8 <sin>
 800c19e:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 800c1a2:	f04f 0200 	mov.w	r2, #0
 800c1a6:	4b90      	ldr	r3, [pc, #576]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c1a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c1ac:	f7f4 fa3c 	bl	8000628 <__aeabi_dmul>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	460b      	mov	r3, r1
 800c1b4:	ec43 2b17 	vmov	d7, r2, r3
 800c1b8:	eeb0 0a47 	vmov.f32	s0, s14
 800c1bc:	eef0 0a67 	vmov.f32	s1, s15
 800c1c0:	f011 fe96 	bl	801def0 <cos>
 800c1c4:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 800c1c8:	f04f 0200 	mov.w	r2, #0
 800c1cc:	4b86      	ldr	r3, [pc, #536]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c1ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c1d2:	f7f4 fa29 	bl	8000628 <__aeabi_dmul>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	ec43 2b17 	vmov	d7, r2, r3
 800c1de:	eeb0 0a47 	vmov.f32	s0, s14
 800c1e2:	eef0 0a67 	vmov.f32	s1, s15
 800c1e6:	f011 fedf 	bl	801dfa8 <sin>
 800c1ea:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 800c1ee:	f04f 0200 	mov.w	r2, #0
 800c1f2:	4b7d      	ldr	r3, [pc, #500]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c1f4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c1f8:	f7f4 fa16 	bl	8000628 <__aeabi_dmul>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	460b      	mov	r3, r1
 800c200:	ec43 2b17 	vmov	d7, r2, r3
 800c204:	eeb0 0a47 	vmov.f32	s0, s14
 800c208:	eef0 0a67 	vmov.f32	s1, s15
 800c20c:	f011 fe70 	bl	801def0 <cos>
 800c210:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 800c214:	f04f 0200 	mov.w	r2, #0
 800c218:	4b73      	ldr	r3, [pc, #460]	@ (800c3e8 <euler_to_quaternion+0x2e8>)
 800c21a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c21e:	f7f4 fa03 	bl	8000628 <__aeabi_dmul>
 800c222:	4602      	mov	r2, r0
 800c224:	460b      	mov	r3, r1
 800c226:	ec43 2b17 	vmov	d7, r2, r3
 800c22a:	eeb0 0a47 	vmov.f32	s0, s14
 800c22e:	eef0 0a67 	vmov.f32	s1, s15
 800c232:	f011 feb9 	bl	801dfa8 <sin>
 800c236:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 800c23a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c23e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c242:	f7f4 f9f1 	bl	8000628 <__aeabi_dmul>
 800c246:	4602      	mov	r2, r0
 800c248:	460b      	mov	r3, r1
 800c24a:	4610      	mov	r0, r2
 800c24c:	4619      	mov	r1, r3
 800c24e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c252:	f7f4 f9e9 	bl	8000628 <__aeabi_dmul>
 800c256:	4602      	mov	r2, r0
 800c258:	460b      	mov	r3, r1
 800c25a:	4614      	mov	r4, r2
 800c25c:	461d      	mov	r5, r3
 800c25e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c262:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c266:	f7f4 f9df 	bl	8000628 <__aeabi_dmul>
 800c26a:	4602      	mov	r2, r0
 800c26c:	460b      	mov	r3, r1
 800c26e:	4610      	mov	r0, r2
 800c270:	4619      	mov	r1, r3
 800c272:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c276:	f7f4 f9d7 	bl	8000628 <__aeabi_dmul>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4620      	mov	r0, r4
 800c280:	4629      	mov	r1, r5
 800c282:	f7f4 f81b 	bl	80002bc <__adddf3>
 800c286:	4602      	mov	r2, r0
 800c288:	460b      	mov	r3, r1
 800c28a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 800c28e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c292:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c296:	f7f4 f9c7 	bl	8000628 <__aeabi_dmul>
 800c29a:	4602      	mov	r2, r0
 800c29c:	460b      	mov	r3, r1
 800c29e:	4610      	mov	r0, r2
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c2a6:	f7f4 f9bf 	bl	8000628 <__aeabi_dmul>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	4614      	mov	r4, r2
 800c2b0:	461d      	mov	r5, r3
 800c2b2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c2b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c2ba:	f7f4 f9b5 	bl	8000628 <__aeabi_dmul>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	4610      	mov	r0, r2
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c2ca:	f7f4 f9ad 	bl	8000628 <__aeabi_dmul>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	460b      	mov	r3, r1
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	4629      	mov	r1, r5
 800c2d6:	f7f3 ffef 	bl	80002b8 <__aeabi_dsub>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 800c2e2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c2e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c2ea:	f7f4 f99d 	bl	8000628 <__aeabi_dmul>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	4610      	mov	r0, r2
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c2fa:	f7f4 f995 	bl	8000628 <__aeabi_dmul>
 800c2fe:	4602      	mov	r2, r0
 800c300:	460b      	mov	r3, r1
 800c302:	4614      	mov	r4, r2
 800c304:	461d      	mov	r5, r3
 800c306:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c30a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c30e:	f7f4 f98b 	bl	8000628 <__aeabi_dmul>
 800c312:	4602      	mov	r2, r0
 800c314:	460b      	mov	r3, r1
 800c316:	4610      	mov	r0, r2
 800c318:	4619      	mov	r1, r3
 800c31a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c31e:	f7f4 f983 	bl	8000628 <__aeabi_dmul>
 800c322:	4602      	mov	r2, r0
 800c324:	460b      	mov	r3, r1
 800c326:	4620      	mov	r0, r4
 800c328:	4629      	mov	r1, r5
 800c32a:	f7f3 ffc7 	bl	80002bc <__adddf3>
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 800c336:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c33a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c33e:	f7f4 f973 	bl	8000628 <__aeabi_dmul>
 800c342:	4602      	mov	r2, r0
 800c344:	460b      	mov	r3, r1
 800c346:	4610      	mov	r0, r2
 800c348:	4619      	mov	r1, r3
 800c34a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c34e:	f7f4 f96b 	bl	8000628 <__aeabi_dmul>
 800c352:	4602      	mov	r2, r0
 800c354:	460b      	mov	r3, r1
 800c356:	4614      	mov	r4, r2
 800c358:	461d      	mov	r5, r3
 800c35a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c35e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c362:	f7f4 f961 	bl	8000628 <__aeabi_dmul>
 800c366:	4602      	mov	r2, r0
 800c368:	460b      	mov	r3, r1
 800c36a:	4610      	mov	r0, r2
 800c36c:	4619      	mov	r1, r3
 800c36e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c372:	f7f4 f959 	bl	8000628 <__aeabi_dmul>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	4620      	mov	r0, r4
 800c37c:	4629      	mov	r1, r5
 800c37e:	f7f3 ff9b 	bl	80002b8 <__aeabi_dsub>
 800c382:	4602      	mov	r2, r0
 800c384:	460b      	mov	r3, r1
 800c386:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 800c38a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c38e:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c392:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c394:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c396:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c39a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c39e:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800c3a2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800c3a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c3aa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c3ae:	ec49 8b14 	vmov	d4, r8, r9
 800c3b2:	ec45 4b15 	vmov	d5, r4, r5
 800c3b6:	ec41 0b16 	vmov	d6, r0, r1
 800c3ba:	ec43 2b17 	vmov	d7, r2, r3
}
 800c3be:	eeb0 0a44 	vmov.f32	s0, s8
 800c3c2:	eef0 0a64 	vmov.f32	s1, s9
 800c3c6:	eeb0 1a45 	vmov.f32	s2, s10
 800c3ca:	eef0 1a65 	vmov.f32	s3, s11
 800c3ce:	eeb0 2a46 	vmov.f32	s4, s12
 800c3d2:	eef0 2a66 	vmov.f32	s5, s13
 800c3d6:	eeb0 3a47 	vmov.f32	s6, s14
 800c3da:	eef0 3a67 	vmov.f32	s7, s15
 800c3de:	37a8      	adds	r7, #168	@ 0xa8
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c3e6:	bf00      	nop
 800c3e8:	3fe00000 	.word	0x3fe00000
 800c3ec:	1a63c1f8 	.word	0x1a63c1f8
 800c3f0:	404ca5dc 	.word	0x404ca5dc
 800c3f4:	00000000 	.word	0x00000000

0800c3f8 <convertVrVlYaw>:


// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 800c3f8:	b5b0      	push	{r4, r5, r7, lr}
 800c3fa:	b09a      	sub	sp, #104	@ 0x68
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c402:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c406:	ed87 2b08 	vstr	d2, [r7, #32]
 800c40a:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;
    vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c40e:	a352      	add	r3, pc, #328	@ (adr r3, 800c558 <convertVrVlYaw+0x160>)
 800c410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c414:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c418:	f7f4 f906 	bl	8000628 <__aeabi_dmul>
 800c41c:	4602      	mov	r2, r0
 800c41e:	460b      	mov	r3, r1
 800c420:	4610      	mov	r0, r2
 800c422:	4619      	mov	r1, r3
 800c424:	f04f 0200 	mov.w	r2, #0
 800c428:	4b4f      	ldr	r3, [pc, #316]	@ (800c568 <convertVrVlYaw+0x170>)
 800c42a:	f7f4 fa27 	bl	800087c <__aeabi_ddiv>
 800c42e:	4602      	mov	r2, r0
 800c430:	460b      	mov	r3, r1
 800c432:	494e      	ldr	r1, [pc, #312]	@ (800c56c <convertVrVlYaw+0x174>)
 800c434:	e9c1 2300 	strd	r2, r3, [r1]
    vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c438:	a347      	add	r3, pc, #284	@ (adr r3, 800c558 <convertVrVlYaw+0x160>)
 800c43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c442:	f7f4 f8f1 	bl	8000628 <__aeabi_dmul>
 800c446:	4602      	mov	r2, r0
 800c448:	460b      	mov	r3, r1
 800c44a:	4610      	mov	r0, r2
 800c44c:	4619      	mov	r1, r3
 800c44e:	f04f 0200 	mov.w	r2, #0
 800c452:	4b45      	ldr	r3, [pc, #276]	@ (800c568 <convertVrVlYaw+0x170>)
 800c454:	f7f4 fa12 	bl	800087c <__aeabi_ddiv>
 800c458:	4602      	mov	r2, r0
 800c45a:	460b      	mov	r3, r1
 800c45c:	4944      	ldr	r1, [pc, #272]	@ (800c570 <convertVrVlYaw+0x178>)
 800c45e:	e9c1 2300 	strd	r2, r3, [r1]

    yaw = yaw / RAD_TO_DEG; // yaw (rad)
 800c462:	a33f      	add	r3, pc, #252	@ (adr r3, 800c560 <convertVrVlYaw+0x168>)
 800c464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c468:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c46c:	f7f4 fa06 	bl	800087c <__aeabi_ddiv>
 800c470:	4602      	mov	r2, r0
 800c472:	460b      	mov	r3, r1
 800c474:	e9c7 2308 	strd	r2, r3, [r7, #32]
    v_cur_mps = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 800c478:	4b3c      	ldr	r3, [pc, #240]	@ (800c56c <convertVrVlYaw+0x174>)
 800c47a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c47e:	4b3c      	ldr	r3, [pc, #240]	@ (800c570 <convertVrVlYaw+0x178>)
 800c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c484:	f7f3 ff1a 	bl	80002bc <__adddf3>
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	4610      	mov	r0, r2
 800c48e:	4619      	mov	r1, r3
 800c490:	f04f 0200 	mov.w	r2, #0
 800c494:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c498:	f7f4 f9f0 	bl	800087c <__aeabi_ddiv>
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	4934      	ldr	r1, [pc, #208]	@ (800c574 <convertVrVlYaw+0x17c>)
 800c4a2:	e9c1 2300 	strd	r2, r3, [r1]

    vel.vx = v_cur_mps * cos(yaw);
 800c4a6:	ed97 0b08 	vldr	d0, [r7, #32]
 800c4aa:	f011 fd21 	bl	801def0 <cos>
 800c4ae:	ec51 0b10 	vmov	r0, r1, d0
 800c4b2:	4b30      	ldr	r3, [pc, #192]	@ (800c574 <convertVrVlYaw+0x17c>)
 800c4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b8:	f7f4 f8b6 	bl	8000628 <__aeabi_dmul>
 800c4bc:	4602      	mov	r2, r0
 800c4be:	460b      	mov	r3, r1
 800c4c0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v_cur_mps * sin(yaw);
 800c4c4:	ed97 0b08 	vldr	d0, [r7, #32]
 800c4c8:	f011 fd6e 	bl	801dfa8 <sin>
 800c4cc:	ec51 0b10 	vmov	r0, r1, d0
 800c4d0:	4b28      	ldr	r3, [pc, #160]	@ (800c574 <convertVrVlYaw+0x17c>)
 800c4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d6:	f7f4 f8a7 	bl	8000628 <__aeabi_dmul>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	460b      	mov	r3, r1
 800c4de:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 800c4e2:	4b23      	ldr	r3, [pc, #140]	@ (800c570 <convertVrVlYaw+0x178>)
 800c4e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c4e8:	4b20      	ldr	r3, [pc, #128]	@ (800c56c <convertVrVlYaw+0x174>)
 800c4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ee:	f7f3 fee3 	bl	80002b8 <__aeabi_dsub>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	4610      	mov	r0, r2
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c4fe:	f7f4 f9bd 	bl	800087c <__aeabi_ddiv>
 800c502:	4602      	mov	r2, r0
 800c504:	460b      	mov	r3, r1
 800c506:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 800c50a:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800c50e:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c516:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c51a:	e884 0003 	stmia.w	r4, {r0, r1}
 800c51e:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800c522:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c526:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800c52a:	ec45 4b15 	vmov	d5, r4, r5
 800c52e:	ec41 0b16 	vmov	d6, r0, r1
 800c532:	ec43 2b17 	vmov	d7, r2, r3
}
 800c536:	eeb0 0a45 	vmov.f32	s0, s10
 800c53a:	eef0 0a65 	vmov.f32	s1, s11
 800c53e:	eeb0 1a46 	vmov.f32	s2, s12
 800c542:	eef0 1a66 	vmov.f32	s3, s13
 800c546:	eeb0 2a47 	vmov.f32	s4, s14
 800c54a:	eef0 2a67 	vmov.f32	s5, s15
 800c54e:	3768      	adds	r7, #104	@ 0x68
 800c550:	46bd      	mov	sp, r7
 800c552:	bdb0      	pop	{r4, r5, r7, pc}
 800c554:	f3af 8000 	nop.w
 800c558:	20000000 	.word	0x20000000
 800c55c:	3fcb582c 	.word	0x3fcb582c
 800c560:	1a63c1f8 	.word	0x1a63c1f8
 800c564:	404ca5dc 	.word	0x404ca5dc
 800c568:	404e0000 	.word	0x404e0000
 800c56c:	2000c1d0 	.word	0x2000c1d0
 800c570:	2000c1d8 	.word	0x2000c1d8
 800c574:	2000c1e0 	.word	0x2000c1e0

0800c578 <timer_callback>:

void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 800c578:	b5b0      	push	{r4, r5, r7, lr}
 800c57a:	b098      	sub	sp, #96	@ 0x60
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	60f8      	str	r0, [r7, #12]
 800c580:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2b00      	cmp	r3, #0
 800c588:	f000 8143 	beq.w	800c812 <timer_callback+0x29a>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 800c58c:	f003 fa42 	bl	800fa14 <rmw_uros_epoch_nanos>
 800c590:	4602      	mov	r2, r0
 800c592:	460b      	mov	r3, r1
 800c594:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 800c598:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c59c:	a3a0      	add	r3, pc, #640	@ (adr r3, 800c820 <timer_callback+0x2a8>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	f7f4 fbd9 	bl	8000d58 <__aeabi_uldivmod>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	4ba5      	ldr	r3, [pc, #660]	@ (800c840 <timer_callback+0x2c8>)
 800c5ac:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c5ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c5b2:	a39b      	add	r3, pc, #620	@ (adr r3, 800c820 <timer_callback+0x2a8>)
 800c5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b8:	f7f4 fbce 	bl	8000d58 <__aeabi_uldivmod>
 800c5bc:	4ba0      	ldr	r3, [pc, #640]	@ (800c840 <timer_callback+0x2c8>)
 800c5be:	605a      	str	r2, [r3, #4]

        roll = MPU6050.KalmanAngleX;
 800c5c0:	4ba0      	ldr	r3, [pc, #640]	@ (800c844 <timer_callback+0x2cc>)
 800c5c2:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c5c6:	49a0      	ldr	r1, [pc, #640]	@ (800c848 <timer_callback+0x2d0>)
 800c5c8:	e9c1 2300 	strd	r2, r3, [r1]
        pitch = MPU6050.KalmanAngleY;
 800c5cc:	4b9d      	ldr	r3, [pc, #628]	@ (800c844 <timer_callback+0x2cc>)
 800c5ce:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c5d2:	499e      	ldr	r1, [pc, #632]	@ (800c84c <timer_callback+0x2d4>)
 800c5d4:	e9c1 2300 	strd	r2, r3, [r1]
        yaw = MPU6050.Yaw;
 800c5d8:	4b9a      	ldr	r3, [pc, #616]	@ (800c844 <timer_callback+0x2cc>)
 800c5da:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800c5de:	499c      	ldr	r1, [pc, #624]	@ (800c850 <timer_callback+0x2d8>)
 800c5e0:	e9c1 2300 	strd	r2, r3, [r1]
        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800c5e4:	4b9a      	ldr	r3, [pc, #616]	@ (800c850 <timer_callback+0x2d8>)
 800c5e6:	ed93 7b00 	vldr	d7, [r3]
 800c5ea:	eeb0 2a47 	vmov.f32	s4, s14
 800c5ee:	eef0 2a67 	vmov.f32	s5, s15
 800c5f2:	ed9f 1b8d 	vldr	d1, [pc, #564]	@ 800c828 <timer_callback+0x2b0>
 800c5f6:	ed9f 0b8c 	vldr	d0, [pc, #560]	@ 800c828 <timer_callback+0x2b0>
 800c5fa:	f7ff fd81 	bl	800c100 <euler_to_quaternion>
 800c5fe:	eeb0 4a40 	vmov.f32	s8, s0
 800c602:	eef0 4a60 	vmov.f32	s9, s1
 800c606:	eeb0 5a41 	vmov.f32	s10, s2
 800c60a:	eef0 5a61 	vmov.f32	s11, s3
 800c60e:	eeb0 6a42 	vmov.f32	s12, s4
 800c612:	eef0 6a62 	vmov.f32	s13, s5
 800c616:	eeb0 7a43 	vmov.f32	s14, s6
 800c61a:	eef0 7a63 	vmov.f32	s15, s7
 800c61e:	ed87 4b04 	vstr	d4, [r7, #16]
 800c622:	ed87 5b06 	vstr	d5, [r7, #24]
 800c626:	ed87 6b08 	vstr	d6, [r7, #32]
 800c62a:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 800c62e:	4b89      	ldr	r3, [pc, #548]	@ (800c854 <timer_callback+0x2dc>)
 800c630:	ed93 7b00 	vldr	d7, [r3]
 800c634:	4b88      	ldr	r3, [pc, #544]	@ (800c858 <timer_callback+0x2e0>)
 800c636:	ed93 6b00 	vldr	d6, [r3]
 800c63a:	4b85      	ldr	r3, [pc, #532]	@ (800c850 <timer_callback+0x2d8>)
 800c63c:	ed93 5b00 	vldr	d5, [r3]
 800c640:	ed9f 3b7b 	vldr	d3, [pc, #492]	@ 800c830 <timer_callback+0x2b8>
 800c644:	eeb0 2a45 	vmov.f32	s4, s10
 800c648:	eef0 2a65 	vmov.f32	s5, s11
 800c64c:	eeb0 1a46 	vmov.f32	s2, s12
 800c650:	eef0 1a66 	vmov.f32	s3, s13
 800c654:	eeb0 0a47 	vmov.f32	s0, s14
 800c658:	eef0 0a67 	vmov.f32	s1, s15
 800c65c:	f7ff fecc 	bl	800c3f8 <convertVrVlYaw>
 800c660:	eeb0 5a40 	vmov.f32	s10, s0
 800c664:	eef0 5a60 	vmov.f32	s11, s1
 800c668:	eeb0 6a41 	vmov.f32	s12, s2
 800c66c:	eef0 6a61 	vmov.f32	s13, s3
 800c670:	eeb0 7a42 	vmov.f32	s14, s4
 800c674:	eef0 7a62 	vmov.f32	s15, s5
 800c678:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800c67c:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800c680:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 800c684:	4b75      	ldr	r3, [pc, #468]	@ (800c85c <timer_callback+0x2e4>)
 800c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c68e:	1a84      	subs	r4, r0, r2
 800c690:	eb61 0503 	sbc.w	r5, r1, r3
 800c694:	4620      	mov	r0, r4
 800c696:	4629      	mov	r1, r5
 800c698:	f7f3 ff90 	bl	80005bc <__aeabi_ul2d>
 800c69c:	a366      	add	r3, pc, #408	@ (adr r3, 800c838 <timer_callback+0x2c0>)
 800c69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a2:	f7f4 f8eb 	bl	800087c <__aeabi_ddiv>
 800c6a6:	4602      	mov	r2, r0
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 800c6ae:	496b      	ldr	r1, [pc, #428]	@ (800c85c <timer_callback+0x2e4>)
 800c6b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c6b4:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 800c6b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c6bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c6c0:	f7f3 ffb2 	bl	8000628 <__aeabi_dmul>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	4610      	mov	r0, r2
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	4b64      	ldr	r3, [pc, #400]	@ (800c860 <timer_callback+0x2e8>)
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	f7f3 fdf3 	bl	80002bc <__adddf3>
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	460b      	mov	r3, r1
 800c6da:	4961      	ldr	r1, [pc, #388]	@ (800c860 <timer_callback+0x2e8>)
 800c6dc:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 800c6e0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800c6e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c6e8:	f7f3 ff9e 	bl	8000628 <__aeabi_dmul>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	460b      	mov	r3, r1
 800c6f0:	4610      	mov	r0, r2
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	4b5b      	ldr	r3, [pc, #364]	@ (800c864 <timer_callback+0x2ec>)
 800c6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fa:	f7f3 fddf 	bl	80002bc <__adddf3>
 800c6fe:	4602      	mov	r2, r0
 800c700:	460b      	mov	r3, r1
 800c702:	4958      	ldr	r1, [pc, #352]	@ (800c864 <timer_callback+0x2ec>)
 800c704:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 800c708:	4b55      	ldr	r3, [pc, #340]	@ (800c860 <timer_callback+0x2e8>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	494c      	ldr	r1, [pc, #304]	@ (800c840 <timer_callback+0x2c8>)
 800c710:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 800c714:	4b53      	ldr	r3, [pc, #332]	@ (800c864 <timer_callback+0x2ec>)
 800c716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71a:	4949      	ldr	r1, [pc, #292]	@ (800c840 <timer_callback+0x2c8>)
 800c71c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 800c720:	4b51      	ldr	r3, [pc, #324]	@ (800c868 <timer_callback+0x2f0>)
 800c722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c726:	4946      	ldr	r1, [pc, #280]	@ (800c840 <timer_callback+0x2c8>)
 800c728:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation =	 q;
 800c72c:	4b44      	ldr	r3, [pc, #272]	@ (800c840 <timer_callback+0x2c8>)
 800c72e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c732:	f107 0510 	add.w	r5, r7, #16
 800c736:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c738:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c73a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c73e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = v_cur_mps;
 800c742:	4b4a      	ldr	r3, [pc, #296]	@ (800c86c <timer_callback+0x2f4>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	493d      	ldr	r1, [pc, #244]	@ (800c840 <timer_callback+0x2c8>)
 800c74a:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = 0.00;
 800c74e:	493c      	ldr	r1, [pc, #240]	@ (800c840 <timer_callback+0x2c8>)
 800c750:	f04f 0200 	mov.w	r2, #0
 800c754:	f04f 0300 	mov.w	r3, #0
 800c758:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 800c75c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c760:	4937      	ldr	r1, [pc, #220]	@ (800c840 <timer_callback+0x2c8>)
 800c762:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 800c766:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c76a:	a32d      	add	r3, pc, #180	@ (adr r3, 800c820 <timer_callback+0x2a8>)
 800c76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c770:	f7f4 faf2 	bl	8000d58 <__aeabi_uldivmod>
 800c774:	4602      	mov	r2, r0
 800c776:	460b      	mov	r3, r1
 800c778:	4b3d      	ldr	r3, [pc, #244]	@ (800c870 <timer_callback+0x2f8>)
 800c77a:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c77c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c780:	a327      	add	r3, pc, #156	@ (adr r3, 800c820 <timer_callback+0x2a8>)
 800c782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c786:	f7f4 fae7 	bl	8000d58 <__aeabi_uldivmod>
 800c78a:	4b39      	ldr	r3, [pc, #228]	@ (800c870 <timer_callback+0x2f8>)
 800c78c:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 800c78e:	4b34      	ldr	r3, [pc, #208]	@ (800c860 <timer_callback+0x2e8>)
 800c790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c794:	4936      	ldr	r1, [pc, #216]	@ (800c870 <timer_callback+0x2f8>)
 800c796:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 800c79a:	4b32      	ldr	r3, [pc, #200]	@ (800c864 <timer_callback+0x2ec>)
 800c79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a0:	4933      	ldr	r1, [pc, #204]	@ (800c870 <timer_callback+0x2f8>)
 800c7a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 800c7a6:	4b30      	ldr	r3, [pc, #192]	@ (800c868 <timer_callback+0x2f0>)
 800c7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ac:	4930      	ldr	r1, [pc, #192]	@ (800c870 <timer_callback+0x2f8>)
 800c7ae:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 800c7b2:	4b2f      	ldr	r3, [pc, #188]	@ (800c870 <timer_callback+0x2f8>)
 800c7b4:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c7b8:	f107 0510 	add.w	r5, r7, #16
 800c7bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c7be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c7c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c7c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 800c7c8:	4b2a      	ldr	r3, [pc, #168]	@ (800c874 <timer_callback+0x2fc>)
 800c7ca:	4a29      	ldr	r2, [pc, #164]	@ (800c870 <timer_callback+0x2f8>)
 800c7cc:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 800c7ce:	4b29      	ldr	r3, [pc, #164]	@ (800c874 <timer_callback+0x2fc>)
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800c7d4:	4b27      	ldr	r3, [pc, #156]	@ (800c874 <timer_callback+0x2fc>)
 800c7d6:	2201      	movs	r2, #1
 800c7d8:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 800c7da:	2200      	movs	r2, #0
 800c7dc:	4918      	ldr	r1, [pc, #96]	@ (800c840 <timer_callback+0x2c8>)
 800c7de:	4826      	ldr	r0, [pc, #152]	@ (800c878 <timer_callback+0x300>)
 800c7e0:	f001 ff2e 	bl	800e640 <rcl_publish>
 800c7e4:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c7e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d004      	beq.n	800c7f6 <timer_callback+0x27e>
 800c7ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7ee:	2170      	movs	r1, #112	@ 0x70
 800c7f0:	4822      	ldr	r0, [pc, #136]	@ (800c87c <timer_callback+0x304>)
 800c7f2:	f010 f859 	bl	801c8a8 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	491e      	ldr	r1, [pc, #120]	@ (800c874 <timer_callback+0x2fc>)
 800c7fa:	4821      	ldr	r0, [pc, #132]	@ (800c880 <timer_callback+0x308>)
 800c7fc:	f001 ff20 	bl	800e640 <rcl_publish>
 800c800:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c802:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c804:	2b00      	cmp	r3, #0
 800c806:	d004      	beq.n	800c812 <timer_callback+0x29a>
 800c808:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c80a:	2171      	movs	r1, #113	@ 0x71
 800c80c:	481b      	ldr	r0, [pc, #108]	@ (800c87c <timer_callback+0x304>)
 800c80e:	f010 f84b 	bl	801c8a8 <iprintf>
	}
}
 800c812:	bf00      	nop
 800c814:	3760      	adds	r7, #96	@ 0x60
 800c816:	46bd      	mov	sp, r7
 800c818:	bdb0      	pop	{r4, r5, r7, pc}
 800c81a:	bf00      	nop
 800c81c:	f3af 8000 	nop.w
 800c820:	3b9aca00 	.word	0x3b9aca00
	...
 800c830:	40000000 	.word	0x40000000
 800c834:	3fd33333 	.word	0x3fd33333
 800c838:	00000000 	.word	0x00000000
 800c83c:	41cdcd65 	.word	0x41cdcd65
 800c840:	2000c308 	.word	0x2000c308
 800c844:	2000c240 	.word	0x2000c240
 800c848:	2000c1f8 	.word	0x2000c1f8
 800c84c:	2000c200 	.word	0x2000c200
 800c850:	2000c208 	.word	0x2000c208
 800c854:	2000c1e8 	.word	0x2000c1e8
 800c858:	2000c1f0 	.word	0x2000c1f0
 800c85c:	2000c668 	.word	0x2000c668
 800c860:	2000c1b8 	.word	0x2000c1b8
 800c864:	2000c1c0 	.word	0x2000c1c0
 800c868:	2000c1c8 	.word	0x2000c1c8
 800c86c:	2000c1e0 	.word	0x2000c1e0
 800c870:	2000c5d0 	.word	0x2000c5d0
 800c874:	2000c628 	.word	0x2000c628
 800c878:	2000c2a8 	.word	0x2000c2a8
 800c87c:	0801f418 	.word	0x0801f418
 800c880:	2000c2ac 	.word	0x2000c2ac
 800c884:	00000000 	.word	0x00000000

0800c888 <cmd_vel_callback>:

void cmd_vel_callback(const void * msgin)
{
 800c888:	b5b0      	push	{r4, r5, r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89a:	4931      	ldr	r1, [pc, #196]	@ (800c960 <cmd_vel_callback+0xd8>)
 800c89c:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c8a6:	492f      	ldr	r1, [pc, #188]	@ (800c964 <cmd_vel_callback+0xdc>)
 800c8a8:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * TRACK_WIDTH_M) / 2; // m/s
 800c8ac:	4b2c      	ldr	r3, [pc, #176]	@ (800c960 <cmd_vel_callback+0xd8>)
 800c8ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c8b2:	4602      	mov	r2, r0
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	f7f3 fd01 	bl	80002bc <__adddf3>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4614      	mov	r4, r2
 800c8c0:	461d      	mov	r5, r3
 800c8c2:	4b28      	ldr	r3, [pc, #160]	@ (800c964 <cmd_vel_callback+0xdc>)
 800c8c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c8c8:	a323      	add	r3, pc, #140	@ (adr r3, 800c958 <cmd_vel_callback+0xd0>)
 800c8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ce:	f7f3 feab 	bl	8000628 <__aeabi_dmul>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	4629      	mov	r1, r5
 800c8da:	f7f3 fced 	bl	80002b8 <__aeabi_dsub>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	f04f 0200 	mov.w	r2, #0
 800c8ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c8ee:	f7f3 ffc5 	bl	800087c <__aeabi_ddiv>
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	460b      	mov	r3, r1
 800c8f6:	491c      	ldr	r1, [pc, #112]	@ (800c968 <cmd_vel_callback+0xe0>)
 800c8f8:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * TRACK_WIDTH_M) / 2; // m/s
 800c8fc:	4b18      	ldr	r3, [pc, #96]	@ (800c960 <cmd_vel_callback+0xd8>)
 800c8fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c902:	4602      	mov	r2, r0
 800c904:	460b      	mov	r3, r1
 800c906:	f7f3 fcd9 	bl	80002bc <__adddf3>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	4614      	mov	r4, r2
 800c910:	461d      	mov	r5, r3
 800c912:	4b14      	ldr	r3, [pc, #80]	@ (800c964 <cmd_vel_callback+0xdc>)
 800c914:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c918:	a30f      	add	r3, pc, #60	@ (adr r3, 800c958 <cmd_vel_callback+0xd0>)
 800c91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91e:	f7f3 fe83 	bl	8000628 <__aeabi_dmul>
 800c922:	4602      	mov	r2, r0
 800c924:	460b      	mov	r3, r1
 800c926:	4620      	mov	r0, r4
 800c928:	4629      	mov	r1, r5
 800c92a:	f7f3 fcc7 	bl	80002bc <__adddf3>
 800c92e:	4602      	mov	r2, r0
 800c930:	460b      	mov	r3, r1
 800c932:	4610      	mov	r0, r2
 800c934:	4619      	mov	r1, r3
 800c936:	f04f 0200 	mov.w	r2, #0
 800c93a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c93e:	f7f3 ff9d 	bl	800087c <__aeabi_ddiv>
 800c942:	4602      	mov	r2, r0
 800c944:	460b      	mov	r3, r1
 800c946:	4909      	ldr	r1, [pc, #36]	@ (800c96c <cmd_vel_callback+0xe4>)
 800c948:	e9c1 2300 	strd	r2, r3, [r1]
}
 800c94c:	bf00      	nop
 800c94e:	3710      	adds	r7, #16
 800c950:	46bd      	mov	sp, r7
 800c952:	bdb0      	pop	{r4, r5, r7, pc}
 800c954:	f3af 8000 	nop.w
 800c958:	40000000 	.word	0x40000000
 800c95c:	3fd33333 	.word	0x3fd33333
 800c960:	2000c220 	.word	0x2000c220
 800c964:	2000c228 	.word	0x2000c228
 800c968:	2000c230 	.word	0x2000c230
 800c96c:	2000c238 	.word	0x2000c238

0800c970 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c970:	4b04      	ldr	r3, [pc, #16]	@ (800c984 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	b10a      	cbz	r2, 800c97a <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c976:	4803      	ldr	r0, [pc, #12]	@ (800c984 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c978:	4770      	bx	lr
 800c97a:	4a03      	ldr	r2, [pc, #12]	@ (800c988 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c97c:	4801      	ldr	r0, [pc, #4]	@ (800c984 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c97e:	6812      	ldr	r2, [r2, #0]
 800c980:	601a      	str	r2, [r3, #0]
 800c982:	4770      	bx	lr
 800c984:	200000b0 	.word	0x200000b0
 800c988:	20000404 	.word	0x20000404

0800c98c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c98c:	4a02      	ldr	r2, [pc, #8]	@ (800c998 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c98e:	4b03      	ldr	r3, [pc, #12]	@ (800c99c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c990:	6812      	ldr	r2, [r2, #0]
 800c992:	601a      	str	r2, [r3, #0]
 800c994:	4770      	bx	lr
 800c996:	bf00      	nop
 800c998:	20000404 	.word	0x20000404
 800c99c:	200000b0 	.word	0x200000b0

0800c9a0 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c9a0:	f003 bf78 	b.w	8010894 <geometry_msgs__msg__Twist__init>

0800c9a4 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c9a4:	f003 bf96 	b.w	80108d4 <geometry_msgs__msg__Twist__fini>

0800c9a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c9a8:	b510      	push	{r4, lr}
 800c9aa:	f000 f819 	bl	800c9e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c9ae:	4c07      	ldr	r4, [pc, #28]	@ (800c9cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c9b0:	60e0      	str	r0, [r4, #12]
 800c9b2:	f000 f815 	bl	800c9e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c9b6:	4b06      	ldr	r3, [pc, #24]	@ (800c9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c9b8:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c9ba:	681a      	ldr	r2, [r3, #0]
 800c9bc:	b10a      	cbz	r2, 800c9c2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c9be:	4804      	ldr	r0, [pc, #16]	@ (800c9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c9c0:	bd10      	pop	{r4, pc}
 800c9c2:	4a04      	ldr	r2, [pc, #16]	@ (800c9d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c9c4:	4802      	ldr	r0, [pc, #8]	@ (800c9d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c9c6:	6812      	ldr	r2, [r2, #0]
 800c9c8:	601a      	str	r2, [r3, #0]
 800c9ca:	bd10      	pop	{r4, pc}
 800c9cc:	200000e8 	.word	0x200000e8
 800c9d0:	200000d0 	.word	0x200000d0
 800c9d4:	20000408 	.word	0x20000408

0800c9d8 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c9d8:	f003 bfb8 	b.w	801094c <geometry_msgs__msg__Vector3__init>

0800c9dc <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c9dc:	f003 bfba 	b.w	8010954 <geometry_msgs__msg__Vector3__fini>

0800c9e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c9e0:	4b04      	ldr	r3, [pc, #16]	@ (800c9f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	b10a      	cbz	r2, 800c9ea <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c9e6:	4803      	ldr	r0, [pc, #12]	@ (800c9f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c9e8:	4770      	bx	lr
 800c9ea:	4a03      	ldr	r2, [pc, #12]	@ (800c9f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c9ec:	4801      	ldr	r0, [pc, #4]	@ (800c9f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c9ee:	6812      	ldr	r2, [r2, #0]
 800c9f0:	601a      	str	r2, [r3, #0]
 800c9f2:	4770      	bx	lr
 800c9f4:	20000160 	.word	0x20000160
 800c9f8:	20000408 	.word	0x20000408

0800c9fc <get_serialized_size_geometry_msgs__msg__Twist>:
 800c9fc:	b570      	push	{r4, r5, r6, lr}
 800c9fe:	4604      	mov	r4, r0
 800ca00:	b148      	cbz	r0, 800ca16 <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800ca02:	460d      	mov	r5, r1
 800ca04:	f000 f86a 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca08:	4606      	mov	r6, r0
 800ca0a:	1829      	adds	r1, r5, r0
 800ca0c:	f104 0018 	add.w	r0, r4, #24
 800ca10:	f000 f864 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca14:	4430      	add	r0, r6
 800ca16:	bd70      	pop	{r4, r5, r6, pc}

0800ca18 <_Twist__cdr_deserialize>:
 800ca18:	b570      	push	{r4, r5, r6, lr}
 800ca1a:	460c      	mov	r4, r1
 800ca1c:	b189      	cbz	r1, 800ca42 <_Twist__cdr_deserialize+0x2a>
 800ca1e:	4605      	mov	r5, r0
 800ca20:	f000 f8e8 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca24:	6843      	ldr	r3, [r0, #4]
 800ca26:	4621      	mov	r1, r4
 800ca28:	68db      	ldr	r3, [r3, #12]
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	4798      	blx	r3
 800ca2e:	f000 f8e1 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca32:	6843      	ldr	r3, [r0, #4]
 800ca34:	f104 0118 	add.w	r1, r4, #24
 800ca38:	4628      	mov	r0, r5
 800ca3a:	68db      	ldr	r3, [r3, #12]
 800ca3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca40:	4718      	bx	r3
 800ca42:	4608      	mov	r0, r1
 800ca44:	bd70      	pop	{r4, r5, r6, pc}
 800ca46:	bf00      	nop

0800ca48 <_Twist__cdr_serialize>:
 800ca48:	b198      	cbz	r0, 800ca72 <_Twist__cdr_serialize+0x2a>
 800ca4a:	b570      	push	{r4, r5, r6, lr}
 800ca4c:	460d      	mov	r5, r1
 800ca4e:	4604      	mov	r4, r0
 800ca50:	f000 f8d0 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca54:	6843      	ldr	r3, [r0, #4]
 800ca56:	4629      	mov	r1, r5
 800ca58:	689b      	ldr	r3, [r3, #8]
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	4798      	blx	r3
 800ca5e:	f000 f8c9 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca62:	6843      	ldr	r3, [r0, #4]
 800ca64:	4629      	mov	r1, r5
 800ca66:	f104 0018 	add.w	r0, r4, #24
 800ca6a:	689b      	ldr	r3, [r3, #8]
 800ca6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca70:	4718      	bx	r3
 800ca72:	4770      	bx	lr

0800ca74 <_Twist__get_serialized_size>:
 800ca74:	b538      	push	{r3, r4, r5, lr}
 800ca76:	4604      	mov	r4, r0
 800ca78:	b148      	cbz	r0, 800ca8e <_Twist__get_serialized_size+0x1a>
 800ca7a:	2100      	movs	r1, #0
 800ca7c:	f000 f82e 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca80:	4605      	mov	r5, r0
 800ca82:	4601      	mov	r1, r0
 800ca84:	f104 0018 	add.w	r0, r4, #24
 800ca88:	f000 f828 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca8c:	4428      	add	r0, r5
 800ca8e:	bd38      	pop	{r3, r4, r5, pc}

0800ca90 <_Twist__max_serialized_size>:
 800ca90:	b510      	push	{r4, lr}
 800ca92:	b082      	sub	sp, #8
 800ca94:	2301      	movs	r3, #1
 800ca96:	2100      	movs	r1, #0
 800ca98:	f10d 0007 	add.w	r0, sp, #7
 800ca9c:	f88d 3007 	strb.w	r3, [sp, #7]
 800caa0:	f000 f88e 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800caa4:	4604      	mov	r4, r0
 800caa6:	4601      	mov	r1, r0
 800caa8:	f10d 0007 	add.w	r0, sp, #7
 800caac:	f000 f888 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800cab0:	4420      	add	r0, r4
 800cab2:	b002      	add	sp, #8
 800cab4:	bd10      	pop	{r4, pc}
 800cab6:	bf00      	nop

0800cab8 <max_serialized_size_geometry_msgs__msg__Twist>:
 800cab8:	2301      	movs	r3, #1
 800caba:	b570      	push	{r4, r5, r6, lr}
 800cabc:	7003      	strb	r3, [r0, #0]
 800cabe:	4605      	mov	r5, r0
 800cac0:	460e      	mov	r6, r1
 800cac2:	f000 f87d 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800cac6:	4604      	mov	r4, r0
 800cac8:	1831      	adds	r1, r6, r0
 800caca:	4628      	mov	r0, r5
 800cacc:	f000 f878 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 800cad0:	4420      	add	r0, r4
 800cad2:	bd70      	pop	{r4, r5, r6, pc}

0800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800cad4:	4800      	ldr	r0, [pc, #0]	@ (800cad8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800cad6:	4770      	bx	lr
 800cad8:	2000022c 	.word	0x2000022c

0800cadc <get_serialized_size_geometry_msgs__msg__Vector3>:
 800cadc:	b1b8      	cbz	r0, 800cb0e <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800cade:	b570      	push	{r4, r5, r6, lr}
 800cae0:	460d      	mov	r5, r1
 800cae2:	4628      	mov	r0, r5
 800cae4:	2108      	movs	r1, #8
 800cae6:	f001 fb7b 	bl	800e1e0 <ucdr_alignment>
 800caea:	2108      	movs	r1, #8
 800caec:	186e      	adds	r6, r5, r1
 800caee:	4406      	add	r6, r0
 800caf0:	4630      	mov	r0, r6
 800caf2:	f001 fb75 	bl	800e1e0 <ucdr_alignment>
 800caf6:	f100 0408 	add.w	r4, r0, #8
 800cafa:	4434      	add	r4, r6
 800cafc:	2108      	movs	r1, #8
 800cafe:	4620      	mov	r0, r4
 800cb00:	f001 fb6e 	bl	800e1e0 <ucdr_alignment>
 800cb04:	f1c5 0508 	rsb	r5, r5, #8
 800cb08:	4405      	add	r5, r0
 800cb0a:	1928      	adds	r0, r5, r4
 800cb0c:	bd70      	pop	{r4, r5, r6, pc}
 800cb0e:	4770      	bx	lr

0800cb10 <_Vector3__cdr_deserialize>:
 800cb10:	b538      	push	{r3, r4, r5, lr}
 800cb12:	460c      	mov	r4, r1
 800cb14:	b171      	cbz	r1, 800cb34 <_Vector3__cdr_deserialize+0x24>
 800cb16:	4605      	mov	r5, r0
 800cb18:	f001 f984 	bl	800de24 <ucdr_deserialize_double>
 800cb1c:	f104 0108 	add.w	r1, r4, #8
 800cb20:	4628      	mov	r0, r5
 800cb22:	f001 f97f 	bl	800de24 <ucdr_deserialize_double>
 800cb26:	f104 0110 	add.w	r1, r4, #16
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb30:	f001 b978 	b.w	800de24 <ucdr_deserialize_double>
 800cb34:	4608      	mov	r0, r1
 800cb36:	bd38      	pop	{r3, r4, r5, pc}

0800cb38 <_Vector3__cdr_serialize>:
 800cb38:	b198      	cbz	r0, 800cb62 <_Vector3__cdr_serialize+0x2a>
 800cb3a:	b538      	push	{r3, r4, r5, lr}
 800cb3c:	ed90 0b00 	vldr	d0, [r0]
 800cb40:	460d      	mov	r5, r1
 800cb42:	4604      	mov	r4, r0
 800cb44:	4608      	mov	r0, r1
 800cb46:	f000 ffdd 	bl	800db04 <ucdr_serialize_double>
 800cb4a:	ed94 0b02 	vldr	d0, [r4, #8]
 800cb4e:	4628      	mov	r0, r5
 800cb50:	f000 ffd8 	bl	800db04 <ucdr_serialize_double>
 800cb54:	ed94 0b04 	vldr	d0, [r4, #16]
 800cb58:	4628      	mov	r0, r5
 800cb5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb5e:	f000 bfd1 	b.w	800db04 <ucdr_serialize_double>
 800cb62:	4770      	bx	lr

0800cb64 <_Vector3__get_serialized_size>:
 800cb64:	b1a0      	cbz	r0, 800cb90 <_Vector3__get_serialized_size+0x2c>
 800cb66:	b538      	push	{r3, r4, r5, lr}
 800cb68:	2108      	movs	r1, #8
 800cb6a:	2000      	movs	r0, #0
 800cb6c:	f001 fb38 	bl	800e1e0 <ucdr_alignment>
 800cb70:	f100 0508 	add.w	r5, r0, #8
 800cb74:	2108      	movs	r1, #8
 800cb76:	4628      	mov	r0, r5
 800cb78:	f001 fb32 	bl	800e1e0 <ucdr_alignment>
 800cb7c:	f100 0408 	add.w	r4, r0, #8
 800cb80:	442c      	add	r4, r5
 800cb82:	2108      	movs	r1, #8
 800cb84:	4620      	mov	r0, r4
 800cb86:	f001 fb2b 	bl	800e1e0 <ucdr_alignment>
 800cb8a:	3008      	adds	r0, #8
 800cb8c:	4420      	add	r0, r4
 800cb8e:	bd38      	pop	{r3, r4, r5, pc}
 800cb90:	4770      	bx	lr
 800cb92:	bf00      	nop

0800cb94 <_Vector3__max_serialized_size>:
 800cb94:	b538      	push	{r3, r4, r5, lr}
 800cb96:	2108      	movs	r1, #8
 800cb98:	2000      	movs	r0, #0
 800cb9a:	f001 fb21 	bl	800e1e0 <ucdr_alignment>
 800cb9e:	f100 0508 	add.w	r5, r0, #8
 800cba2:	2108      	movs	r1, #8
 800cba4:	4628      	mov	r0, r5
 800cba6:	f001 fb1b 	bl	800e1e0 <ucdr_alignment>
 800cbaa:	f100 0408 	add.w	r4, r0, #8
 800cbae:	442c      	add	r4, r5
 800cbb0:	2108      	movs	r1, #8
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f001 fb14 	bl	800e1e0 <ucdr_alignment>
 800cbb8:	3008      	adds	r0, #8
 800cbba:	4420      	add	r0, r4
 800cbbc:	bd38      	pop	{r3, r4, r5, pc}
 800cbbe:	bf00      	nop

0800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>:
 800cbc0:	b570      	push	{r4, r5, r6, lr}
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	7003      	strb	r3, [r0, #0]
 800cbc8:	2108      	movs	r1, #8
 800cbca:	4620      	mov	r0, r4
 800cbcc:	f001 fb08 	bl	800e1e0 <ucdr_alignment>
 800cbd0:	2108      	movs	r1, #8
 800cbd2:	1863      	adds	r3, r4, r1
 800cbd4:	18c6      	adds	r6, r0, r3
 800cbd6:	4630      	mov	r0, r6
 800cbd8:	f001 fb02 	bl	800e1e0 <ucdr_alignment>
 800cbdc:	f100 0508 	add.w	r5, r0, #8
 800cbe0:	4435      	add	r5, r6
 800cbe2:	2108      	movs	r1, #8
 800cbe4:	4628      	mov	r0, r5
 800cbe6:	f001 fafb 	bl	800e1e0 <ucdr_alignment>
 800cbea:	f1c4 0408 	rsb	r4, r4, #8
 800cbee:	4420      	add	r0, r4
 800cbf0:	4428      	add	r0, r5
 800cbf2:	bd70      	pop	{r4, r5, r6, pc}

0800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800cbf4:	4800      	ldr	r0, [pc, #0]	@ (800cbf8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800cbf6:	4770      	bx	lr
 800cbf8:	20000260 	.word	0x20000260

0800cbfc <ucdr_serialize_bool>:
 800cbfc:	b538      	push	{r3, r4, r5, lr}
 800cbfe:	460d      	mov	r5, r1
 800cc00:	2101      	movs	r1, #1
 800cc02:	4604      	mov	r4, r0
 800cc04:	f001 faa0 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cc08:	b148      	cbz	r0, 800cc1e <ucdr_serialize_bool+0x22>
 800cc0a:	68a3      	ldr	r3, [r4, #8]
 800cc0c:	701d      	strb	r5, [r3, #0]
 800cc0e:	68a2      	ldr	r2, [r4, #8]
 800cc10:	6923      	ldr	r3, [r4, #16]
 800cc12:	2101      	movs	r1, #1
 800cc14:	440a      	add	r2, r1
 800cc16:	440b      	add	r3, r1
 800cc18:	60a2      	str	r2, [r4, #8]
 800cc1a:	6123      	str	r3, [r4, #16]
 800cc1c:	7561      	strb	r1, [r4, #21]
 800cc1e:	7da0      	ldrb	r0, [r4, #22]
 800cc20:	f080 0001 	eor.w	r0, r0, #1
 800cc24:	bd38      	pop	{r3, r4, r5, pc}
 800cc26:	bf00      	nop

0800cc28 <ucdr_deserialize_bool>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	460d      	mov	r5, r1
 800cc2c:	2101      	movs	r1, #1
 800cc2e:	4604      	mov	r4, r0
 800cc30:	f001 fa8a 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cc34:	b160      	cbz	r0, 800cc50 <ucdr_deserialize_bool+0x28>
 800cc36:	68a2      	ldr	r2, [r4, #8]
 800cc38:	6923      	ldr	r3, [r4, #16]
 800cc3a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800cc3e:	3900      	subs	r1, #0
 800cc40:	bf18      	it	ne
 800cc42:	2101      	movne	r1, #1
 800cc44:	7029      	strb	r1, [r5, #0]
 800cc46:	3301      	adds	r3, #1
 800cc48:	2101      	movs	r1, #1
 800cc4a:	60a2      	str	r2, [r4, #8]
 800cc4c:	6123      	str	r3, [r4, #16]
 800cc4e:	7561      	strb	r1, [r4, #21]
 800cc50:	7da0      	ldrb	r0, [r4, #22]
 800cc52:	f080 0001 	eor.w	r0, r0, #1
 800cc56:	bd38      	pop	{r3, r4, r5, pc}

0800cc58 <ucdr_serialize_uint8_t>:
 800cc58:	b538      	push	{r3, r4, r5, lr}
 800cc5a:	460d      	mov	r5, r1
 800cc5c:	2101      	movs	r1, #1
 800cc5e:	4604      	mov	r4, r0
 800cc60:	f001 fa72 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cc64:	b148      	cbz	r0, 800cc7a <ucdr_serialize_uint8_t+0x22>
 800cc66:	68a3      	ldr	r3, [r4, #8]
 800cc68:	701d      	strb	r5, [r3, #0]
 800cc6a:	68a2      	ldr	r2, [r4, #8]
 800cc6c:	6923      	ldr	r3, [r4, #16]
 800cc6e:	2101      	movs	r1, #1
 800cc70:	440a      	add	r2, r1
 800cc72:	440b      	add	r3, r1
 800cc74:	60a2      	str	r2, [r4, #8]
 800cc76:	6123      	str	r3, [r4, #16]
 800cc78:	7561      	strb	r1, [r4, #21]
 800cc7a:	7da0      	ldrb	r0, [r4, #22]
 800cc7c:	f080 0001 	eor.w	r0, r0, #1
 800cc80:	bd38      	pop	{r3, r4, r5, pc}
 800cc82:	bf00      	nop

0800cc84 <ucdr_deserialize_uint8_t>:
 800cc84:	b538      	push	{r3, r4, r5, lr}
 800cc86:	460d      	mov	r5, r1
 800cc88:	2101      	movs	r1, #1
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	f001 fa5c 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cc90:	b150      	cbz	r0, 800cca8 <ucdr_deserialize_uint8_t+0x24>
 800cc92:	68a3      	ldr	r3, [r4, #8]
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	702b      	strb	r3, [r5, #0]
 800cc98:	68a2      	ldr	r2, [r4, #8]
 800cc9a:	6923      	ldr	r3, [r4, #16]
 800cc9c:	2101      	movs	r1, #1
 800cc9e:	440a      	add	r2, r1
 800cca0:	440b      	add	r3, r1
 800cca2:	60a2      	str	r2, [r4, #8]
 800cca4:	6123      	str	r3, [r4, #16]
 800cca6:	7561      	strb	r1, [r4, #21]
 800cca8:	7da0      	ldrb	r0, [r4, #22]
 800ccaa:	f080 0001 	eor.w	r0, r0, #1
 800ccae:	bd38      	pop	{r3, r4, r5, pc}

0800ccb0 <ucdr_serialize_uint16_t>:
 800ccb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb4:	b082      	sub	sp, #8
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	2102      	movs	r1, #2
 800ccba:	4604      	mov	r4, r0
 800ccbc:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ccc0:	f001 fa96 	bl	800e1f0 <ucdr_buffer_alignment>
 800ccc4:	4601      	mov	r1, r0
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	7d67      	ldrb	r7, [r4, #21]
 800ccca:	f001 fad5 	bl	800e278 <ucdr_advance_buffer>
 800ccce:	2102      	movs	r1, #2
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f001 fa2d 	bl	800e130 <ucdr_check_buffer_available_for>
 800ccd6:	b1c0      	cbz	r0, 800cd0a <ucdr_serialize_uint16_t+0x5a>
 800ccd8:	7d22      	ldrb	r2, [r4, #20]
 800ccda:	68a3      	ldr	r3, [r4, #8]
 800ccdc:	2a01      	cmp	r2, #1
 800ccde:	d04e      	beq.n	800cd7e <ucdr_serialize_uint16_t+0xce>
 800cce0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cce4:	701a      	strb	r2, [r3, #0]
 800cce6:	68a3      	ldr	r3, [r4, #8]
 800cce8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ccec:	705a      	strb	r2, [r3, #1]
 800ccee:	68a2      	ldr	r2, [r4, #8]
 800ccf0:	6923      	ldr	r3, [r4, #16]
 800ccf2:	3202      	adds	r2, #2
 800ccf4:	3302      	adds	r3, #2
 800ccf6:	2102      	movs	r1, #2
 800ccf8:	60a2      	str	r2, [r4, #8]
 800ccfa:	6123      	str	r3, [r4, #16]
 800ccfc:	7561      	strb	r1, [r4, #21]
 800ccfe:	7da0      	ldrb	r0, [r4, #22]
 800cd00:	f080 0001 	eor.w	r0, r0, #1
 800cd04:	b002      	add	sp, #8
 800cd06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd0a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cd0e:	42ab      	cmp	r3, r5
 800cd10:	d923      	bls.n	800cd5a <ucdr_serialize_uint16_t+0xaa>
 800cd12:	1b5e      	subs	r6, r3, r5
 800cd14:	60a3      	str	r3, [r4, #8]
 800cd16:	6923      	ldr	r3, [r4, #16]
 800cd18:	f1c6 0802 	rsb	r8, r6, #2
 800cd1c:	4433      	add	r3, r6
 800cd1e:	6123      	str	r3, [r4, #16]
 800cd20:	4641      	mov	r1, r8
 800cd22:	4620      	mov	r0, r4
 800cd24:	f001 fa10 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cd28:	b368      	cbz	r0, 800cd86 <ucdr_serialize_uint16_t+0xd6>
 800cd2a:	7d23      	ldrb	r3, [r4, #20]
 800cd2c:	2b01      	cmp	r3, #1
 800cd2e:	d03b      	beq.n	800cda8 <ucdr_serialize_uint16_t+0xf8>
 800cd30:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd34:	702b      	strb	r3, [r5, #0]
 800cd36:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cd3a:	706b      	strb	r3, [r5, #1]
 800cd3c:	6923      	ldr	r3, [r4, #16]
 800cd3e:	68a2      	ldr	r2, [r4, #8]
 800cd40:	7da0      	ldrb	r0, [r4, #22]
 800cd42:	3302      	adds	r3, #2
 800cd44:	4442      	add	r2, r8
 800cd46:	1b9b      	subs	r3, r3, r6
 800cd48:	2102      	movs	r1, #2
 800cd4a:	f080 0001 	eor.w	r0, r0, #1
 800cd4e:	60a2      	str	r2, [r4, #8]
 800cd50:	6123      	str	r3, [r4, #16]
 800cd52:	7561      	strb	r1, [r4, #21]
 800cd54:	b002      	add	sp, #8
 800cd56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd5a:	2102      	movs	r1, #2
 800cd5c:	4620      	mov	r0, r4
 800cd5e:	f001 f9f3 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	d0cb      	beq.n	800ccfe <ucdr_serialize_uint16_t+0x4e>
 800cd66:	7d23      	ldrb	r3, [r4, #20]
 800cd68:	68a2      	ldr	r2, [r4, #8]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d018      	beq.n	800cda0 <ucdr_serialize_uint16_t+0xf0>
 800cd6e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd72:	7013      	strb	r3, [r2, #0]
 800cd74:	68a3      	ldr	r3, [r4, #8]
 800cd76:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd7a:	705a      	strb	r2, [r3, #1]
 800cd7c:	e7b7      	b.n	800ccee <ucdr_serialize_uint16_t+0x3e>
 800cd7e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cd82:	801a      	strh	r2, [r3, #0]
 800cd84:	e7b3      	b.n	800ccee <ucdr_serialize_uint16_t+0x3e>
 800cd86:	68a2      	ldr	r2, [r4, #8]
 800cd88:	6923      	ldr	r3, [r4, #16]
 800cd8a:	7da0      	ldrb	r0, [r4, #22]
 800cd8c:	7567      	strb	r7, [r4, #21]
 800cd8e:	1b92      	subs	r2, r2, r6
 800cd90:	1b9b      	subs	r3, r3, r6
 800cd92:	f080 0001 	eor.w	r0, r0, #1
 800cd96:	60a2      	str	r2, [r4, #8]
 800cd98:	6123      	str	r3, [r4, #16]
 800cd9a:	b002      	add	sp, #8
 800cd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cda0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cda4:	8013      	strh	r3, [r2, #0]
 800cda6:	e7a2      	b.n	800ccee <ucdr_serialize_uint16_t+0x3e>
 800cda8:	4628      	mov	r0, r5
 800cdaa:	f10d 0506 	add.w	r5, sp, #6
 800cdae:	4632      	mov	r2, r6
 800cdb0:	4629      	mov	r1, r5
 800cdb2:	f010 f896 	bl	801cee2 <memcpy>
 800cdb6:	68a0      	ldr	r0, [r4, #8]
 800cdb8:	4642      	mov	r2, r8
 800cdba:	19a9      	adds	r1, r5, r6
 800cdbc:	f010 f891 	bl	801cee2 <memcpy>
 800cdc0:	e7bc      	b.n	800cd3c <ucdr_serialize_uint16_t+0x8c>
 800cdc2:	bf00      	nop

0800cdc4 <ucdr_serialize_endian_uint16_t>:
 800cdc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdc8:	b083      	sub	sp, #12
 800cdca:	460d      	mov	r5, r1
 800cdcc:	2102      	movs	r1, #2
 800cdce:	4604      	mov	r4, r0
 800cdd0:	f8ad 2006 	strh.w	r2, [sp, #6]
 800cdd4:	f001 fa0c 	bl	800e1f0 <ucdr_buffer_alignment>
 800cdd8:	4601      	mov	r1, r0
 800cdda:	4620      	mov	r0, r4
 800cddc:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cde0:	f001 fa4a 	bl	800e278 <ucdr_advance_buffer>
 800cde4:	2102      	movs	r1, #2
 800cde6:	4620      	mov	r0, r4
 800cde8:	f001 f9a2 	bl	800e130 <ucdr_check_buffer_available_for>
 800cdec:	bb60      	cbnz	r0, 800ce48 <ucdr_serialize_endian_uint16_t+0x84>
 800cdee:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cdf2:	42be      	cmp	r6, r7
 800cdf4:	d923      	bls.n	800ce3e <ucdr_serialize_endian_uint16_t+0x7a>
 800cdf6:	6923      	ldr	r3, [r4, #16]
 800cdf8:	60a6      	str	r6, [r4, #8]
 800cdfa:	1bf6      	subs	r6, r6, r7
 800cdfc:	4433      	add	r3, r6
 800cdfe:	f1c6 0902 	rsb	r9, r6, #2
 800ce02:	6123      	str	r3, [r4, #16]
 800ce04:	4649      	mov	r1, r9
 800ce06:	4620      	mov	r0, r4
 800ce08:	f001 f99e 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800ce0c:	2800      	cmp	r0, #0
 800ce0e:	d037      	beq.n	800ce80 <ucdr_serialize_endian_uint16_t+0xbc>
 800ce10:	2d01      	cmp	r5, #1
 800ce12:	d043      	beq.n	800ce9c <ucdr_serialize_endian_uint16_t+0xd8>
 800ce14:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ce18:	703b      	strb	r3, [r7, #0]
 800ce1a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ce1e:	707b      	strb	r3, [r7, #1]
 800ce20:	6923      	ldr	r3, [r4, #16]
 800ce22:	68a2      	ldr	r2, [r4, #8]
 800ce24:	7da0      	ldrb	r0, [r4, #22]
 800ce26:	3302      	adds	r3, #2
 800ce28:	444a      	add	r2, r9
 800ce2a:	1b9b      	subs	r3, r3, r6
 800ce2c:	2102      	movs	r1, #2
 800ce2e:	f080 0001 	eor.w	r0, r0, #1
 800ce32:	60a2      	str	r2, [r4, #8]
 800ce34:	6123      	str	r3, [r4, #16]
 800ce36:	7561      	strb	r1, [r4, #21]
 800ce38:	b003      	add	sp, #12
 800ce3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce3e:	2102      	movs	r1, #2
 800ce40:	4620      	mov	r0, r4
 800ce42:	f001 f981 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800ce46:	b188      	cbz	r0, 800ce6c <ucdr_serialize_endian_uint16_t+0xa8>
 800ce48:	2d01      	cmp	r5, #1
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	d014      	beq.n	800ce78 <ucdr_serialize_endian_uint16_t+0xb4>
 800ce4e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ce52:	701a      	strb	r2, [r3, #0]
 800ce54:	68a3      	ldr	r3, [r4, #8]
 800ce56:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ce5a:	705a      	strb	r2, [r3, #1]
 800ce5c:	68a2      	ldr	r2, [r4, #8]
 800ce5e:	6923      	ldr	r3, [r4, #16]
 800ce60:	3202      	adds	r2, #2
 800ce62:	3302      	adds	r3, #2
 800ce64:	2102      	movs	r1, #2
 800ce66:	60a2      	str	r2, [r4, #8]
 800ce68:	6123      	str	r3, [r4, #16]
 800ce6a:	7561      	strb	r1, [r4, #21]
 800ce6c:	7da0      	ldrb	r0, [r4, #22]
 800ce6e:	f080 0001 	eor.w	r0, r0, #1
 800ce72:	b003      	add	sp, #12
 800ce74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce78:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ce7c:	801a      	strh	r2, [r3, #0]
 800ce7e:	e7ed      	b.n	800ce5c <ucdr_serialize_endian_uint16_t+0x98>
 800ce80:	68a2      	ldr	r2, [r4, #8]
 800ce82:	6923      	ldr	r3, [r4, #16]
 800ce84:	7da0      	ldrb	r0, [r4, #22]
 800ce86:	f884 8015 	strb.w	r8, [r4, #21]
 800ce8a:	1b92      	subs	r2, r2, r6
 800ce8c:	1b9b      	subs	r3, r3, r6
 800ce8e:	f080 0001 	eor.w	r0, r0, #1
 800ce92:	60a2      	str	r2, [r4, #8]
 800ce94:	6123      	str	r3, [r4, #16]
 800ce96:	b003      	add	sp, #12
 800ce98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce9c:	f10d 0506 	add.w	r5, sp, #6
 800cea0:	4632      	mov	r2, r6
 800cea2:	4629      	mov	r1, r5
 800cea4:	4638      	mov	r0, r7
 800cea6:	f010 f81c 	bl	801cee2 <memcpy>
 800ceaa:	68a0      	ldr	r0, [r4, #8]
 800ceac:	464a      	mov	r2, r9
 800ceae:	19a9      	adds	r1, r5, r6
 800ceb0:	f010 f817 	bl	801cee2 <memcpy>
 800ceb4:	e7b4      	b.n	800ce20 <ucdr_serialize_endian_uint16_t+0x5c>
 800ceb6:	bf00      	nop

0800ceb8 <ucdr_deserialize_uint16_t>:
 800ceb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cebc:	460d      	mov	r5, r1
 800cebe:	2102      	movs	r1, #2
 800cec0:	4604      	mov	r4, r0
 800cec2:	f001 f995 	bl	800e1f0 <ucdr_buffer_alignment>
 800cec6:	4601      	mov	r1, r0
 800cec8:	4620      	mov	r0, r4
 800ceca:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cece:	f001 f9d3 	bl	800e278 <ucdr_advance_buffer>
 800ced2:	2102      	movs	r1, #2
 800ced4:	4620      	mov	r0, r4
 800ced6:	f001 f92b 	bl	800e130 <ucdr_check_buffer_available_for>
 800ceda:	b1a8      	cbz	r0, 800cf08 <ucdr_deserialize_uint16_t+0x50>
 800cedc:	7d22      	ldrb	r2, [r4, #20]
 800cede:	68a3      	ldr	r3, [r4, #8]
 800cee0:	2a01      	cmp	r2, #1
 800cee2:	d046      	beq.n	800cf72 <ucdr_deserialize_uint16_t+0xba>
 800cee4:	785b      	ldrb	r3, [r3, #1]
 800cee6:	702b      	strb	r3, [r5, #0]
 800cee8:	68a3      	ldr	r3, [r4, #8]
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	706b      	strb	r3, [r5, #1]
 800ceee:	68a2      	ldr	r2, [r4, #8]
 800cef0:	6923      	ldr	r3, [r4, #16]
 800cef2:	3202      	adds	r2, #2
 800cef4:	3302      	adds	r3, #2
 800cef6:	2102      	movs	r1, #2
 800cef8:	60a2      	str	r2, [r4, #8]
 800cefa:	6123      	str	r3, [r4, #16]
 800cefc:	7561      	strb	r1, [r4, #21]
 800cefe:	7da0      	ldrb	r0, [r4, #22]
 800cf00:	f080 0001 	eor.w	r0, r0, #1
 800cf04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf08:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cf0c:	42be      	cmp	r6, r7
 800cf0e:	d920      	bls.n	800cf52 <ucdr_deserialize_uint16_t+0x9a>
 800cf10:	6923      	ldr	r3, [r4, #16]
 800cf12:	60a6      	str	r6, [r4, #8]
 800cf14:	1bf6      	subs	r6, r6, r7
 800cf16:	4433      	add	r3, r6
 800cf18:	f1c6 0902 	rsb	r9, r6, #2
 800cf1c:	6123      	str	r3, [r4, #16]
 800cf1e:	4649      	mov	r1, r9
 800cf20:	4620      	mov	r0, r4
 800cf22:	f001 f911 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cf26:	b338      	cbz	r0, 800cf78 <ucdr_deserialize_uint16_t+0xc0>
 800cf28:	7d23      	ldrb	r3, [r4, #20]
 800cf2a:	2b01      	cmp	r3, #1
 800cf2c:	d034      	beq.n	800cf98 <ucdr_deserialize_uint16_t+0xe0>
 800cf2e:	787b      	ldrb	r3, [r7, #1]
 800cf30:	702b      	strb	r3, [r5, #0]
 800cf32:	783b      	ldrb	r3, [r7, #0]
 800cf34:	706b      	strb	r3, [r5, #1]
 800cf36:	6923      	ldr	r3, [r4, #16]
 800cf38:	68a2      	ldr	r2, [r4, #8]
 800cf3a:	7da0      	ldrb	r0, [r4, #22]
 800cf3c:	2102      	movs	r1, #2
 800cf3e:	3302      	adds	r3, #2
 800cf40:	444a      	add	r2, r9
 800cf42:	1b9b      	subs	r3, r3, r6
 800cf44:	7561      	strb	r1, [r4, #21]
 800cf46:	60a2      	str	r2, [r4, #8]
 800cf48:	6123      	str	r3, [r4, #16]
 800cf4a:	f080 0001 	eor.w	r0, r0, #1
 800cf4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf52:	2102      	movs	r1, #2
 800cf54:	4620      	mov	r0, r4
 800cf56:	f001 f8f7 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cf5a:	2800      	cmp	r0, #0
 800cf5c:	d0cf      	beq.n	800cefe <ucdr_deserialize_uint16_t+0x46>
 800cf5e:	7d23      	ldrb	r3, [r4, #20]
 800cf60:	68a2      	ldr	r2, [r4, #8]
 800cf62:	2b01      	cmp	r3, #1
 800cf64:	d015      	beq.n	800cf92 <ucdr_deserialize_uint16_t+0xda>
 800cf66:	7853      	ldrb	r3, [r2, #1]
 800cf68:	702b      	strb	r3, [r5, #0]
 800cf6a:	68a3      	ldr	r3, [r4, #8]
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	706b      	strb	r3, [r5, #1]
 800cf70:	e7bd      	b.n	800ceee <ucdr_deserialize_uint16_t+0x36>
 800cf72:	881b      	ldrh	r3, [r3, #0]
 800cf74:	802b      	strh	r3, [r5, #0]
 800cf76:	e7ba      	b.n	800ceee <ucdr_deserialize_uint16_t+0x36>
 800cf78:	68a2      	ldr	r2, [r4, #8]
 800cf7a:	6923      	ldr	r3, [r4, #16]
 800cf7c:	7da0      	ldrb	r0, [r4, #22]
 800cf7e:	f884 8015 	strb.w	r8, [r4, #21]
 800cf82:	1b92      	subs	r2, r2, r6
 800cf84:	1b9b      	subs	r3, r3, r6
 800cf86:	60a2      	str	r2, [r4, #8]
 800cf88:	6123      	str	r3, [r4, #16]
 800cf8a:	f080 0001 	eor.w	r0, r0, #1
 800cf8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf92:	8813      	ldrh	r3, [r2, #0]
 800cf94:	802b      	strh	r3, [r5, #0]
 800cf96:	e7aa      	b.n	800ceee <ucdr_deserialize_uint16_t+0x36>
 800cf98:	4639      	mov	r1, r7
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f00f ffa0 	bl	801cee2 <memcpy>
 800cfa2:	68a1      	ldr	r1, [r4, #8]
 800cfa4:	464a      	mov	r2, r9
 800cfa6:	19a8      	adds	r0, r5, r6
 800cfa8:	f00f ff9b 	bl	801cee2 <memcpy>
 800cfac:	e7c3      	b.n	800cf36 <ucdr_deserialize_uint16_t+0x7e>
 800cfae:	bf00      	nop

0800cfb0 <ucdr_deserialize_endian_uint16_t>:
 800cfb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfb4:	460e      	mov	r6, r1
 800cfb6:	2102      	movs	r1, #2
 800cfb8:	4604      	mov	r4, r0
 800cfba:	4615      	mov	r5, r2
 800cfbc:	f001 f918 	bl	800e1f0 <ucdr_buffer_alignment>
 800cfc0:	4601      	mov	r1, r0
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cfc8:	f001 f956 	bl	800e278 <ucdr_advance_buffer>
 800cfcc:	2102      	movs	r1, #2
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f001 f8ae 	bl	800e130 <ucdr_check_buffer_available_for>
 800cfd4:	bb60      	cbnz	r0, 800d030 <ucdr_deserialize_endian_uint16_t+0x80>
 800cfd6:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800cfda:	4547      	cmp	r7, r8
 800cfdc:	d923      	bls.n	800d026 <ucdr_deserialize_endian_uint16_t+0x76>
 800cfde:	6923      	ldr	r3, [r4, #16]
 800cfe0:	60a7      	str	r7, [r4, #8]
 800cfe2:	eba7 0708 	sub.w	r7, r7, r8
 800cfe6:	443b      	add	r3, r7
 800cfe8:	f1c7 0a02 	rsb	sl, r7, #2
 800cfec:	6123      	str	r3, [r4, #16]
 800cfee:	4651      	mov	r1, sl
 800cff0:	4620      	mov	r0, r4
 800cff2:	f001 f8a9 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800cff6:	2800      	cmp	r0, #0
 800cff8:	d032      	beq.n	800d060 <ucdr_deserialize_endian_uint16_t+0xb0>
 800cffa:	2e01      	cmp	r6, #1
 800cffc:	d03d      	beq.n	800d07a <ucdr_deserialize_endian_uint16_t+0xca>
 800cffe:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d002:	702b      	strb	r3, [r5, #0]
 800d004:	f898 3000 	ldrb.w	r3, [r8]
 800d008:	706b      	strb	r3, [r5, #1]
 800d00a:	6923      	ldr	r3, [r4, #16]
 800d00c:	68a2      	ldr	r2, [r4, #8]
 800d00e:	7da0      	ldrb	r0, [r4, #22]
 800d010:	2102      	movs	r1, #2
 800d012:	3302      	adds	r3, #2
 800d014:	4452      	add	r2, sl
 800d016:	1bdb      	subs	r3, r3, r7
 800d018:	7561      	strb	r1, [r4, #21]
 800d01a:	60a2      	str	r2, [r4, #8]
 800d01c:	6123      	str	r3, [r4, #16]
 800d01e:	f080 0001 	eor.w	r0, r0, #1
 800d022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d026:	2102      	movs	r1, #2
 800d028:	4620      	mov	r0, r4
 800d02a:	f001 f88d 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d02e:	b178      	cbz	r0, 800d050 <ucdr_deserialize_endian_uint16_t+0xa0>
 800d030:	2e01      	cmp	r6, #1
 800d032:	68a3      	ldr	r3, [r4, #8]
 800d034:	d011      	beq.n	800d05a <ucdr_deserialize_endian_uint16_t+0xaa>
 800d036:	785b      	ldrb	r3, [r3, #1]
 800d038:	702b      	strb	r3, [r5, #0]
 800d03a:	68a3      	ldr	r3, [r4, #8]
 800d03c:	781b      	ldrb	r3, [r3, #0]
 800d03e:	706b      	strb	r3, [r5, #1]
 800d040:	68a2      	ldr	r2, [r4, #8]
 800d042:	6923      	ldr	r3, [r4, #16]
 800d044:	3202      	adds	r2, #2
 800d046:	3302      	adds	r3, #2
 800d048:	2102      	movs	r1, #2
 800d04a:	60a2      	str	r2, [r4, #8]
 800d04c:	6123      	str	r3, [r4, #16]
 800d04e:	7561      	strb	r1, [r4, #21]
 800d050:	7da0      	ldrb	r0, [r4, #22]
 800d052:	f080 0001 	eor.w	r0, r0, #1
 800d056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d05a:	881b      	ldrh	r3, [r3, #0]
 800d05c:	802b      	strh	r3, [r5, #0]
 800d05e:	e7ef      	b.n	800d040 <ucdr_deserialize_endian_uint16_t+0x90>
 800d060:	68a2      	ldr	r2, [r4, #8]
 800d062:	6923      	ldr	r3, [r4, #16]
 800d064:	7da0      	ldrb	r0, [r4, #22]
 800d066:	f884 9015 	strb.w	r9, [r4, #21]
 800d06a:	1bd2      	subs	r2, r2, r7
 800d06c:	1bdb      	subs	r3, r3, r7
 800d06e:	60a2      	str	r2, [r4, #8]
 800d070:	6123      	str	r3, [r4, #16]
 800d072:	f080 0001 	eor.w	r0, r0, #1
 800d076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d07a:	4641      	mov	r1, r8
 800d07c:	463a      	mov	r2, r7
 800d07e:	4628      	mov	r0, r5
 800d080:	f00f ff2f 	bl	801cee2 <memcpy>
 800d084:	68a1      	ldr	r1, [r4, #8]
 800d086:	4652      	mov	r2, sl
 800d088:	19e8      	adds	r0, r5, r7
 800d08a:	f00f ff2a 	bl	801cee2 <memcpy>
 800d08e:	e7bc      	b.n	800d00a <ucdr_deserialize_endian_uint16_t+0x5a>

0800d090 <ucdr_serialize_uint32_t>:
 800d090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d094:	b082      	sub	sp, #8
 800d096:	4604      	mov	r4, r0
 800d098:	9101      	str	r1, [sp, #4]
 800d09a:	2104      	movs	r1, #4
 800d09c:	f001 f8a8 	bl	800e1f0 <ucdr_buffer_alignment>
 800d0a0:	4601      	mov	r1, r0
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	7d67      	ldrb	r7, [r4, #21]
 800d0a6:	f001 f8e7 	bl	800e278 <ucdr_advance_buffer>
 800d0aa:	2104      	movs	r1, #4
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f001 f83f 	bl	800e130 <ucdr_check_buffer_available_for>
 800d0b2:	b300      	cbz	r0, 800d0f6 <ucdr_serialize_uint32_t+0x66>
 800d0b4:	7d22      	ldrb	r2, [r4, #20]
 800d0b6:	68a3      	ldr	r3, [r4, #8]
 800d0b8:	2a01      	cmp	r2, #1
 800d0ba:	d05d      	beq.n	800d178 <ucdr_serialize_uint32_t+0xe8>
 800d0bc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d0c0:	701a      	strb	r2, [r3, #0]
 800d0c2:	68a3      	ldr	r3, [r4, #8]
 800d0c4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d0c8:	705a      	strb	r2, [r3, #1]
 800d0ca:	68a3      	ldr	r3, [r4, #8]
 800d0cc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d0d0:	709a      	strb	r2, [r3, #2]
 800d0d2:	68a3      	ldr	r3, [r4, #8]
 800d0d4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d0d8:	70da      	strb	r2, [r3, #3]
 800d0da:	68a2      	ldr	r2, [r4, #8]
 800d0dc:	6923      	ldr	r3, [r4, #16]
 800d0de:	3204      	adds	r2, #4
 800d0e0:	3304      	adds	r3, #4
 800d0e2:	2104      	movs	r1, #4
 800d0e4:	60a2      	str	r2, [r4, #8]
 800d0e6:	6123      	str	r3, [r4, #16]
 800d0e8:	7561      	strb	r1, [r4, #21]
 800d0ea:	7da0      	ldrb	r0, [r4, #22]
 800d0ec:	f080 0001 	eor.w	r0, r0, #1
 800d0f0:	b002      	add	sp, #8
 800d0f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0f6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d0fa:	42ab      	cmp	r3, r5
 800d0fc:	d92e      	bls.n	800d15c <ucdr_serialize_uint32_t+0xcc>
 800d0fe:	1b5e      	subs	r6, r3, r5
 800d100:	60a3      	str	r3, [r4, #8]
 800d102:	6923      	ldr	r3, [r4, #16]
 800d104:	f1c6 0804 	rsb	r8, r6, #4
 800d108:	4433      	add	r3, r6
 800d10a:	6123      	str	r3, [r4, #16]
 800d10c:	4641      	mov	r1, r8
 800d10e:	4620      	mov	r0, r4
 800d110:	f001 f81a 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d114:	b398      	cbz	r0, 800d17e <ucdr_serialize_uint32_t+0xee>
 800d116:	7d23      	ldrb	r3, [r4, #20]
 800d118:	2b01      	cmp	r3, #1
 800d11a:	d046      	beq.n	800d1aa <ucdr_serialize_uint32_t+0x11a>
 800d11c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d120:	702b      	strb	r3, [r5, #0]
 800d122:	2e01      	cmp	r6, #1
 800d124:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d128:	706b      	strb	r3, [r5, #1]
 800d12a:	d035      	beq.n	800d198 <ucdr_serialize_uint32_t+0x108>
 800d12c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d130:	70ab      	strb	r3, [r5, #2]
 800d132:	2e02      	cmp	r6, #2
 800d134:	d034      	beq.n	800d1a0 <ucdr_serialize_uint32_t+0x110>
 800d136:	3503      	adds	r5, #3
 800d138:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d13c:	702b      	strb	r3, [r5, #0]
 800d13e:	6923      	ldr	r3, [r4, #16]
 800d140:	68a2      	ldr	r2, [r4, #8]
 800d142:	7da0      	ldrb	r0, [r4, #22]
 800d144:	3304      	adds	r3, #4
 800d146:	4442      	add	r2, r8
 800d148:	1b9b      	subs	r3, r3, r6
 800d14a:	2104      	movs	r1, #4
 800d14c:	f080 0001 	eor.w	r0, r0, #1
 800d150:	60a2      	str	r2, [r4, #8]
 800d152:	6123      	str	r3, [r4, #16]
 800d154:	7561      	strb	r1, [r4, #21]
 800d156:	b002      	add	sp, #8
 800d158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d15c:	2104      	movs	r1, #4
 800d15e:	4620      	mov	r0, r4
 800d160:	f000 fff2 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d164:	2800      	cmp	r0, #0
 800d166:	d0c0      	beq.n	800d0ea <ucdr_serialize_uint32_t+0x5a>
 800d168:	7d23      	ldrb	r3, [r4, #20]
 800d16a:	68a2      	ldr	r2, [r4, #8]
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d019      	beq.n	800d1a4 <ucdr_serialize_uint32_t+0x114>
 800d170:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d174:	7013      	strb	r3, [r2, #0]
 800d176:	e7a4      	b.n	800d0c2 <ucdr_serialize_uint32_t+0x32>
 800d178:	9a01      	ldr	r2, [sp, #4]
 800d17a:	601a      	str	r2, [r3, #0]
 800d17c:	e7ad      	b.n	800d0da <ucdr_serialize_uint32_t+0x4a>
 800d17e:	68a2      	ldr	r2, [r4, #8]
 800d180:	6923      	ldr	r3, [r4, #16]
 800d182:	7da0      	ldrb	r0, [r4, #22]
 800d184:	7567      	strb	r7, [r4, #21]
 800d186:	1b92      	subs	r2, r2, r6
 800d188:	1b9b      	subs	r3, r3, r6
 800d18a:	f080 0001 	eor.w	r0, r0, #1
 800d18e:	60a2      	str	r2, [r4, #8]
 800d190:	6123      	str	r3, [r4, #16]
 800d192:	b002      	add	sp, #8
 800d194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d198:	68a3      	ldr	r3, [r4, #8]
 800d19a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d19e:	701a      	strb	r2, [r3, #0]
 800d1a0:	68a5      	ldr	r5, [r4, #8]
 800d1a2:	e7c9      	b.n	800d138 <ucdr_serialize_uint32_t+0xa8>
 800d1a4:	9b01      	ldr	r3, [sp, #4]
 800d1a6:	6013      	str	r3, [r2, #0]
 800d1a8:	e797      	b.n	800d0da <ucdr_serialize_uint32_t+0x4a>
 800d1aa:	4628      	mov	r0, r5
 800d1ac:	ad01      	add	r5, sp, #4
 800d1ae:	4632      	mov	r2, r6
 800d1b0:	4629      	mov	r1, r5
 800d1b2:	f00f fe96 	bl	801cee2 <memcpy>
 800d1b6:	68a0      	ldr	r0, [r4, #8]
 800d1b8:	4642      	mov	r2, r8
 800d1ba:	19a9      	adds	r1, r5, r6
 800d1bc:	f00f fe91 	bl	801cee2 <memcpy>
 800d1c0:	e7bd      	b.n	800d13e <ucdr_serialize_uint32_t+0xae>
 800d1c2:	bf00      	nop

0800d1c4 <ucdr_serialize_endian_uint32_t>:
 800d1c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1c8:	b083      	sub	sp, #12
 800d1ca:	460d      	mov	r5, r1
 800d1cc:	2104      	movs	r1, #4
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	9201      	str	r2, [sp, #4]
 800d1d2:	f001 f80d 	bl	800e1f0 <ucdr_buffer_alignment>
 800d1d6:	4601      	mov	r1, r0
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d1de:	f001 f84b 	bl	800e278 <ucdr_advance_buffer>
 800d1e2:	2104      	movs	r1, #4
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	f000 ffa3 	bl	800e130 <ucdr_check_buffer_available_for>
 800d1ea:	2800      	cmp	r0, #0
 800d1ec:	d137      	bne.n	800d25e <ucdr_serialize_endian_uint32_t+0x9a>
 800d1ee:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d1f2:	42b7      	cmp	r7, r6
 800d1f4:	d92e      	bls.n	800d254 <ucdr_serialize_endian_uint32_t+0x90>
 800d1f6:	6923      	ldr	r3, [r4, #16]
 800d1f8:	60a7      	str	r7, [r4, #8]
 800d1fa:	1bbf      	subs	r7, r7, r6
 800d1fc:	443b      	add	r3, r7
 800d1fe:	f1c7 0904 	rsb	r9, r7, #4
 800d202:	6123      	str	r3, [r4, #16]
 800d204:	4649      	mov	r1, r9
 800d206:	4620      	mov	r0, r4
 800d208:	f000 ff9e 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d049      	beq.n	800d2a4 <ucdr_serialize_endian_uint32_t+0xe0>
 800d210:	2d01      	cmp	r5, #1
 800d212:	d05b      	beq.n	800d2cc <ucdr_serialize_endian_uint32_t+0x108>
 800d214:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d218:	7033      	strb	r3, [r6, #0]
 800d21a:	2f01      	cmp	r7, #1
 800d21c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d220:	7073      	strb	r3, [r6, #1]
 800d222:	d04d      	beq.n	800d2c0 <ucdr_serialize_endian_uint32_t+0xfc>
 800d224:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d228:	70b3      	strb	r3, [r6, #2]
 800d22a:	2f02      	cmp	r7, #2
 800d22c:	d04c      	beq.n	800d2c8 <ucdr_serialize_endian_uint32_t+0x104>
 800d22e:	3603      	adds	r6, #3
 800d230:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d234:	7033      	strb	r3, [r6, #0]
 800d236:	6923      	ldr	r3, [r4, #16]
 800d238:	68a2      	ldr	r2, [r4, #8]
 800d23a:	7da0      	ldrb	r0, [r4, #22]
 800d23c:	3304      	adds	r3, #4
 800d23e:	444a      	add	r2, r9
 800d240:	1bdb      	subs	r3, r3, r7
 800d242:	2104      	movs	r1, #4
 800d244:	f080 0001 	eor.w	r0, r0, #1
 800d248:	60a2      	str	r2, [r4, #8]
 800d24a:	6123      	str	r3, [r4, #16]
 800d24c:	7561      	strb	r1, [r4, #21]
 800d24e:	b003      	add	sp, #12
 800d250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d254:	2104      	movs	r1, #4
 800d256:	4620      	mov	r0, r4
 800d258:	f000 ff76 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d25c:	b1c8      	cbz	r0, 800d292 <ucdr_serialize_endian_uint32_t+0xce>
 800d25e:	2d01      	cmp	r5, #1
 800d260:	68a3      	ldr	r3, [r4, #8]
 800d262:	d01c      	beq.n	800d29e <ucdr_serialize_endian_uint32_t+0xda>
 800d264:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d268:	701a      	strb	r2, [r3, #0]
 800d26a:	68a3      	ldr	r3, [r4, #8]
 800d26c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d270:	705a      	strb	r2, [r3, #1]
 800d272:	68a3      	ldr	r3, [r4, #8]
 800d274:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d278:	709a      	strb	r2, [r3, #2]
 800d27a:	68a3      	ldr	r3, [r4, #8]
 800d27c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d280:	70da      	strb	r2, [r3, #3]
 800d282:	68a2      	ldr	r2, [r4, #8]
 800d284:	6923      	ldr	r3, [r4, #16]
 800d286:	3204      	adds	r2, #4
 800d288:	3304      	adds	r3, #4
 800d28a:	2104      	movs	r1, #4
 800d28c:	60a2      	str	r2, [r4, #8]
 800d28e:	6123      	str	r3, [r4, #16]
 800d290:	7561      	strb	r1, [r4, #21]
 800d292:	7da0      	ldrb	r0, [r4, #22]
 800d294:	f080 0001 	eor.w	r0, r0, #1
 800d298:	b003      	add	sp, #12
 800d29a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d29e:	9a01      	ldr	r2, [sp, #4]
 800d2a0:	601a      	str	r2, [r3, #0]
 800d2a2:	e7ee      	b.n	800d282 <ucdr_serialize_endian_uint32_t+0xbe>
 800d2a4:	68a2      	ldr	r2, [r4, #8]
 800d2a6:	6923      	ldr	r3, [r4, #16]
 800d2a8:	7da0      	ldrb	r0, [r4, #22]
 800d2aa:	f884 8015 	strb.w	r8, [r4, #21]
 800d2ae:	1bd2      	subs	r2, r2, r7
 800d2b0:	1bdb      	subs	r3, r3, r7
 800d2b2:	f080 0001 	eor.w	r0, r0, #1
 800d2b6:	60a2      	str	r2, [r4, #8]
 800d2b8:	6123      	str	r3, [r4, #16]
 800d2ba:	b003      	add	sp, #12
 800d2bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2c0:	68a3      	ldr	r3, [r4, #8]
 800d2c2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d2c6:	701a      	strb	r2, [r3, #0]
 800d2c8:	68a6      	ldr	r6, [r4, #8]
 800d2ca:	e7b1      	b.n	800d230 <ucdr_serialize_endian_uint32_t+0x6c>
 800d2cc:	ad01      	add	r5, sp, #4
 800d2ce:	463a      	mov	r2, r7
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	f00f fe05 	bl	801cee2 <memcpy>
 800d2d8:	68a0      	ldr	r0, [r4, #8]
 800d2da:	464a      	mov	r2, r9
 800d2dc:	19e9      	adds	r1, r5, r7
 800d2de:	f00f fe00 	bl	801cee2 <memcpy>
 800d2e2:	e7a8      	b.n	800d236 <ucdr_serialize_endian_uint32_t+0x72>

0800d2e4 <ucdr_deserialize_uint32_t>:
 800d2e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2e8:	460d      	mov	r5, r1
 800d2ea:	2104      	movs	r1, #4
 800d2ec:	4604      	mov	r4, r0
 800d2ee:	f000 ff7f 	bl	800e1f0 <ucdr_buffer_alignment>
 800d2f2:	4601      	mov	r1, r0
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d2fa:	f000 ffbd 	bl	800e278 <ucdr_advance_buffer>
 800d2fe:	2104      	movs	r1, #4
 800d300:	4620      	mov	r0, r4
 800d302:	f000 ff15 	bl	800e130 <ucdr_check_buffer_available_for>
 800d306:	b1d8      	cbz	r0, 800d340 <ucdr_deserialize_uint32_t+0x5c>
 800d308:	7d22      	ldrb	r2, [r4, #20]
 800d30a:	68a3      	ldr	r3, [r4, #8]
 800d30c:	2a01      	cmp	r2, #1
 800d30e:	d052      	beq.n	800d3b6 <ucdr_deserialize_uint32_t+0xd2>
 800d310:	78db      	ldrb	r3, [r3, #3]
 800d312:	702b      	strb	r3, [r5, #0]
 800d314:	68a3      	ldr	r3, [r4, #8]
 800d316:	789b      	ldrb	r3, [r3, #2]
 800d318:	706b      	strb	r3, [r5, #1]
 800d31a:	68a3      	ldr	r3, [r4, #8]
 800d31c:	785b      	ldrb	r3, [r3, #1]
 800d31e:	70ab      	strb	r3, [r5, #2]
 800d320:	68a3      	ldr	r3, [r4, #8]
 800d322:	781b      	ldrb	r3, [r3, #0]
 800d324:	70eb      	strb	r3, [r5, #3]
 800d326:	68a2      	ldr	r2, [r4, #8]
 800d328:	6923      	ldr	r3, [r4, #16]
 800d32a:	3204      	adds	r2, #4
 800d32c:	3304      	adds	r3, #4
 800d32e:	2104      	movs	r1, #4
 800d330:	60a2      	str	r2, [r4, #8]
 800d332:	6123      	str	r3, [r4, #16]
 800d334:	7561      	strb	r1, [r4, #21]
 800d336:	7da0      	ldrb	r0, [r4, #22]
 800d338:	f080 0001 	eor.w	r0, r0, #1
 800d33c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d340:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d344:	42b7      	cmp	r7, r6
 800d346:	d92a      	bls.n	800d39e <ucdr_deserialize_uint32_t+0xba>
 800d348:	6923      	ldr	r3, [r4, #16]
 800d34a:	60a7      	str	r7, [r4, #8]
 800d34c:	1bbf      	subs	r7, r7, r6
 800d34e:	443b      	add	r3, r7
 800d350:	f1c7 0904 	rsb	r9, r7, #4
 800d354:	6123      	str	r3, [r4, #16]
 800d356:	4649      	mov	r1, r9
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 fef5 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d35e:	b368      	cbz	r0, 800d3bc <ucdr_deserialize_uint32_t+0xd8>
 800d360:	7d23      	ldrb	r3, [r4, #20]
 800d362:	2b01      	cmp	r3, #1
 800d364:	d040      	beq.n	800d3e8 <ucdr_deserialize_uint32_t+0x104>
 800d366:	78f3      	ldrb	r3, [r6, #3]
 800d368:	702b      	strb	r3, [r5, #0]
 800d36a:	78b3      	ldrb	r3, [r6, #2]
 800d36c:	706b      	strb	r3, [r5, #1]
 800d36e:	2f01      	cmp	r7, #1
 800d370:	d031      	beq.n	800d3d6 <ucdr_deserialize_uint32_t+0xf2>
 800d372:	7873      	ldrb	r3, [r6, #1]
 800d374:	70ab      	strb	r3, [r5, #2]
 800d376:	2f02      	cmp	r7, #2
 800d378:	f105 0503 	add.w	r5, r5, #3
 800d37c:	d02f      	beq.n	800d3de <ucdr_deserialize_uint32_t+0xfa>
 800d37e:	7833      	ldrb	r3, [r6, #0]
 800d380:	702b      	strb	r3, [r5, #0]
 800d382:	6923      	ldr	r3, [r4, #16]
 800d384:	68a2      	ldr	r2, [r4, #8]
 800d386:	7da0      	ldrb	r0, [r4, #22]
 800d388:	2104      	movs	r1, #4
 800d38a:	3304      	adds	r3, #4
 800d38c:	444a      	add	r2, r9
 800d38e:	1bdb      	subs	r3, r3, r7
 800d390:	7561      	strb	r1, [r4, #21]
 800d392:	60a2      	str	r2, [r4, #8]
 800d394:	6123      	str	r3, [r4, #16]
 800d396:	f080 0001 	eor.w	r0, r0, #1
 800d39a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d39e:	2104      	movs	r1, #4
 800d3a0:	4620      	mov	r0, r4
 800d3a2:	f000 fed1 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d3a6:	2800      	cmp	r0, #0
 800d3a8:	d0c5      	beq.n	800d336 <ucdr_deserialize_uint32_t+0x52>
 800d3aa:	7d23      	ldrb	r3, [r4, #20]
 800d3ac:	68a2      	ldr	r2, [r4, #8]
 800d3ae:	2b01      	cmp	r3, #1
 800d3b0:	d017      	beq.n	800d3e2 <ucdr_deserialize_uint32_t+0xfe>
 800d3b2:	78d3      	ldrb	r3, [r2, #3]
 800d3b4:	e7ad      	b.n	800d312 <ucdr_deserialize_uint32_t+0x2e>
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	602b      	str	r3, [r5, #0]
 800d3ba:	e7b4      	b.n	800d326 <ucdr_deserialize_uint32_t+0x42>
 800d3bc:	68a2      	ldr	r2, [r4, #8]
 800d3be:	6923      	ldr	r3, [r4, #16]
 800d3c0:	7da0      	ldrb	r0, [r4, #22]
 800d3c2:	f884 8015 	strb.w	r8, [r4, #21]
 800d3c6:	1bd2      	subs	r2, r2, r7
 800d3c8:	1bdb      	subs	r3, r3, r7
 800d3ca:	60a2      	str	r2, [r4, #8]
 800d3cc:	6123      	str	r3, [r4, #16]
 800d3ce:	f080 0001 	eor.w	r0, r0, #1
 800d3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3d6:	68a3      	ldr	r3, [r4, #8]
 800d3d8:	785b      	ldrb	r3, [r3, #1]
 800d3da:	70ab      	strb	r3, [r5, #2]
 800d3dc:	3503      	adds	r5, #3
 800d3de:	68a6      	ldr	r6, [r4, #8]
 800d3e0:	e7cd      	b.n	800d37e <ucdr_deserialize_uint32_t+0x9a>
 800d3e2:	6813      	ldr	r3, [r2, #0]
 800d3e4:	602b      	str	r3, [r5, #0]
 800d3e6:	e79e      	b.n	800d326 <ucdr_deserialize_uint32_t+0x42>
 800d3e8:	4631      	mov	r1, r6
 800d3ea:	463a      	mov	r2, r7
 800d3ec:	4628      	mov	r0, r5
 800d3ee:	f00f fd78 	bl	801cee2 <memcpy>
 800d3f2:	68a1      	ldr	r1, [r4, #8]
 800d3f4:	464a      	mov	r2, r9
 800d3f6:	19e8      	adds	r0, r5, r7
 800d3f8:	f00f fd73 	bl	801cee2 <memcpy>
 800d3fc:	e7c1      	b.n	800d382 <ucdr_deserialize_uint32_t+0x9e>
 800d3fe:	bf00      	nop

0800d400 <ucdr_deserialize_endian_uint32_t>:
 800d400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d404:	460e      	mov	r6, r1
 800d406:	2104      	movs	r1, #4
 800d408:	4604      	mov	r4, r0
 800d40a:	4615      	mov	r5, r2
 800d40c:	f000 fef0 	bl	800e1f0 <ucdr_buffer_alignment>
 800d410:	4601      	mov	r1, r0
 800d412:	4620      	mov	r0, r4
 800d414:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d418:	f000 ff2e 	bl	800e278 <ucdr_advance_buffer>
 800d41c:	2104      	movs	r1, #4
 800d41e:	4620      	mov	r0, r4
 800d420:	f000 fe86 	bl	800e130 <ucdr_check_buffer_available_for>
 800d424:	2800      	cmp	r0, #0
 800d426:	d137      	bne.n	800d498 <ucdr_deserialize_endian_uint32_t+0x98>
 800d428:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800d42c:	42bb      	cmp	r3, r7
 800d42e:	d92e      	bls.n	800d48e <ucdr_deserialize_endian_uint32_t+0x8e>
 800d430:	eba3 0807 	sub.w	r8, r3, r7
 800d434:	60a3      	str	r3, [r4, #8]
 800d436:	6923      	ldr	r3, [r4, #16]
 800d438:	f1c8 0a04 	rsb	sl, r8, #4
 800d43c:	4443      	add	r3, r8
 800d43e:	6123      	str	r3, [r4, #16]
 800d440:	4651      	mov	r1, sl
 800d442:	4620      	mov	r0, r4
 800d444:	f000 fe80 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d448:	2800      	cmp	r0, #0
 800d44a:	d043      	beq.n	800d4d4 <ucdr_deserialize_endian_uint32_t+0xd4>
 800d44c:	2e01      	cmp	r6, #1
 800d44e:	d056      	beq.n	800d4fe <ucdr_deserialize_endian_uint32_t+0xfe>
 800d450:	78fb      	ldrb	r3, [r7, #3]
 800d452:	702b      	strb	r3, [r5, #0]
 800d454:	78bb      	ldrb	r3, [r7, #2]
 800d456:	706b      	strb	r3, [r5, #1]
 800d458:	f1b8 0f01 	cmp.w	r8, #1
 800d45c:	d049      	beq.n	800d4f2 <ucdr_deserialize_endian_uint32_t+0xf2>
 800d45e:	787b      	ldrb	r3, [r7, #1]
 800d460:	70ab      	strb	r3, [r5, #2]
 800d462:	f1b8 0f02 	cmp.w	r8, #2
 800d466:	f105 0503 	add.w	r5, r5, #3
 800d46a:	d046      	beq.n	800d4fa <ucdr_deserialize_endian_uint32_t+0xfa>
 800d46c:	783b      	ldrb	r3, [r7, #0]
 800d46e:	702b      	strb	r3, [r5, #0]
 800d470:	6923      	ldr	r3, [r4, #16]
 800d472:	68a2      	ldr	r2, [r4, #8]
 800d474:	7da0      	ldrb	r0, [r4, #22]
 800d476:	2104      	movs	r1, #4
 800d478:	3304      	adds	r3, #4
 800d47a:	4452      	add	r2, sl
 800d47c:	eba3 0308 	sub.w	r3, r3, r8
 800d480:	7561      	strb	r1, [r4, #21]
 800d482:	60a2      	str	r2, [r4, #8]
 800d484:	6123      	str	r3, [r4, #16]
 800d486:	f080 0001 	eor.w	r0, r0, #1
 800d48a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d48e:	2104      	movs	r1, #4
 800d490:	4620      	mov	r0, r4
 800d492:	f000 fe59 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d496:	b1a8      	cbz	r0, 800d4c4 <ucdr_deserialize_endian_uint32_t+0xc4>
 800d498:	2e01      	cmp	r6, #1
 800d49a:	68a3      	ldr	r3, [r4, #8]
 800d49c:	d017      	beq.n	800d4ce <ucdr_deserialize_endian_uint32_t+0xce>
 800d49e:	78db      	ldrb	r3, [r3, #3]
 800d4a0:	702b      	strb	r3, [r5, #0]
 800d4a2:	68a3      	ldr	r3, [r4, #8]
 800d4a4:	789b      	ldrb	r3, [r3, #2]
 800d4a6:	706b      	strb	r3, [r5, #1]
 800d4a8:	68a3      	ldr	r3, [r4, #8]
 800d4aa:	785b      	ldrb	r3, [r3, #1]
 800d4ac:	70ab      	strb	r3, [r5, #2]
 800d4ae:	68a3      	ldr	r3, [r4, #8]
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	70eb      	strb	r3, [r5, #3]
 800d4b4:	68a2      	ldr	r2, [r4, #8]
 800d4b6:	6923      	ldr	r3, [r4, #16]
 800d4b8:	3204      	adds	r2, #4
 800d4ba:	3304      	adds	r3, #4
 800d4bc:	2104      	movs	r1, #4
 800d4be:	60a2      	str	r2, [r4, #8]
 800d4c0:	6123      	str	r3, [r4, #16]
 800d4c2:	7561      	strb	r1, [r4, #21]
 800d4c4:	7da0      	ldrb	r0, [r4, #22]
 800d4c6:	f080 0001 	eor.w	r0, r0, #1
 800d4ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	602b      	str	r3, [r5, #0]
 800d4d2:	e7ef      	b.n	800d4b4 <ucdr_deserialize_endian_uint32_t+0xb4>
 800d4d4:	68a2      	ldr	r2, [r4, #8]
 800d4d6:	6923      	ldr	r3, [r4, #16]
 800d4d8:	7da0      	ldrb	r0, [r4, #22]
 800d4da:	f884 9015 	strb.w	r9, [r4, #21]
 800d4de:	eba2 0208 	sub.w	r2, r2, r8
 800d4e2:	eba3 0308 	sub.w	r3, r3, r8
 800d4e6:	60a2      	str	r2, [r4, #8]
 800d4e8:	6123      	str	r3, [r4, #16]
 800d4ea:	f080 0001 	eor.w	r0, r0, #1
 800d4ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4f2:	68a3      	ldr	r3, [r4, #8]
 800d4f4:	785b      	ldrb	r3, [r3, #1]
 800d4f6:	70ab      	strb	r3, [r5, #2]
 800d4f8:	3503      	adds	r5, #3
 800d4fa:	68a7      	ldr	r7, [r4, #8]
 800d4fc:	e7b6      	b.n	800d46c <ucdr_deserialize_endian_uint32_t+0x6c>
 800d4fe:	4639      	mov	r1, r7
 800d500:	4642      	mov	r2, r8
 800d502:	4628      	mov	r0, r5
 800d504:	f00f fced 	bl	801cee2 <memcpy>
 800d508:	68a1      	ldr	r1, [r4, #8]
 800d50a:	4652      	mov	r2, sl
 800d50c:	eb05 0008 	add.w	r0, r5, r8
 800d510:	f00f fce7 	bl	801cee2 <memcpy>
 800d514:	e7ac      	b.n	800d470 <ucdr_deserialize_endian_uint32_t+0x70>
 800d516:	bf00      	nop

0800d518 <ucdr_serialize_uint64_t>:
 800d518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d51c:	2108      	movs	r1, #8
 800d51e:	b082      	sub	sp, #8
 800d520:	4604      	mov	r4, r0
 800d522:	e9cd 2300 	strd	r2, r3, [sp]
 800d526:	f000 fe63 	bl	800e1f0 <ucdr_buffer_alignment>
 800d52a:	4601      	mov	r1, r0
 800d52c:	4620      	mov	r0, r4
 800d52e:	7d67      	ldrb	r7, [r4, #21]
 800d530:	f000 fea2 	bl	800e278 <ucdr_advance_buffer>
 800d534:	2108      	movs	r1, #8
 800d536:	4620      	mov	r0, r4
 800d538:	f000 fdfa 	bl	800e130 <ucdr_check_buffer_available_for>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d14d      	bne.n	800d5dc <ucdr_serialize_uint64_t+0xc4>
 800d540:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d544:	42ab      	cmp	r3, r5
 800d546:	d944      	bls.n	800d5d2 <ucdr_serialize_uint64_t+0xba>
 800d548:	1b5e      	subs	r6, r3, r5
 800d54a:	60a3      	str	r3, [r4, #8]
 800d54c:	6923      	ldr	r3, [r4, #16]
 800d54e:	f1c6 0808 	rsb	r8, r6, #8
 800d552:	4433      	add	r3, r6
 800d554:	6123      	str	r3, [r4, #16]
 800d556:	4641      	mov	r1, r8
 800d558:	4620      	mov	r0, r4
 800d55a:	f000 fdf5 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d55e:	2800      	cmp	r0, #0
 800d560:	d072      	beq.n	800d648 <ucdr_serialize_uint64_t+0x130>
 800d562:	7d23      	ldrb	r3, [r4, #20]
 800d564:	2b01      	cmp	r3, #1
 800d566:	f000 8092 	beq.w	800d68e <ucdr_serialize_uint64_t+0x176>
 800d56a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d56e:	702b      	strb	r3, [r5, #0]
 800d570:	2e01      	cmp	r6, #1
 800d572:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d576:	706b      	strb	r3, [r5, #1]
 800d578:	d073      	beq.n	800d662 <ucdr_serialize_uint64_t+0x14a>
 800d57a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d57e:	70ab      	strb	r3, [r5, #2]
 800d580:	2e02      	cmp	r6, #2
 800d582:	d072      	beq.n	800d66a <ucdr_serialize_uint64_t+0x152>
 800d584:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d588:	70eb      	strb	r3, [r5, #3]
 800d58a:	2e03      	cmp	r6, #3
 800d58c:	d071      	beq.n	800d672 <ucdr_serialize_uint64_t+0x15a>
 800d58e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d592:	712b      	strb	r3, [r5, #4]
 800d594:	2e04      	cmp	r6, #4
 800d596:	d070      	beq.n	800d67a <ucdr_serialize_uint64_t+0x162>
 800d598:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d59c:	716b      	strb	r3, [r5, #5]
 800d59e:	2e05      	cmp	r6, #5
 800d5a0:	d06f      	beq.n	800d682 <ucdr_serialize_uint64_t+0x16a>
 800d5a2:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d5a6:	71ab      	strb	r3, [r5, #6]
 800d5a8:	2e06      	cmp	r6, #6
 800d5aa:	d06e      	beq.n	800d68a <ucdr_serialize_uint64_t+0x172>
 800d5ac:	3507      	adds	r5, #7
 800d5ae:	f89d 3000 	ldrb.w	r3, [sp]
 800d5b2:	702b      	strb	r3, [r5, #0]
 800d5b4:	6923      	ldr	r3, [r4, #16]
 800d5b6:	68a2      	ldr	r2, [r4, #8]
 800d5b8:	7da0      	ldrb	r0, [r4, #22]
 800d5ba:	3308      	adds	r3, #8
 800d5bc:	4442      	add	r2, r8
 800d5be:	1b9b      	subs	r3, r3, r6
 800d5c0:	2108      	movs	r1, #8
 800d5c2:	f080 0001 	eor.w	r0, r0, #1
 800d5c6:	60a2      	str	r2, [r4, #8]
 800d5c8:	6123      	str	r3, [r4, #16]
 800d5ca:	7561      	strb	r1, [r4, #21]
 800d5cc:	b002      	add	sp, #8
 800d5ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5d2:	2108      	movs	r1, #8
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f000 fdb7 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d5da:	b350      	cbz	r0, 800d632 <ucdr_serialize_uint64_t+0x11a>
 800d5dc:	7d22      	ldrb	r2, [r4, #20]
 800d5de:	68a3      	ldr	r3, [r4, #8]
 800d5e0:	2a01      	cmp	r2, #1
 800d5e2:	d02c      	beq.n	800d63e <ucdr_serialize_uint64_t+0x126>
 800d5e4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d5e8:	701a      	strb	r2, [r3, #0]
 800d5ea:	68a3      	ldr	r3, [r4, #8]
 800d5ec:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d5f0:	705a      	strb	r2, [r3, #1]
 800d5f2:	68a3      	ldr	r3, [r4, #8]
 800d5f4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d5f8:	709a      	strb	r2, [r3, #2]
 800d5fa:	68a3      	ldr	r3, [r4, #8]
 800d5fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d600:	70da      	strb	r2, [r3, #3]
 800d602:	68a3      	ldr	r3, [r4, #8]
 800d604:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d608:	711a      	strb	r2, [r3, #4]
 800d60a:	68a3      	ldr	r3, [r4, #8]
 800d60c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d610:	715a      	strb	r2, [r3, #5]
 800d612:	68a3      	ldr	r3, [r4, #8]
 800d614:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d618:	719a      	strb	r2, [r3, #6]
 800d61a:	68a3      	ldr	r3, [r4, #8]
 800d61c:	f89d 2000 	ldrb.w	r2, [sp]
 800d620:	71da      	strb	r2, [r3, #7]
 800d622:	68a2      	ldr	r2, [r4, #8]
 800d624:	6923      	ldr	r3, [r4, #16]
 800d626:	3208      	adds	r2, #8
 800d628:	3308      	adds	r3, #8
 800d62a:	2108      	movs	r1, #8
 800d62c:	60a2      	str	r2, [r4, #8]
 800d62e:	6123      	str	r3, [r4, #16]
 800d630:	7561      	strb	r1, [r4, #21]
 800d632:	7da0      	ldrb	r0, [r4, #22]
 800d634:	f080 0001 	eor.w	r0, r0, #1
 800d638:	b002      	add	sp, #8
 800d63a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d63e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d642:	6019      	str	r1, [r3, #0]
 800d644:	605a      	str	r2, [r3, #4]
 800d646:	e7ec      	b.n	800d622 <ucdr_serialize_uint64_t+0x10a>
 800d648:	68a2      	ldr	r2, [r4, #8]
 800d64a:	6923      	ldr	r3, [r4, #16]
 800d64c:	7da0      	ldrb	r0, [r4, #22]
 800d64e:	7567      	strb	r7, [r4, #21]
 800d650:	1b92      	subs	r2, r2, r6
 800d652:	1b9b      	subs	r3, r3, r6
 800d654:	f080 0001 	eor.w	r0, r0, #1
 800d658:	60a2      	str	r2, [r4, #8]
 800d65a:	6123      	str	r3, [r4, #16]
 800d65c:	b002      	add	sp, #8
 800d65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d662:	68a3      	ldr	r3, [r4, #8]
 800d664:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d668:	701a      	strb	r2, [r3, #0]
 800d66a:	68a3      	ldr	r3, [r4, #8]
 800d66c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d670:	701a      	strb	r2, [r3, #0]
 800d672:	68a3      	ldr	r3, [r4, #8]
 800d674:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d678:	701a      	strb	r2, [r3, #0]
 800d67a:	68a3      	ldr	r3, [r4, #8]
 800d67c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d680:	701a      	strb	r2, [r3, #0]
 800d682:	68a3      	ldr	r3, [r4, #8]
 800d684:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d688:	701a      	strb	r2, [r3, #0]
 800d68a:	68a5      	ldr	r5, [r4, #8]
 800d68c:	e78f      	b.n	800d5ae <ucdr_serialize_uint64_t+0x96>
 800d68e:	4628      	mov	r0, r5
 800d690:	466d      	mov	r5, sp
 800d692:	4632      	mov	r2, r6
 800d694:	4629      	mov	r1, r5
 800d696:	f00f fc24 	bl	801cee2 <memcpy>
 800d69a:	68a0      	ldr	r0, [r4, #8]
 800d69c:	4642      	mov	r2, r8
 800d69e:	19a9      	adds	r1, r5, r6
 800d6a0:	f00f fc1f 	bl	801cee2 <memcpy>
 800d6a4:	e786      	b.n	800d5b4 <ucdr_serialize_uint64_t+0x9c>
 800d6a6:	bf00      	nop

0800d6a8 <ucdr_serialize_int16_t>:
 800d6a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ac:	b082      	sub	sp, #8
 800d6ae:	460b      	mov	r3, r1
 800d6b0:	2102      	movs	r1, #2
 800d6b2:	4604      	mov	r4, r0
 800d6b4:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d6b8:	f000 fd9a 	bl	800e1f0 <ucdr_buffer_alignment>
 800d6bc:	4601      	mov	r1, r0
 800d6be:	4620      	mov	r0, r4
 800d6c0:	7d67      	ldrb	r7, [r4, #21]
 800d6c2:	f000 fdd9 	bl	800e278 <ucdr_advance_buffer>
 800d6c6:	2102      	movs	r1, #2
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	f000 fd31 	bl	800e130 <ucdr_check_buffer_available_for>
 800d6ce:	b1c0      	cbz	r0, 800d702 <ucdr_serialize_int16_t+0x5a>
 800d6d0:	7d22      	ldrb	r2, [r4, #20]
 800d6d2:	68a3      	ldr	r3, [r4, #8]
 800d6d4:	2a01      	cmp	r2, #1
 800d6d6:	d04e      	beq.n	800d776 <ucdr_serialize_int16_t+0xce>
 800d6d8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d6dc:	701a      	strb	r2, [r3, #0]
 800d6de:	68a3      	ldr	r3, [r4, #8]
 800d6e0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d6e4:	705a      	strb	r2, [r3, #1]
 800d6e6:	68a2      	ldr	r2, [r4, #8]
 800d6e8:	6923      	ldr	r3, [r4, #16]
 800d6ea:	3202      	adds	r2, #2
 800d6ec:	3302      	adds	r3, #2
 800d6ee:	2102      	movs	r1, #2
 800d6f0:	60a2      	str	r2, [r4, #8]
 800d6f2:	6123      	str	r3, [r4, #16]
 800d6f4:	7561      	strb	r1, [r4, #21]
 800d6f6:	7da0      	ldrb	r0, [r4, #22]
 800d6f8:	f080 0001 	eor.w	r0, r0, #1
 800d6fc:	b002      	add	sp, #8
 800d6fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d702:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d706:	42ab      	cmp	r3, r5
 800d708:	d923      	bls.n	800d752 <ucdr_serialize_int16_t+0xaa>
 800d70a:	1b5e      	subs	r6, r3, r5
 800d70c:	60a3      	str	r3, [r4, #8]
 800d70e:	6923      	ldr	r3, [r4, #16]
 800d710:	f1c6 0802 	rsb	r8, r6, #2
 800d714:	4433      	add	r3, r6
 800d716:	6123      	str	r3, [r4, #16]
 800d718:	4641      	mov	r1, r8
 800d71a:	4620      	mov	r0, r4
 800d71c:	f000 fd14 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d720:	b368      	cbz	r0, 800d77e <ucdr_serialize_int16_t+0xd6>
 800d722:	7d23      	ldrb	r3, [r4, #20]
 800d724:	2b01      	cmp	r3, #1
 800d726:	d03b      	beq.n	800d7a0 <ucdr_serialize_int16_t+0xf8>
 800d728:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d72c:	702b      	strb	r3, [r5, #0]
 800d72e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d732:	706b      	strb	r3, [r5, #1]
 800d734:	6923      	ldr	r3, [r4, #16]
 800d736:	68a2      	ldr	r2, [r4, #8]
 800d738:	7da0      	ldrb	r0, [r4, #22]
 800d73a:	3302      	adds	r3, #2
 800d73c:	4442      	add	r2, r8
 800d73e:	1b9b      	subs	r3, r3, r6
 800d740:	2102      	movs	r1, #2
 800d742:	f080 0001 	eor.w	r0, r0, #1
 800d746:	60a2      	str	r2, [r4, #8]
 800d748:	6123      	str	r3, [r4, #16]
 800d74a:	7561      	strb	r1, [r4, #21]
 800d74c:	b002      	add	sp, #8
 800d74e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d752:	2102      	movs	r1, #2
 800d754:	4620      	mov	r0, r4
 800d756:	f000 fcf7 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d75a:	2800      	cmp	r0, #0
 800d75c:	d0cb      	beq.n	800d6f6 <ucdr_serialize_int16_t+0x4e>
 800d75e:	7d23      	ldrb	r3, [r4, #20]
 800d760:	68a2      	ldr	r2, [r4, #8]
 800d762:	2b01      	cmp	r3, #1
 800d764:	d018      	beq.n	800d798 <ucdr_serialize_int16_t+0xf0>
 800d766:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d76a:	7013      	strb	r3, [r2, #0]
 800d76c:	68a3      	ldr	r3, [r4, #8]
 800d76e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d772:	705a      	strb	r2, [r3, #1]
 800d774:	e7b7      	b.n	800d6e6 <ucdr_serialize_int16_t+0x3e>
 800d776:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d77a:	801a      	strh	r2, [r3, #0]
 800d77c:	e7b3      	b.n	800d6e6 <ucdr_serialize_int16_t+0x3e>
 800d77e:	68a2      	ldr	r2, [r4, #8]
 800d780:	6923      	ldr	r3, [r4, #16]
 800d782:	7da0      	ldrb	r0, [r4, #22]
 800d784:	7567      	strb	r7, [r4, #21]
 800d786:	1b92      	subs	r2, r2, r6
 800d788:	1b9b      	subs	r3, r3, r6
 800d78a:	f080 0001 	eor.w	r0, r0, #1
 800d78e:	60a2      	str	r2, [r4, #8]
 800d790:	6123      	str	r3, [r4, #16]
 800d792:	b002      	add	sp, #8
 800d794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d798:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d79c:	8013      	strh	r3, [r2, #0]
 800d79e:	e7a2      	b.n	800d6e6 <ucdr_serialize_int16_t+0x3e>
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	f10d 0506 	add.w	r5, sp, #6
 800d7a6:	4632      	mov	r2, r6
 800d7a8:	4629      	mov	r1, r5
 800d7aa:	f00f fb9a 	bl	801cee2 <memcpy>
 800d7ae:	68a0      	ldr	r0, [r4, #8]
 800d7b0:	4642      	mov	r2, r8
 800d7b2:	19a9      	adds	r1, r5, r6
 800d7b4:	f00f fb95 	bl	801cee2 <memcpy>
 800d7b8:	e7bc      	b.n	800d734 <ucdr_serialize_int16_t+0x8c>
 800d7ba:	bf00      	nop

0800d7bc <ucdr_deserialize_int16_t>:
 800d7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7c0:	460d      	mov	r5, r1
 800d7c2:	2102      	movs	r1, #2
 800d7c4:	4604      	mov	r4, r0
 800d7c6:	f000 fd13 	bl	800e1f0 <ucdr_buffer_alignment>
 800d7ca:	4601      	mov	r1, r0
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d7d2:	f000 fd51 	bl	800e278 <ucdr_advance_buffer>
 800d7d6:	2102      	movs	r1, #2
 800d7d8:	4620      	mov	r0, r4
 800d7da:	f000 fca9 	bl	800e130 <ucdr_check_buffer_available_for>
 800d7de:	b1a8      	cbz	r0, 800d80c <ucdr_deserialize_int16_t+0x50>
 800d7e0:	7d22      	ldrb	r2, [r4, #20]
 800d7e2:	68a3      	ldr	r3, [r4, #8]
 800d7e4:	2a01      	cmp	r2, #1
 800d7e6:	d046      	beq.n	800d876 <ucdr_deserialize_int16_t+0xba>
 800d7e8:	785b      	ldrb	r3, [r3, #1]
 800d7ea:	702b      	strb	r3, [r5, #0]
 800d7ec:	68a3      	ldr	r3, [r4, #8]
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	706b      	strb	r3, [r5, #1]
 800d7f2:	68a2      	ldr	r2, [r4, #8]
 800d7f4:	6923      	ldr	r3, [r4, #16]
 800d7f6:	3202      	adds	r2, #2
 800d7f8:	3302      	adds	r3, #2
 800d7fa:	2102      	movs	r1, #2
 800d7fc:	60a2      	str	r2, [r4, #8]
 800d7fe:	6123      	str	r3, [r4, #16]
 800d800:	7561      	strb	r1, [r4, #21]
 800d802:	7da0      	ldrb	r0, [r4, #22]
 800d804:	f080 0001 	eor.w	r0, r0, #1
 800d808:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d80c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d810:	42be      	cmp	r6, r7
 800d812:	d920      	bls.n	800d856 <ucdr_deserialize_int16_t+0x9a>
 800d814:	6923      	ldr	r3, [r4, #16]
 800d816:	60a6      	str	r6, [r4, #8]
 800d818:	1bf6      	subs	r6, r6, r7
 800d81a:	4433      	add	r3, r6
 800d81c:	f1c6 0902 	rsb	r9, r6, #2
 800d820:	6123      	str	r3, [r4, #16]
 800d822:	4649      	mov	r1, r9
 800d824:	4620      	mov	r0, r4
 800d826:	f000 fc8f 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d82a:	b338      	cbz	r0, 800d87c <ucdr_deserialize_int16_t+0xc0>
 800d82c:	7d23      	ldrb	r3, [r4, #20]
 800d82e:	2b01      	cmp	r3, #1
 800d830:	d034      	beq.n	800d89c <ucdr_deserialize_int16_t+0xe0>
 800d832:	787b      	ldrb	r3, [r7, #1]
 800d834:	702b      	strb	r3, [r5, #0]
 800d836:	783b      	ldrb	r3, [r7, #0]
 800d838:	706b      	strb	r3, [r5, #1]
 800d83a:	6923      	ldr	r3, [r4, #16]
 800d83c:	68a2      	ldr	r2, [r4, #8]
 800d83e:	7da0      	ldrb	r0, [r4, #22]
 800d840:	2102      	movs	r1, #2
 800d842:	3302      	adds	r3, #2
 800d844:	444a      	add	r2, r9
 800d846:	1b9b      	subs	r3, r3, r6
 800d848:	7561      	strb	r1, [r4, #21]
 800d84a:	60a2      	str	r2, [r4, #8]
 800d84c:	6123      	str	r3, [r4, #16]
 800d84e:	f080 0001 	eor.w	r0, r0, #1
 800d852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d856:	2102      	movs	r1, #2
 800d858:	4620      	mov	r0, r4
 800d85a:	f000 fc75 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d85e:	2800      	cmp	r0, #0
 800d860:	d0cf      	beq.n	800d802 <ucdr_deserialize_int16_t+0x46>
 800d862:	7d23      	ldrb	r3, [r4, #20]
 800d864:	68a2      	ldr	r2, [r4, #8]
 800d866:	2b01      	cmp	r3, #1
 800d868:	d015      	beq.n	800d896 <ucdr_deserialize_int16_t+0xda>
 800d86a:	7853      	ldrb	r3, [r2, #1]
 800d86c:	702b      	strb	r3, [r5, #0]
 800d86e:	68a3      	ldr	r3, [r4, #8]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	706b      	strb	r3, [r5, #1]
 800d874:	e7bd      	b.n	800d7f2 <ucdr_deserialize_int16_t+0x36>
 800d876:	881b      	ldrh	r3, [r3, #0]
 800d878:	802b      	strh	r3, [r5, #0]
 800d87a:	e7ba      	b.n	800d7f2 <ucdr_deserialize_int16_t+0x36>
 800d87c:	68a2      	ldr	r2, [r4, #8]
 800d87e:	6923      	ldr	r3, [r4, #16]
 800d880:	7da0      	ldrb	r0, [r4, #22]
 800d882:	f884 8015 	strb.w	r8, [r4, #21]
 800d886:	1b92      	subs	r2, r2, r6
 800d888:	1b9b      	subs	r3, r3, r6
 800d88a:	60a2      	str	r2, [r4, #8]
 800d88c:	6123      	str	r3, [r4, #16]
 800d88e:	f080 0001 	eor.w	r0, r0, #1
 800d892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d896:	8813      	ldrh	r3, [r2, #0]
 800d898:	802b      	strh	r3, [r5, #0]
 800d89a:	e7aa      	b.n	800d7f2 <ucdr_deserialize_int16_t+0x36>
 800d89c:	4639      	mov	r1, r7
 800d89e:	4632      	mov	r2, r6
 800d8a0:	4628      	mov	r0, r5
 800d8a2:	f00f fb1e 	bl	801cee2 <memcpy>
 800d8a6:	68a1      	ldr	r1, [r4, #8]
 800d8a8:	464a      	mov	r2, r9
 800d8aa:	19a8      	adds	r0, r5, r6
 800d8ac:	f00f fb19 	bl	801cee2 <memcpy>
 800d8b0:	e7c3      	b.n	800d83a <ucdr_deserialize_int16_t+0x7e>
 800d8b2:	bf00      	nop

0800d8b4 <ucdr_serialize_int32_t>:
 800d8b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8b8:	b082      	sub	sp, #8
 800d8ba:	4604      	mov	r4, r0
 800d8bc:	9101      	str	r1, [sp, #4]
 800d8be:	2104      	movs	r1, #4
 800d8c0:	f000 fc96 	bl	800e1f0 <ucdr_buffer_alignment>
 800d8c4:	4601      	mov	r1, r0
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	7d67      	ldrb	r7, [r4, #21]
 800d8ca:	f000 fcd5 	bl	800e278 <ucdr_advance_buffer>
 800d8ce:	2104      	movs	r1, #4
 800d8d0:	4620      	mov	r0, r4
 800d8d2:	f000 fc2d 	bl	800e130 <ucdr_check_buffer_available_for>
 800d8d6:	b300      	cbz	r0, 800d91a <ucdr_serialize_int32_t+0x66>
 800d8d8:	7d22      	ldrb	r2, [r4, #20]
 800d8da:	68a3      	ldr	r3, [r4, #8]
 800d8dc:	2a01      	cmp	r2, #1
 800d8de:	d05d      	beq.n	800d99c <ucdr_serialize_int32_t+0xe8>
 800d8e0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d8e4:	701a      	strb	r2, [r3, #0]
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d8ec:	705a      	strb	r2, [r3, #1]
 800d8ee:	68a3      	ldr	r3, [r4, #8]
 800d8f0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d8f4:	709a      	strb	r2, [r3, #2]
 800d8f6:	68a3      	ldr	r3, [r4, #8]
 800d8f8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d8fc:	70da      	strb	r2, [r3, #3]
 800d8fe:	68a2      	ldr	r2, [r4, #8]
 800d900:	6923      	ldr	r3, [r4, #16]
 800d902:	3204      	adds	r2, #4
 800d904:	3304      	adds	r3, #4
 800d906:	2104      	movs	r1, #4
 800d908:	60a2      	str	r2, [r4, #8]
 800d90a:	6123      	str	r3, [r4, #16]
 800d90c:	7561      	strb	r1, [r4, #21]
 800d90e:	7da0      	ldrb	r0, [r4, #22]
 800d910:	f080 0001 	eor.w	r0, r0, #1
 800d914:	b002      	add	sp, #8
 800d916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d91a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d91e:	42ab      	cmp	r3, r5
 800d920:	d92e      	bls.n	800d980 <ucdr_serialize_int32_t+0xcc>
 800d922:	1b5e      	subs	r6, r3, r5
 800d924:	60a3      	str	r3, [r4, #8]
 800d926:	6923      	ldr	r3, [r4, #16]
 800d928:	f1c6 0804 	rsb	r8, r6, #4
 800d92c:	4433      	add	r3, r6
 800d92e:	6123      	str	r3, [r4, #16]
 800d930:	4641      	mov	r1, r8
 800d932:	4620      	mov	r0, r4
 800d934:	f000 fc08 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d938:	b398      	cbz	r0, 800d9a2 <ucdr_serialize_int32_t+0xee>
 800d93a:	7d23      	ldrb	r3, [r4, #20]
 800d93c:	2b01      	cmp	r3, #1
 800d93e:	d046      	beq.n	800d9ce <ucdr_serialize_int32_t+0x11a>
 800d940:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d944:	702b      	strb	r3, [r5, #0]
 800d946:	2e01      	cmp	r6, #1
 800d948:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d94c:	706b      	strb	r3, [r5, #1]
 800d94e:	d035      	beq.n	800d9bc <ucdr_serialize_int32_t+0x108>
 800d950:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d954:	70ab      	strb	r3, [r5, #2]
 800d956:	2e02      	cmp	r6, #2
 800d958:	d034      	beq.n	800d9c4 <ucdr_serialize_int32_t+0x110>
 800d95a:	3503      	adds	r5, #3
 800d95c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d960:	702b      	strb	r3, [r5, #0]
 800d962:	6923      	ldr	r3, [r4, #16]
 800d964:	68a2      	ldr	r2, [r4, #8]
 800d966:	7da0      	ldrb	r0, [r4, #22]
 800d968:	3304      	adds	r3, #4
 800d96a:	4442      	add	r2, r8
 800d96c:	1b9b      	subs	r3, r3, r6
 800d96e:	2104      	movs	r1, #4
 800d970:	f080 0001 	eor.w	r0, r0, #1
 800d974:	60a2      	str	r2, [r4, #8]
 800d976:	6123      	str	r3, [r4, #16]
 800d978:	7561      	strb	r1, [r4, #21]
 800d97a:	b002      	add	sp, #8
 800d97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d980:	2104      	movs	r1, #4
 800d982:	4620      	mov	r0, r4
 800d984:	f000 fbe0 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800d988:	2800      	cmp	r0, #0
 800d98a:	d0c0      	beq.n	800d90e <ucdr_serialize_int32_t+0x5a>
 800d98c:	7d23      	ldrb	r3, [r4, #20]
 800d98e:	68a2      	ldr	r2, [r4, #8]
 800d990:	2b01      	cmp	r3, #1
 800d992:	d019      	beq.n	800d9c8 <ucdr_serialize_int32_t+0x114>
 800d994:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d998:	7013      	strb	r3, [r2, #0]
 800d99a:	e7a4      	b.n	800d8e6 <ucdr_serialize_int32_t+0x32>
 800d99c:	9a01      	ldr	r2, [sp, #4]
 800d99e:	601a      	str	r2, [r3, #0]
 800d9a0:	e7ad      	b.n	800d8fe <ucdr_serialize_int32_t+0x4a>
 800d9a2:	68a2      	ldr	r2, [r4, #8]
 800d9a4:	6923      	ldr	r3, [r4, #16]
 800d9a6:	7da0      	ldrb	r0, [r4, #22]
 800d9a8:	7567      	strb	r7, [r4, #21]
 800d9aa:	1b92      	subs	r2, r2, r6
 800d9ac:	1b9b      	subs	r3, r3, r6
 800d9ae:	f080 0001 	eor.w	r0, r0, #1
 800d9b2:	60a2      	str	r2, [r4, #8]
 800d9b4:	6123      	str	r3, [r4, #16]
 800d9b6:	b002      	add	sp, #8
 800d9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9bc:	68a3      	ldr	r3, [r4, #8]
 800d9be:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d9c2:	701a      	strb	r2, [r3, #0]
 800d9c4:	68a5      	ldr	r5, [r4, #8]
 800d9c6:	e7c9      	b.n	800d95c <ucdr_serialize_int32_t+0xa8>
 800d9c8:	9b01      	ldr	r3, [sp, #4]
 800d9ca:	6013      	str	r3, [r2, #0]
 800d9cc:	e797      	b.n	800d8fe <ucdr_serialize_int32_t+0x4a>
 800d9ce:	4628      	mov	r0, r5
 800d9d0:	ad01      	add	r5, sp, #4
 800d9d2:	4632      	mov	r2, r6
 800d9d4:	4629      	mov	r1, r5
 800d9d6:	f00f fa84 	bl	801cee2 <memcpy>
 800d9da:	68a0      	ldr	r0, [r4, #8]
 800d9dc:	4642      	mov	r2, r8
 800d9de:	19a9      	adds	r1, r5, r6
 800d9e0:	f00f fa7f 	bl	801cee2 <memcpy>
 800d9e4:	e7bd      	b.n	800d962 <ucdr_serialize_int32_t+0xae>
 800d9e6:	bf00      	nop

0800d9e8 <ucdr_deserialize_int32_t>:
 800d9e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9ec:	460d      	mov	r5, r1
 800d9ee:	2104      	movs	r1, #4
 800d9f0:	4604      	mov	r4, r0
 800d9f2:	f000 fbfd 	bl	800e1f0 <ucdr_buffer_alignment>
 800d9f6:	4601      	mov	r1, r0
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d9fe:	f000 fc3b 	bl	800e278 <ucdr_advance_buffer>
 800da02:	2104      	movs	r1, #4
 800da04:	4620      	mov	r0, r4
 800da06:	f000 fb93 	bl	800e130 <ucdr_check_buffer_available_for>
 800da0a:	b1d8      	cbz	r0, 800da44 <ucdr_deserialize_int32_t+0x5c>
 800da0c:	7d22      	ldrb	r2, [r4, #20]
 800da0e:	68a3      	ldr	r3, [r4, #8]
 800da10:	2a01      	cmp	r2, #1
 800da12:	d052      	beq.n	800daba <ucdr_deserialize_int32_t+0xd2>
 800da14:	78db      	ldrb	r3, [r3, #3]
 800da16:	702b      	strb	r3, [r5, #0]
 800da18:	68a3      	ldr	r3, [r4, #8]
 800da1a:	789b      	ldrb	r3, [r3, #2]
 800da1c:	706b      	strb	r3, [r5, #1]
 800da1e:	68a3      	ldr	r3, [r4, #8]
 800da20:	785b      	ldrb	r3, [r3, #1]
 800da22:	70ab      	strb	r3, [r5, #2]
 800da24:	68a3      	ldr	r3, [r4, #8]
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	70eb      	strb	r3, [r5, #3]
 800da2a:	68a2      	ldr	r2, [r4, #8]
 800da2c:	6923      	ldr	r3, [r4, #16]
 800da2e:	3204      	adds	r2, #4
 800da30:	3304      	adds	r3, #4
 800da32:	2104      	movs	r1, #4
 800da34:	60a2      	str	r2, [r4, #8]
 800da36:	6123      	str	r3, [r4, #16]
 800da38:	7561      	strb	r1, [r4, #21]
 800da3a:	7da0      	ldrb	r0, [r4, #22]
 800da3c:	f080 0001 	eor.w	r0, r0, #1
 800da40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da44:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800da48:	42b7      	cmp	r7, r6
 800da4a:	d92a      	bls.n	800daa2 <ucdr_deserialize_int32_t+0xba>
 800da4c:	6923      	ldr	r3, [r4, #16]
 800da4e:	60a7      	str	r7, [r4, #8]
 800da50:	1bbf      	subs	r7, r7, r6
 800da52:	443b      	add	r3, r7
 800da54:	f1c7 0904 	rsb	r9, r7, #4
 800da58:	6123      	str	r3, [r4, #16]
 800da5a:	4649      	mov	r1, r9
 800da5c:	4620      	mov	r0, r4
 800da5e:	f000 fb73 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800da62:	b368      	cbz	r0, 800dac0 <ucdr_deserialize_int32_t+0xd8>
 800da64:	7d23      	ldrb	r3, [r4, #20]
 800da66:	2b01      	cmp	r3, #1
 800da68:	d040      	beq.n	800daec <ucdr_deserialize_int32_t+0x104>
 800da6a:	78f3      	ldrb	r3, [r6, #3]
 800da6c:	702b      	strb	r3, [r5, #0]
 800da6e:	78b3      	ldrb	r3, [r6, #2]
 800da70:	706b      	strb	r3, [r5, #1]
 800da72:	2f01      	cmp	r7, #1
 800da74:	d031      	beq.n	800dada <ucdr_deserialize_int32_t+0xf2>
 800da76:	7873      	ldrb	r3, [r6, #1]
 800da78:	70ab      	strb	r3, [r5, #2]
 800da7a:	2f02      	cmp	r7, #2
 800da7c:	f105 0503 	add.w	r5, r5, #3
 800da80:	d02f      	beq.n	800dae2 <ucdr_deserialize_int32_t+0xfa>
 800da82:	7833      	ldrb	r3, [r6, #0]
 800da84:	702b      	strb	r3, [r5, #0]
 800da86:	6923      	ldr	r3, [r4, #16]
 800da88:	68a2      	ldr	r2, [r4, #8]
 800da8a:	7da0      	ldrb	r0, [r4, #22]
 800da8c:	2104      	movs	r1, #4
 800da8e:	3304      	adds	r3, #4
 800da90:	444a      	add	r2, r9
 800da92:	1bdb      	subs	r3, r3, r7
 800da94:	7561      	strb	r1, [r4, #21]
 800da96:	60a2      	str	r2, [r4, #8]
 800da98:	6123      	str	r3, [r4, #16]
 800da9a:	f080 0001 	eor.w	r0, r0, #1
 800da9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800daa2:	2104      	movs	r1, #4
 800daa4:	4620      	mov	r0, r4
 800daa6:	f000 fb4f 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800daaa:	2800      	cmp	r0, #0
 800daac:	d0c5      	beq.n	800da3a <ucdr_deserialize_int32_t+0x52>
 800daae:	7d23      	ldrb	r3, [r4, #20]
 800dab0:	68a2      	ldr	r2, [r4, #8]
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	d017      	beq.n	800dae6 <ucdr_deserialize_int32_t+0xfe>
 800dab6:	78d3      	ldrb	r3, [r2, #3]
 800dab8:	e7ad      	b.n	800da16 <ucdr_deserialize_int32_t+0x2e>
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	602b      	str	r3, [r5, #0]
 800dabe:	e7b4      	b.n	800da2a <ucdr_deserialize_int32_t+0x42>
 800dac0:	68a2      	ldr	r2, [r4, #8]
 800dac2:	6923      	ldr	r3, [r4, #16]
 800dac4:	7da0      	ldrb	r0, [r4, #22]
 800dac6:	f884 8015 	strb.w	r8, [r4, #21]
 800daca:	1bd2      	subs	r2, r2, r7
 800dacc:	1bdb      	subs	r3, r3, r7
 800dace:	60a2      	str	r2, [r4, #8]
 800dad0:	6123      	str	r3, [r4, #16]
 800dad2:	f080 0001 	eor.w	r0, r0, #1
 800dad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dada:	68a3      	ldr	r3, [r4, #8]
 800dadc:	785b      	ldrb	r3, [r3, #1]
 800dade:	70ab      	strb	r3, [r5, #2]
 800dae0:	3503      	adds	r5, #3
 800dae2:	68a6      	ldr	r6, [r4, #8]
 800dae4:	e7cd      	b.n	800da82 <ucdr_deserialize_int32_t+0x9a>
 800dae6:	6813      	ldr	r3, [r2, #0]
 800dae8:	602b      	str	r3, [r5, #0]
 800daea:	e79e      	b.n	800da2a <ucdr_deserialize_int32_t+0x42>
 800daec:	4631      	mov	r1, r6
 800daee:	463a      	mov	r2, r7
 800daf0:	4628      	mov	r0, r5
 800daf2:	f00f f9f6 	bl	801cee2 <memcpy>
 800daf6:	68a1      	ldr	r1, [r4, #8]
 800daf8:	464a      	mov	r2, r9
 800dafa:	19e8      	adds	r0, r5, r7
 800dafc:	f00f f9f1 	bl	801cee2 <memcpy>
 800db00:	e7c1      	b.n	800da86 <ucdr_deserialize_int32_t+0x9e>
 800db02:	bf00      	nop

0800db04 <ucdr_serialize_double>:
 800db04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db08:	2108      	movs	r1, #8
 800db0a:	b082      	sub	sp, #8
 800db0c:	4604      	mov	r4, r0
 800db0e:	ed8d 0b00 	vstr	d0, [sp]
 800db12:	f000 fb6d 	bl	800e1f0 <ucdr_buffer_alignment>
 800db16:	4601      	mov	r1, r0
 800db18:	4620      	mov	r0, r4
 800db1a:	7d67      	ldrb	r7, [r4, #21]
 800db1c:	f000 fbac 	bl	800e278 <ucdr_advance_buffer>
 800db20:	2108      	movs	r1, #8
 800db22:	4620      	mov	r0, r4
 800db24:	f000 fb04 	bl	800e130 <ucdr_check_buffer_available_for>
 800db28:	2800      	cmp	r0, #0
 800db2a:	d14d      	bne.n	800dbc8 <ucdr_serialize_double+0xc4>
 800db2c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800db30:	42ab      	cmp	r3, r5
 800db32:	d944      	bls.n	800dbbe <ucdr_serialize_double+0xba>
 800db34:	1b5e      	subs	r6, r3, r5
 800db36:	60a3      	str	r3, [r4, #8]
 800db38:	6923      	ldr	r3, [r4, #16]
 800db3a:	f1c6 0808 	rsb	r8, r6, #8
 800db3e:	4433      	add	r3, r6
 800db40:	6123      	str	r3, [r4, #16]
 800db42:	4641      	mov	r1, r8
 800db44:	4620      	mov	r0, r4
 800db46:	f000 faff 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d072      	beq.n	800dc34 <ucdr_serialize_double+0x130>
 800db4e:	7d23      	ldrb	r3, [r4, #20]
 800db50:	2b01      	cmp	r3, #1
 800db52:	f000 8092 	beq.w	800dc7a <ucdr_serialize_double+0x176>
 800db56:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800db5a:	702b      	strb	r3, [r5, #0]
 800db5c:	2e01      	cmp	r6, #1
 800db5e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800db62:	706b      	strb	r3, [r5, #1]
 800db64:	d073      	beq.n	800dc4e <ucdr_serialize_double+0x14a>
 800db66:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800db6a:	70ab      	strb	r3, [r5, #2]
 800db6c:	2e02      	cmp	r6, #2
 800db6e:	d072      	beq.n	800dc56 <ucdr_serialize_double+0x152>
 800db70:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800db74:	70eb      	strb	r3, [r5, #3]
 800db76:	2e03      	cmp	r6, #3
 800db78:	d071      	beq.n	800dc5e <ucdr_serialize_double+0x15a>
 800db7a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800db7e:	712b      	strb	r3, [r5, #4]
 800db80:	2e04      	cmp	r6, #4
 800db82:	d070      	beq.n	800dc66 <ucdr_serialize_double+0x162>
 800db84:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800db88:	716b      	strb	r3, [r5, #5]
 800db8a:	2e05      	cmp	r6, #5
 800db8c:	d06f      	beq.n	800dc6e <ucdr_serialize_double+0x16a>
 800db8e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800db92:	71ab      	strb	r3, [r5, #6]
 800db94:	2e06      	cmp	r6, #6
 800db96:	d06e      	beq.n	800dc76 <ucdr_serialize_double+0x172>
 800db98:	3507      	adds	r5, #7
 800db9a:	f89d 3000 	ldrb.w	r3, [sp]
 800db9e:	702b      	strb	r3, [r5, #0]
 800dba0:	6923      	ldr	r3, [r4, #16]
 800dba2:	68a2      	ldr	r2, [r4, #8]
 800dba4:	7da0      	ldrb	r0, [r4, #22]
 800dba6:	3308      	adds	r3, #8
 800dba8:	4442      	add	r2, r8
 800dbaa:	1b9b      	subs	r3, r3, r6
 800dbac:	2108      	movs	r1, #8
 800dbae:	f080 0001 	eor.w	r0, r0, #1
 800dbb2:	60a2      	str	r2, [r4, #8]
 800dbb4:	6123      	str	r3, [r4, #16]
 800dbb6:	7561      	strb	r1, [r4, #21]
 800dbb8:	b002      	add	sp, #8
 800dbba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbbe:	2108      	movs	r1, #8
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f000 fac1 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800dbc6:	b350      	cbz	r0, 800dc1e <ucdr_serialize_double+0x11a>
 800dbc8:	7d22      	ldrb	r2, [r4, #20]
 800dbca:	68a3      	ldr	r3, [r4, #8]
 800dbcc:	2a01      	cmp	r2, #1
 800dbce:	d02c      	beq.n	800dc2a <ucdr_serialize_double+0x126>
 800dbd0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dbd4:	701a      	strb	r2, [r3, #0]
 800dbd6:	68a3      	ldr	r3, [r4, #8]
 800dbd8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dbdc:	705a      	strb	r2, [r3, #1]
 800dbde:	68a3      	ldr	r3, [r4, #8]
 800dbe0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dbe4:	709a      	strb	r2, [r3, #2]
 800dbe6:	68a3      	ldr	r3, [r4, #8]
 800dbe8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dbec:	70da      	strb	r2, [r3, #3]
 800dbee:	68a3      	ldr	r3, [r4, #8]
 800dbf0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dbf4:	711a      	strb	r2, [r3, #4]
 800dbf6:	68a3      	ldr	r3, [r4, #8]
 800dbf8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dbfc:	715a      	strb	r2, [r3, #5]
 800dbfe:	68a3      	ldr	r3, [r4, #8]
 800dc00:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dc04:	719a      	strb	r2, [r3, #6]
 800dc06:	68a3      	ldr	r3, [r4, #8]
 800dc08:	f89d 2000 	ldrb.w	r2, [sp]
 800dc0c:	71da      	strb	r2, [r3, #7]
 800dc0e:	68a2      	ldr	r2, [r4, #8]
 800dc10:	6923      	ldr	r3, [r4, #16]
 800dc12:	3208      	adds	r2, #8
 800dc14:	3308      	adds	r3, #8
 800dc16:	2108      	movs	r1, #8
 800dc18:	60a2      	str	r2, [r4, #8]
 800dc1a:	6123      	str	r3, [r4, #16]
 800dc1c:	7561      	strb	r1, [r4, #21]
 800dc1e:	7da0      	ldrb	r0, [r4, #22]
 800dc20:	f080 0001 	eor.w	r0, r0, #1
 800dc24:	b002      	add	sp, #8
 800dc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc2e:	6019      	str	r1, [r3, #0]
 800dc30:	605a      	str	r2, [r3, #4]
 800dc32:	e7ec      	b.n	800dc0e <ucdr_serialize_double+0x10a>
 800dc34:	68a2      	ldr	r2, [r4, #8]
 800dc36:	6923      	ldr	r3, [r4, #16]
 800dc38:	7da0      	ldrb	r0, [r4, #22]
 800dc3a:	7567      	strb	r7, [r4, #21]
 800dc3c:	1b92      	subs	r2, r2, r6
 800dc3e:	1b9b      	subs	r3, r3, r6
 800dc40:	f080 0001 	eor.w	r0, r0, #1
 800dc44:	60a2      	str	r2, [r4, #8]
 800dc46:	6123      	str	r3, [r4, #16]
 800dc48:	b002      	add	sp, #8
 800dc4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc4e:	68a3      	ldr	r3, [r4, #8]
 800dc50:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dc54:	701a      	strb	r2, [r3, #0]
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dc5c:	701a      	strb	r2, [r3, #0]
 800dc5e:	68a3      	ldr	r3, [r4, #8]
 800dc60:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dc64:	701a      	strb	r2, [r3, #0]
 800dc66:	68a3      	ldr	r3, [r4, #8]
 800dc68:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dc6c:	701a      	strb	r2, [r3, #0]
 800dc6e:	68a3      	ldr	r3, [r4, #8]
 800dc70:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dc74:	701a      	strb	r2, [r3, #0]
 800dc76:	68a5      	ldr	r5, [r4, #8]
 800dc78:	e78f      	b.n	800db9a <ucdr_serialize_double+0x96>
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	466d      	mov	r5, sp
 800dc7e:	4632      	mov	r2, r6
 800dc80:	4629      	mov	r1, r5
 800dc82:	f00f f92e 	bl	801cee2 <memcpy>
 800dc86:	68a0      	ldr	r0, [r4, #8]
 800dc88:	4642      	mov	r2, r8
 800dc8a:	19a9      	adds	r1, r5, r6
 800dc8c:	f00f f929 	bl	801cee2 <memcpy>
 800dc90:	e786      	b.n	800dba0 <ucdr_serialize_double+0x9c>
 800dc92:	bf00      	nop

0800dc94 <ucdr_serialize_endian_double>:
 800dc94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc98:	460e      	mov	r6, r1
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	2108      	movs	r1, #8
 800dc9e:	4604      	mov	r4, r0
 800dca0:	ed8d 0b00 	vstr	d0, [sp]
 800dca4:	f000 faa4 	bl	800e1f0 <ucdr_buffer_alignment>
 800dca8:	4601      	mov	r1, r0
 800dcaa:	4620      	mov	r0, r4
 800dcac:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dcb0:	f000 fae2 	bl	800e278 <ucdr_advance_buffer>
 800dcb4:	2108      	movs	r1, #8
 800dcb6:	4620      	mov	r0, r4
 800dcb8:	f000 fa3a 	bl	800e130 <ucdr_check_buffer_available_for>
 800dcbc:	2800      	cmp	r0, #0
 800dcbe:	d14c      	bne.n	800dd5a <ucdr_serialize_endian_double+0xc6>
 800dcc0:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800dcc4:	42bd      	cmp	r5, r7
 800dcc6:	d943      	bls.n	800dd50 <ucdr_serialize_endian_double+0xbc>
 800dcc8:	6923      	ldr	r3, [r4, #16]
 800dcca:	60a5      	str	r5, [r4, #8]
 800dccc:	1bed      	subs	r5, r5, r7
 800dcce:	442b      	add	r3, r5
 800dcd0:	f1c5 0908 	rsb	r9, r5, #8
 800dcd4:	6123      	str	r3, [r4, #16]
 800dcd6:	4649      	mov	r1, r9
 800dcd8:	4620      	mov	r0, r4
 800dcda:	f000 fa35 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800dcde:	2800      	cmp	r0, #0
 800dce0:	d070      	beq.n	800ddc4 <ucdr_serialize_endian_double+0x130>
 800dce2:	2e01      	cmp	r6, #1
 800dce4:	f000 8092 	beq.w	800de0c <ucdr_serialize_endian_double+0x178>
 800dce8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dcec:	703b      	strb	r3, [r7, #0]
 800dcee:	2d01      	cmp	r5, #1
 800dcf0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dcf4:	707b      	strb	r3, [r7, #1]
 800dcf6:	d073      	beq.n	800dde0 <ucdr_serialize_endian_double+0x14c>
 800dcf8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dcfc:	70bb      	strb	r3, [r7, #2]
 800dcfe:	2d02      	cmp	r5, #2
 800dd00:	d072      	beq.n	800dde8 <ucdr_serialize_endian_double+0x154>
 800dd02:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dd06:	70fb      	strb	r3, [r7, #3]
 800dd08:	2d03      	cmp	r5, #3
 800dd0a:	d071      	beq.n	800ddf0 <ucdr_serialize_endian_double+0x15c>
 800dd0c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800dd10:	713b      	strb	r3, [r7, #4]
 800dd12:	2d04      	cmp	r5, #4
 800dd14:	d070      	beq.n	800ddf8 <ucdr_serialize_endian_double+0x164>
 800dd16:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800dd1a:	717b      	strb	r3, [r7, #5]
 800dd1c:	2d05      	cmp	r5, #5
 800dd1e:	d06f      	beq.n	800de00 <ucdr_serialize_endian_double+0x16c>
 800dd20:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800dd24:	71bb      	strb	r3, [r7, #6]
 800dd26:	2d06      	cmp	r5, #6
 800dd28:	d06e      	beq.n	800de08 <ucdr_serialize_endian_double+0x174>
 800dd2a:	3707      	adds	r7, #7
 800dd2c:	f89d 3000 	ldrb.w	r3, [sp]
 800dd30:	703b      	strb	r3, [r7, #0]
 800dd32:	6923      	ldr	r3, [r4, #16]
 800dd34:	68a2      	ldr	r2, [r4, #8]
 800dd36:	7da0      	ldrb	r0, [r4, #22]
 800dd38:	3308      	adds	r3, #8
 800dd3a:	444a      	add	r2, r9
 800dd3c:	1b5b      	subs	r3, r3, r5
 800dd3e:	2108      	movs	r1, #8
 800dd40:	f080 0001 	eor.w	r0, r0, #1
 800dd44:	60a2      	str	r2, [r4, #8]
 800dd46:	6123      	str	r3, [r4, #16]
 800dd48:	7561      	strb	r1, [r4, #21]
 800dd4a:	b003      	add	sp, #12
 800dd4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd50:	2108      	movs	r1, #8
 800dd52:	4620      	mov	r0, r4
 800dd54:	f000 f9f8 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800dd58:	b348      	cbz	r0, 800ddae <ucdr_serialize_endian_double+0x11a>
 800dd5a:	2e01      	cmp	r6, #1
 800dd5c:	68a3      	ldr	r3, [r4, #8]
 800dd5e:	d02c      	beq.n	800ddba <ucdr_serialize_endian_double+0x126>
 800dd60:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dd64:	701a      	strb	r2, [r3, #0]
 800dd66:	68a3      	ldr	r3, [r4, #8]
 800dd68:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dd6c:	705a      	strb	r2, [r3, #1]
 800dd6e:	68a3      	ldr	r3, [r4, #8]
 800dd70:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dd74:	709a      	strb	r2, [r3, #2]
 800dd76:	68a3      	ldr	r3, [r4, #8]
 800dd78:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dd7c:	70da      	strb	r2, [r3, #3]
 800dd7e:	68a3      	ldr	r3, [r4, #8]
 800dd80:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dd84:	711a      	strb	r2, [r3, #4]
 800dd86:	68a3      	ldr	r3, [r4, #8]
 800dd88:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dd8c:	715a      	strb	r2, [r3, #5]
 800dd8e:	68a3      	ldr	r3, [r4, #8]
 800dd90:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dd94:	719a      	strb	r2, [r3, #6]
 800dd96:	68a3      	ldr	r3, [r4, #8]
 800dd98:	f89d 2000 	ldrb.w	r2, [sp]
 800dd9c:	71da      	strb	r2, [r3, #7]
 800dd9e:	68a2      	ldr	r2, [r4, #8]
 800dda0:	6923      	ldr	r3, [r4, #16]
 800dda2:	3208      	adds	r2, #8
 800dda4:	3308      	adds	r3, #8
 800dda6:	2108      	movs	r1, #8
 800dda8:	60a2      	str	r2, [r4, #8]
 800ddaa:	6123      	str	r3, [r4, #16]
 800ddac:	7561      	strb	r1, [r4, #21]
 800ddae:	7da0      	ldrb	r0, [r4, #22]
 800ddb0:	f080 0001 	eor.w	r0, r0, #1
 800ddb4:	b003      	add	sp, #12
 800ddb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ddbe:	6019      	str	r1, [r3, #0]
 800ddc0:	605a      	str	r2, [r3, #4]
 800ddc2:	e7ec      	b.n	800dd9e <ucdr_serialize_endian_double+0x10a>
 800ddc4:	68a2      	ldr	r2, [r4, #8]
 800ddc6:	6923      	ldr	r3, [r4, #16]
 800ddc8:	7da0      	ldrb	r0, [r4, #22]
 800ddca:	f884 8015 	strb.w	r8, [r4, #21]
 800ddce:	1b52      	subs	r2, r2, r5
 800ddd0:	1b5b      	subs	r3, r3, r5
 800ddd2:	f080 0001 	eor.w	r0, r0, #1
 800ddd6:	60a2      	str	r2, [r4, #8]
 800ddd8:	6123      	str	r3, [r4, #16]
 800ddda:	b003      	add	sp, #12
 800dddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dde0:	68a3      	ldr	r3, [r4, #8]
 800dde2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dde6:	701a      	strb	r2, [r3, #0]
 800dde8:	68a3      	ldr	r3, [r4, #8]
 800ddea:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ddee:	701a      	strb	r2, [r3, #0]
 800ddf0:	68a3      	ldr	r3, [r4, #8]
 800ddf2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ddf6:	701a      	strb	r2, [r3, #0]
 800ddf8:	68a3      	ldr	r3, [r4, #8]
 800ddfa:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ddfe:	701a      	strb	r2, [r3, #0]
 800de00:	68a3      	ldr	r3, [r4, #8]
 800de02:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800de06:	701a      	strb	r2, [r3, #0]
 800de08:	68a7      	ldr	r7, [r4, #8]
 800de0a:	e78f      	b.n	800dd2c <ucdr_serialize_endian_double+0x98>
 800de0c:	466e      	mov	r6, sp
 800de0e:	462a      	mov	r2, r5
 800de10:	4631      	mov	r1, r6
 800de12:	4638      	mov	r0, r7
 800de14:	f00f f865 	bl	801cee2 <memcpy>
 800de18:	68a0      	ldr	r0, [r4, #8]
 800de1a:	464a      	mov	r2, r9
 800de1c:	1971      	adds	r1, r6, r5
 800de1e:	f00f f860 	bl	801cee2 <memcpy>
 800de22:	e786      	b.n	800dd32 <ucdr_serialize_endian_double+0x9e>

0800de24 <ucdr_deserialize_double>:
 800de24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de28:	460d      	mov	r5, r1
 800de2a:	2108      	movs	r1, #8
 800de2c:	4604      	mov	r4, r0
 800de2e:	f000 f9df 	bl	800e1f0 <ucdr_buffer_alignment>
 800de32:	4601      	mov	r1, r0
 800de34:	4620      	mov	r0, r4
 800de36:	f894 8015 	ldrb.w	r8, [r4, #21]
 800de3a:	f000 fa1d 	bl	800e278 <ucdr_advance_buffer>
 800de3e:	2108      	movs	r1, #8
 800de40:	4620      	mov	r0, r4
 800de42:	f000 f975 	bl	800e130 <ucdr_check_buffer_available_for>
 800de46:	2800      	cmp	r0, #0
 800de48:	d147      	bne.n	800deda <ucdr_deserialize_double+0xb6>
 800de4a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800de4e:	42be      	cmp	r6, r7
 800de50:	d93e      	bls.n	800ded0 <ucdr_deserialize_double+0xac>
 800de52:	6923      	ldr	r3, [r4, #16]
 800de54:	60a6      	str	r6, [r4, #8]
 800de56:	1bf6      	subs	r6, r6, r7
 800de58:	4433      	add	r3, r6
 800de5a:	f1c6 0908 	rsb	r9, r6, #8
 800de5e:	6123      	str	r3, [r4, #16]
 800de60:	4649      	mov	r1, r9
 800de62:	4620      	mov	r0, r4
 800de64:	f000 f970 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800de68:	2800      	cmp	r0, #0
 800de6a:	d063      	beq.n	800df34 <ucdr_deserialize_double+0x110>
 800de6c:	7d23      	ldrb	r3, [r4, #20]
 800de6e:	2b01      	cmp	r3, #1
 800de70:	f000 8083 	beq.w	800df7a <ucdr_deserialize_double+0x156>
 800de74:	79fb      	ldrb	r3, [r7, #7]
 800de76:	702b      	strb	r3, [r5, #0]
 800de78:	79bb      	ldrb	r3, [r7, #6]
 800de7a:	706b      	strb	r3, [r5, #1]
 800de7c:	2e01      	cmp	r6, #1
 800de7e:	d066      	beq.n	800df4e <ucdr_deserialize_double+0x12a>
 800de80:	797b      	ldrb	r3, [r7, #5]
 800de82:	70ab      	strb	r3, [r5, #2]
 800de84:	2e02      	cmp	r6, #2
 800de86:	f000 8089 	beq.w	800df9c <ucdr_deserialize_double+0x178>
 800de8a:	793b      	ldrb	r3, [r7, #4]
 800de8c:	70eb      	strb	r3, [r5, #3]
 800de8e:	2e03      	cmp	r6, #3
 800de90:	f000 8082 	beq.w	800df98 <ucdr_deserialize_double+0x174>
 800de94:	78fb      	ldrb	r3, [r7, #3]
 800de96:	712b      	strb	r3, [r5, #4]
 800de98:	2e04      	cmp	r6, #4
 800de9a:	d07b      	beq.n	800df94 <ucdr_deserialize_double+0x170>
 800de9c:	78bb      	ldrb	r3, [r7, #2]
 800de9e:	716b      	strb	r3, [r5, #5]
 800dea0:	2e05      	cmp	r6, #5
 800dea2:	d075      	beq.n	800df90 <ucdr_deserialize_double+0x16c>
 800dea4:	787b      	ldrb	r3, [r7, #1]
 800dea6:	71ab      	strb	r3, [r5, #6]
 800dea8:	2e06      	cmp	r6, #6
 800deaa:	f105 0507 	add.w	r5, r5, #7
 800deae:	d062      	beq.n	800df76 <ucdr_deserialize_double+0x152>
 800deb0:	783b      	ldrb	r3, [r7, #0]
 800deb2:	702b      	strb	r3, [r5, #0]
 800deb4:	6923      	ldr	r3, [r4, #16]
 800deb6:	68a2      	ldr	r2, [r4, #8]
 800deb8:	7da0      	ldrb	r0, [r4, #22]
 800deba:	2108      	movs	r1, #8
 800debc:	3308      	adds	r3, #8
 800debe:	444a      	add	r2, r9
 800dec0:	1b9b      	subs	r3, r3, r6
 800dec2:	7561      	strb	r1, [r4, #21]
 800dec4:	60a2      	str	r2, [r4, #8]
 800dec6:	6123      	str	r3, [r4, #16]
 800dec8:	f080 0001 	eor.w	r0, r0, #1
 800decc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ded0:	2108      	movs	r1, #8
 800ded2:	4620      	mov	r0, r4
 800ded4:	f000 f938 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800ded8:	b310      	cbz	r0, 800df20 <ucdr_deserialize_double+0xfc>
 800deda:	7d22      	ldrb	r2, [r4, #20]
 800dedc:	68a3      	ldr	r3, [r4, #8]
 800dede:	2a01      	cmp	r2, #1
 800dee0:	d023      	beq.n	800df2a <ucdr_deserialize_double+0x106>
 800dee2:	79db      	ldrb	r3, [r3, #7]
 800dee4:	702b      	strb	r3, [r5, #0]
 800dee6:	68a3      	ldr	r3, [r4, #8]
 800dee8:	799b      	ldrb	r3, [r3, #6]
 800deea:	706b      	strb	r3, [r5, #1]
 800deec:	68a3      	ldr	r3, [r4, #8]
 800deee:	795b      	ldrb	r3, [r3, #5]
 800def0:	70ab      	strb	r3, [r5, #2]
 800def2:	68a3      	ldr	r3, [r4, #8]
 800def4:	791b      	ldrb	r3, [r3, #4]
 800def6:	70eb      	strb	r3, [r5, #3]
 800def8:	68a3      	ldr	r3, [r4, #8]
 800defa:	78db      	ldrb	r3, [r3, #3]
 800defc:	712b      	strb	r3, [r5, #4]
 800defe:	68a3      	ldr	r3, [r4, #8]
 800df00:	789b      	ldrb	r3, [r3, #2]
 800df02:	716b      	strb	r3, [r5, #5]
 800df04:	68a3      	ldr	r3, [r4, #8]
 800df06:	785b      	ldrb	r3, [r3, #1]
 800df08:	71ab      	strb	r3, [r5, #6]
 800df0a:	68a3      	ldr	r3, [r4, #8]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	71eb      	strb	r3, [r5, #7]
 800df10:	68a2      	ldr	r2, [r4, #8]
 800df12:	6923      	ldr	r3, [r4, #16]
 800df14:	3208      	adds	r2, #8
 800df16:	3308      	adds	r3, #8
 800df18:	2108      	movs	r1, #8
 800df1a:	60a2      	str	r2, [r4, #8]
 800df1c:	6123      	str	r3, [r4, #16]
 800df1e:	7561      	strb	r1, [r4, #21]
 800df20:	7da0      	ldrb	r0, [r4, #22]
 800df22:	f080 0001 	eor.w	r0, r0, #1
 800df26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	685b      	ldr	r3, [r3, #4]
 800df2e:	606b      	str	r3, [r5, #4]
 800df30:	602a      	str	r2, [r5, #0]
 800df32:	e7ed      	b.n	800df10 <ucdr_deserialize_double+0xec>
 800df34:	68a2      	ldr	r2, [r4, #8]
 800df36:	6923      	ldr	r3, [r4, #16]
 800df38:	7da0      	ldrb	r0, [r4, #22]
 800df3a:	f884 8015 	strb.w	r8, [r4, #21]
 800df3e:	1b92      	subs	r2, r2, r6
 800df40:	1b9b      	subs	r3, r3, r6
 800df42:	60a2      	str	r2, [r4, #8]
 800df44:	6123      	str	r3, [r4, #16]
 800df46:	f080 0001 	eor.w	r0, r0, #1
 800df4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df4e:	68a3      	ldr	r3, [r4, #8]
 800df50:	795b      	ldrb	r3, [r3, #5]
 800df52:	70ab      	strb	r3, [r5, #2]
 800df54:	3503      	adds	r5, #3
 800df56:	68a3      	ldr	r3, [r4, #8]
 800df58:	791b      	ldrb	r3, [r3, #4]
 800df5a:	f805 3b01 	strb.w	r3, [r5], #1
 800df5e:	68a3      	ldr	r3, [r4, #8]
 800df60:	78db      	ldrb	r3, [r3, #3]
 800df62:	f805 3b01 	strb.w	r3, [r5], #1
 800df66:	68a3      	ldr	r3, [r4, #8]
 800df68:	789b      	ldrb	r3, [r3, #2]
 800df6a:	f805 3b01 	strb.w	r3, [r5], #1
 800df6e:	68a3      	ldr	r3, [r4, #8]
 800df70:	785b      	ldrb	r3, [r3, #1]
 800df72:	f805 3b01 	strb.w	r3, [r5], #1
 800df76:	68a7      	ldr	r7, [r4, #8]
 800df78:	e79a      	b.n	800deb0 <ucdr_deserialize_double+0x8c>
 800df7a:	4639      	mov	r1, r7
 800df7c:	4632      	mov	r2, r6
 800df7e:	4628      	mov	r0, r5
 800df80:	f00e ffaf 	bl	801cee2 <memcpy>
 800df84:	68a1      	ldr	r1, [r4, #8]
 800df86:	464a      	mov	r2, r9
 800df88:	19a8      	adds	r0, r5, r6
 800df8a:	f00e ffaa 	bl	801cee2 <memcpy>
 800df8e:	e791      	b.n	800deb4 <ucdr_deserialize_double+0x90>
 800df90:	3506      	adds	r5, #6
 800df92:	e7ec      	b.n	800df6e <ucdr_deserialize_double+0x14a>
 800df94:	3505      	adds	r5, #5
 800df96:	e7e6      	b.n	800df66 <ucdr_deserialize_double+0x142>
 800df98:	3504      	adds	r5, #4
 800df9a:	e7e0      	b.n	800df5e <ucdr_deserialize_double+0x13a>
 800df9c:	3503      	adds	r5, #3
 800df9e:	e7da      	b.n	800df56 <ucdr_deserialize_double+0x132>

0800dfa0 <ucdr_deserialize_endian_double>:
 800dfa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfa4:	460f      	mov	r7, r1
 800dfa6:	2108      	movs	r1, #8
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	4615      	mov	r5, r2
 800dfac:	f000 f920 	bl	800e1f0 <ucdr_buffer_alignment>
 800dfb0:	4601      	mov	r1, r0
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800dfb8:	f000 f95e 	bl	800e278 <ucdr_advance_buffer>
 800dfbc:	2108      	movs	r1, #8
 800dfbe:	4620      	mov	r0, r4
 800dfc0:	f000 f8b6 	bl	800e130 <ucdr_check_buffer_available_for>
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	d14f      	bne.n	800e068 <ucdr_deserialize_endian_double+0xc8>
 800dfc8:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800dfcc:	4546      	cmp	r6, r8
 800dfce:	d946      	bls.n	800e05e <ucdr_deserialize_endian_double+0xbe>
 800dfd0:	6923      	ldr	r3, [r4, #16]
 800dfd2:	60a6      	str	r6, [r4, #8]
 800dfd4:	eba6 0608 	sub.w	r6, r6, r8
 800dfd8:	4433      	add	r3, r6
 800dfda:	f1c6 0a08 	rsb	sl, r6, #8
 800dfde:	6123      	str	r3, [r4, #16]
 800dfe0:	4651      	mov	r1, sl
 800dfe2:	4620      	mov	r0, r4
 800dfe4:	f000 f8b0 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	d069      	beq.n	800e0c0 <ucdr_deserialize_endian_double+0x120>
 800dfec:	2f01      	cmp	r7, #1
 800dfee:	f000 808b 	beq.w	800e108 <ucdr_deserialize_endian_double+0x168>
 800dff2:	f898 3007 	ldrb.w	r3, [r8, #7]
 800dff6:	702b      	strb	r3, [r5, #0]
 800dff8:	f898 3006 	ldrb.w	r3, [r8, #6]
 800dffc:	706b      	strb	r3, [r5, #1]
 800dffe:	2e01      	cmp	r6, #1
 800e000:	d06b      	beq.n	800e0da <ucdr_deserialize_endian_double+0x13a>
 800e002:	f898 3005 	ldrb.w	r3, [r8, #5]
 800e006:	70ab      	strb	r3, [r5, #2]
 800e008:	2e02      	cmp	r6, #2
 800e00a:	f000 808e 	beq.w	800e12a <ucdr_deserialize_endian_double+0x18a>
 800e00e:	f898 3004 	ldrb.w	r3, [r8, #4]
 800e012:	70eb      	strb	r3, [r5, #3]
 800e014:	2e03      	cmp	r6, #3
 800e016:	f000 8086 	beq.w	800e126 <ucdr_deserialize_endian_double+0x186>
 800e01a:	f898 3003 	ldrb.w	r3, [r8, #3]
 800e01e:	712b      	strb	r3, [r5, #4]
 800e020:	2e04      	cmp	r6, #4
 800e022:	d07e      	beq.n	800e122 <ucdr_deserialize_endian_double+0x182>
 800e024:	f898 3002 	ldrb.w	r3, [r8, #2]
 800e028:	716b      	strb	r3, [r5, #5]
 800e02a:	2e05      	cmp	r6, #5
 800e02c:	d077      	beq.n	800e11e <ucdr_deserialize_endian_double+0x17e>
 800e02e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e032:	71ab      	strb	r3, [r5, #6]
 800e034:	2e06      	cmp	r6, #6
 800e036:	f105 0507 	add.w	r5, r5, #7
 800e03a:	d062      	beq.n	800e102 <ucdr_deserialize_endian_double+0x162>
 800e03c:	f898 3000 	ldrb.w	r3, [r8]
 800e040:	702b      	strb	r3, [r5, #0]
 800e042:	6923      	ldr	r3, [r4, #16]
 800e044:	68a2      	ldr	r2, [r4, #8]
 800e046:	7da0      	ldrb	r0, [r4, #22]
 800e048:	2108      	movs	r1, #8
 800e04a:	3308      	adds	r3, #8
 800e04c:	4452      	add	r2, sl
 800e04e:	1b9b      	subs	r3, r3, r6
 800e050:	7561      	strb	r1, [r4, #21]
 800e052:	60a2      	str	r2, [r4, #8]
 800e054:	6123      	str	r3, [r4, #16]
 800e056:	f080 0001 	eor.w	r0, r0, #1
 800e05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e05e:	2108      	movs	r1, #8
 800e060:	4620      	mov	r0, r4
 800e062:	f000 f871 	bl	800e148 <ucdr_check_final_buffer_behavior>
 800e066:	b308      	cbz	r0, 800e0ac <ucdr_deserialize_endian_double+0x10c>
 800e068:	2f01      	cmp	r7, #1
 800e06a:	68a3      	ldr	r3, [r4, #8]
 800e06c:	d023      	beq.n	800e0b6 <ucdr_deserialize_endian_double+0x116>
 800e06e:	79db      	ldrb	r3, [r3, #7]
 800e070:	702b      	strb	r3, [r5, #0]
 800e072:	68a3      	ldr	r3, [r4, #8]
 800e074:	799b      	ldrb	r3, [r3, #6]
 800e076:	706b      	strb	r3, [r5, #1]
 800e078:	68a3      	ldr	r3, [r4, #8]
 800e07a:	795b      	ldrb	r3, [r3, #5]
 800e07c:	70ab      	strb	r3, [r5, #2]
 800e07e:	68a3      	ldr	r3, [r4, #8]
 800e080:	791b      	ldrb	r3, [r3, #4]
 800e082:	70eb      	strb	r3, [r5, #3]
 800e084:	68a3      	ldr	r3, [r4, #8]
 800e086:	78db      	ldrb	r3, [r3, #3]
 800e088:	712b      	strb	r3, [r5, #4]
 800e08a:	68a3      	ldr	r3, [r4, #8]
 800e08c:	789b      	ldrb	r3, [r3, #2]
 800e08e:	716b      	strb	r3, [r5, #5]
 800e090:	68a3      	ldr	r3, [r4, #8]
 800e092:	785b      	ldrb	r3, [r3, #1]
 800e094:	71ab      	strb	r3, [r5, #6]
 800e096:	68a3      	ldr	r3, [r4, #8]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	71eb      	strb	r3, [r5, #7]
 800e09c:	68a2      	ldr	r2, [r4, #8]
 800e09e:	6923      	ldr	r3, [r4, #16]
 800e0a0:	3208      	adds	r2, #8
 800e0a2:	3308      	adds	r3, #8
 800e0a4:	2108      	movs	r1, #8
 800e0a6:	60a2      	str	r2, [r4, #8]
 800e0a8:	6123      	str	r3, [r4, #16]
 800e0aa:	7561      	strb	r1, [r4, #21]
 800e0ac:	7da0      	ldrb	r0, [r4, #22]
 800e0ae:	f080 0001 	eor.w	r0, r0, #1
 800e0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	685b      	ldr	r3, [r3, #4]
 800e0ba:	606b      	str	r3, [r5, #4]
 800e0bc:	602a      	str	r2, [r5, #0]
 800e0be:	e7ed      	b.n	800e09c <ucdr_deserialize_endian_double+0xfc>
 800e0c0:	68a2      	ldr	r2, [r4, #8]
 800e0c2:	6923      	ldr	r3, [r4, #16]
 800e0c4:	7da0      	ldrb	r0, [r4, #22]
 800e0c6:	f884 9015 	strb.w	r9, [r4, #21]
 800e0ca:	1b92      	subs	r2, r2, r6
 800e0cc:	1b9b      	subs	r3, r3, r6
 800e0ce:	60a2      	str	r2, [r4, #8]
 800e0d0:	6123      	str	r3, [r4, #16]
 800e0d2:	f080 0001 	eor.w	r0, r0, #1
 800e0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0da:	68a3      	ldr	r3, [r4, #8]
 800e0dc:	795b      	ldrb	r3, [r3, #5]
 800e0de:	70ab      	strb	r3, [r5, #2]
 800e0e0:	3503      	adds	r5, #3
 800e0e2:	68a3      	ldr	r3, [r4, #8]
 800e0e4:	791b      	ldrb	r3, [r3, #4]
 800e0e6:	f805 3b01 	strb.w	r3, [r5], #1
 800e0ea:	68a3      	ldr	r3, [r4, #8]
 800e0ec:	78db      	ldrb	r3, [r3, #3]
 800e0ee:	f805 3b01 	strb.w	r3, [r5], #1
 800e0f2:	68a3      	ldr	r3, [r4, #8]
 800e0f4:	789b      	ldrb	r3, [r3, #2]
 800e0f6:	f805 3b01 	strb.w	r3, [r5], #1
 800e0fa:	68a3      	ldr	r3, [r4, #8]
 800e0fc:	785b      	ldrb	r3, [r3, #1]
 800e0fe:	f805 3b01 	strb.w	r3, [r5], #1
 800e102:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800e106:	e799      	b.n	800e03c <ucdr_deserialize_endian_double+0x9c>
 800e108:	4641      	mov	r1, r8
 800e10a:	4632      	mov	r2, r6
 800e10c:	4628      	mov	r0, r5
 800e10e:	f00e fee8 	bl	801cee2 <memcpy>
 800e112:	68a1      	ldr	r1, [r4, #8]
 800e114:	4652      	mov	r2, sl
 800e116:	19a8      	adds	r0, r5, r6
 800e118:	f00e fee3 	bl	801cee2 <memcpy>
 800e11c:	e791      	b.n	800e042 <ucdr_deserialize_endian_double+0xa2>
 800e11e:	3506      	adds	r5, #6
 800e120:	e7eb      	b.n	800e0fa <ucdr_deserialize_endian_double+0x15a>
 800e122:	3505      	adds	r5, #5
 800e124:	e7e5      	b.n	800e0f2 <ucdr_deserialize_endian_double+0x152>
 800e126:	3504      	adds	r5, #4
 800e128:	e7df      	b.n	800e0ea <ucdr_deserialize_endian_double+0x14a>
 800e12a:	3503      	adds	r5, #3
 800e12c:	e7d9      	b.n	800e0e2 <ucdr_deserialize_endian_double+0x142>
 800e12e:	bf00      	nop

0800e130 <ucdr_check_buffer_available_for>:
 800e130:	7d83      	ldrb	r3, [r0, #22]
 800e132:	b93b      	cbnz	r3, 800e144 <ucdr_check_buffer_available_for+0x14>
 800e134:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800e138:	440b      	add	r3, r1
 800e13a:	4298      	cmp	r0, r3
 800e13c:	bf34      	ite	cc
 800e13e:	2000      	movcc	r0, #0
 800e140:	2001      	movcs	r0, #1
 800e142:	4770      	bx	lr
 800e144:	2000      	movs	r0, #0
 800e146:	4770      	bx	lr

0800e148 <ucdr_check_final_buffer_behavior>:
 800e148:	7d83      	ldrb	r3, [r0, #22]
 800e14a:	b943      	cbnz	r3, 800e15e <ucdr_check_final_buffer_behavior+0x16>
 800e14c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800e150:	4291      	cmp	r1, r2
 800e152:	b510      	push	{r4, lr}
 800e154:	4604      	mov	r4, r0
 800e156:	d205      	bcs.n	800e164 <ucdr_check_final_buffer_behavior+0x1c>
 800e158:	2301      	movs	r3, #1
 800e15a:	4618      	mov	r0, r3
 800e15c:	bd10      	pop	{r4, pc}
 800e15e:	2300      	movs	r3, #0
 800e160:	4618      	mov	r0, r3
 800e162:	4770      	bx	lr
 800e164:	6982      	ldr	r2, [r0, #24]
 800e166:	b13a      	cbz	r2, 800e178 <ucdr_check_final_buffer_behavior+0x30>
 800e168:	69c1      	ldr	r1, [r0, #28]
 800e16a:	4790      	blx	r2
 800e16c:	f080 0301 	eor.w	r3, r0, #1
 800e170:	b2db      	uxtb	r3, r3
 800e172:	75a0      	strb	r0, [r4, #22]
 800e174:	4618      	mov	r0, r3
 800e176:	bd10      	pop	{r4, pc}
 800e178:	2001      	movs	r0, #1
 800e17a:	75a0      	strb	r0, [r4, #22]
 800e17c:	e7fa      	b.n	800e174 <ucdr_check_final_buffer_behavior+0x2c>
 800e17e:	bf00      	nop

0800e180 <ucdr_set_on_full_buffer_callback>:
 800e180:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800e184:	4770      	bx	lr
 800e186:	bf00      	nop

0800e188 <ucdr_init_buffer_origin_offset_endian>:
 800e188:	b410      	push	{r4}
 800e18a:	9c01      	ldr	r4, [sp, #4]
 800e18c:	6001      	str	r1, [r0, #0]
 800e18e:	440a      	add	r2, r1
 800e190:	6042      	str	r2, [r0, #4]
 800e192:	190a      	adds	r2, r1, r4
 800e194:	441c      	add	r4, r3
 800e196:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800e19a:	6082      	str	r2, [r0, #8]
 800e19c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e1a0:	7503      	strb	r3, [r0, #20]
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e1a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1ac:	7542      	strb	r2, [r0, #21]
 800e1ae:	7582      	strb	r2, [r0, #22]
 800e1b0:	4770      	bx	lr
 800e1b2:	bf00      	nop

0800e1b4 <ucdr_init_buffer_origin_offset>:
 800e1b4:	b510      	push	{r4, lr}
 800e1b6:	b082      	sub	sp, #8
 800e1b8:	9c04      	ldr	r4, [sp, #16]
 800e1ba:	9400      	str	r4, [sp, #0]
 800e1bc:	2401      	movs	r4, #1
 800e1be:	9401      	str	r4, [sp, #4]
 800e1c0:	f7ff ffe2 	bl	800e188 <ucdr_init_buffer_origin_offset_endian>
 800e1c4:	b002      	add	sp, #8
 800e1c6:	bd10      	pop	{r4, pc}

0800e1c8 <ucdr_init_buffer_origin>:
 800e1c8:	b510      	push	{r4, lr}
 800e1ca:	b082      	sub	sp, #8
 800e1cc:	2400      	movs	r4, #0
 800e1ce:	9400      	str	r4, [sp, #0]
 800e1d0:	f7ff fff0 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 800e1d4:	b002      	add	sp, #8
 800e1d6:	bd10      	pop	{r4, pc}

0800e1d8 <ucdr_init_buffer>:
 800e1d8:	2300      	movs	r3, #0
 800e1da:	f7ff bff5 	b.w	800e1c8 <ucdr_init_buffer_origin>
 800e1de:	bf00      	nop

0800e1e0 <ucdr_alignment>:
 800e1e0:	fbb0 f3f1 	udiv	r3, r0, r1
 800e1e4:	fb03 0011 	mls	r0, r3, r1, r0
 800e1e8:	1a08      	subs	r0, r1, r0
 800e1ea:	3901      	subs	r1, #1
 800e1ec:	4008      	ands	r0, r1
 800e1ee:	4770      	bx	lr

0800e1f0 <ucdr_buffer_alignment>:
 800e1f0:	7d43      	ldrb	r3, [r0, #21]
 800e1f2:	428b      	cmp	r3, r1
 800e1f4:	d208      	bcs.n	800e208 <ucdr_buffer_alignment+0x18>
 800e1f6:	6900      	ldr	r0, [r0, #16]
 800e1f8:	fbb0 f3f1 	udiv	r3, r0, r1
 800e1fc:	fb01 0013 	mls	r0, r1, r3, r0
 800e200:	1a08      	subs	r0, r1, r0
 800e202:	3901      	subs	r1, #1
 800e204:	4008      	ands	r0, r1
 800e206:	4770      	bx	lr
 800e208:	2000      	movs	r0, #0
 800e20a:	4770      	bx	lr

0800e20c <ucdr_align_to>:
 800e20c:	b538      	push	{r3, r4, r5, lr}
 800e20e:	4604      	mov	r4, r0
 800e210:	460d      	mov	r5, r1
 800e212:	f7ff ffed 	bl	800e1f0 <ucdr_buffer_alignment>
 800e216:	68a3      	ldr	r3, [r4, #8]
 800e218:	6861      	ldr	r1, [r4, #4]
 800e21a:	6922      	ldr	r2, [r4, #16]
 800e21c:	7565      	strb	r5, [r4, #21]
 800e21e:	4403      	add	r3, r0
 800e220:	428b      	cmp	r3, r1
 800e222:	bf28      	it	cs
 800e224:	460b      	movcs	r3, r1
 800e226:	4402      	add	r2, r0
 800e228:	60a3      	str	r3, [r4, #8]
 800e22a:	6122      	str	r2, [r4, #16]
 800e22c:	bd38      	pop	{r3, r4, r5, pc}
 800e22e:	bf00      	nop

0800e230 <ucdr_buffer_length>:
 800e230:	6882      	ldr	r2, [r0, #8]
 800e232:	6800      	ldr	r0, [r0, #0]
 800e234:	1a10      	subs	r0, r2, r0
 800e236:	4770      	bx	lr

0800e238 <ucdr_buffer_remaining>:
 800e238:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800e23c:	1a10      	subs	r0, r2, r0
 800e23e:	4770      	bx	lr

0800e240 <ucdr_check_final_buffer_behavior_array>:
 800e240:	b538      	push	{r3, r4, r5, lr}
 800e242:	7d83      	ldrb	r3, [r0, #22]
 800e244:	b963      	cbnz	r3, 800e260 <ucdr_check_final_buffer_behavior_array+0x20>
 800e246:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800e24a:	429a      	cmp	r2, r3
 800e24c:	4604      	mov	r4, r0
 800e24e:	460d      	mov	r5, r1
 800e250:	d308      	bcc.n	800e264 <ucdr_check_final_buffer_behavior_array+0x24>
 800e252:	b139      	cbz	r1, 800e264 <ucdr_check_final_buffer_behavior_array+0x24>
 800e254:	6983      	ldr	r3, [r0, #24]
 800e256:	b163      	cbz	r3, 800e272 <ucdr_check_final_buffer_behavior_array+0x32>
 800e258:	69c1      	ldr	r1, [r0, #28]
 800e25a:	4798      	blx	r3
 800e25c:	75a0      	strb	r0, [r4, #22]
 800e25e:	b108      	cbz	r0, 800e264 <ucdr_check_final_buffer_behavior_array+0x24>
 800e260:	2000      	movs	r0, #0
 800e262:	bd38      	pop	{r3, r4, r5, pc}
 800e264:	4620      	mov	r0, r4
 800e266:	f7ff ffe7 	bl	800e238 <ucdr_buffer_remaining>
 800e26a:	42a8      	cmp	r0, r5
 800e26c:	bf28      	it	cs
 800e26e:	4628      	movcs	r0, r5
 800e270:	bd38      	pop	{r3, r4, r5, pc}
 800e272:	2301      	movs	r3, #1
 800e274:	7583      	strb	r3, [r0, #22]
 800e276:	e7f3      	b.n	800e260 <ucdr_check_final_buffer_behavior_array+0x20>

0800e278 <ucdr_advance_buffer>:
 800e278:	b538      	push	{r3, r4, r5, lr}
 800e27a:	4604      	mov	r4, r0
 800e27c:	460d      	mov	r5, r1
 800e27e:	f7ff ff57 	bl	800e130 <ucdr_check_buffer_available_for>
 800e282:	b178      	cbz	r0, 800e2a4 <ucdr_advance_buffer+0x2c>
 800e284:	6923      	ldr	r3, [r4, #16]
 800e286:	68a2      	ldr	r2, [r4, #8]
 800e288:	442b      	add	r3, r5
 800e28a:	6123      	str	r3, [r4, #16]
 800e28c:	2301      	movs	r3, #1
 800e28e:	442a      	add	r2, r5
 800e290:	7563      	strb	r3, [r4, #21]
 800e292:	60a2      	str	r2, [r4, #8]
 800e294:	bd38      	pop	{r3, r4, r5, pc}
 800e296:	68a2      	ldr	r2, [r4, #8]
 800e298:	6923      	ldr	r3, [r4, #16]
 800e29a:	4402      	add	r2, r0
 800e29c:	4403      	add	r3, r0
 800e29e:	1a2d      	subs	r5, r5, r0
 800e2a0:	60a2      	str	r2, [r4, #8]
 800e2a2:	6123      	str	r3, [r4, #16]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	4629      	mov	r1, r5
 800e2a8:	4620      	mov	r0, r4
 800e2aa:	f7ff ffc9 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d1f1      	bne.n	800e296 <ucdr_advance_buffer+0x1e>
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	7563      	strb	r3, [r4, #21]
 800e2b6:	bd38      	pop	{r3, r4, r5, pc}

0800e2b8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e2b8:	4b04      	ldr	r3, [pc, #16]	@ (800e2cc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e2ba:	681a      	ldr	r2, [r3, #0]
 800e2bc:	b10a      	cbz	r2, 800e2c2 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800e2be:	4803      	ldr	r0, [pc, #12]	@ (800e2cc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e2c0:	4770      	bx	lr
 800e2c2:	4a03      	ldr	r2, [pc, #12]	@ (800e2d0 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800e2c4:	4801      	ldr	r0, [pc, #4]	@ (800e2cc <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e2c6:	6812      	ldr	r2, [r2, #0]
 800e2c8:	601a      	str	r2, [r3, #0]
 800e2ca:	4770      	bx	lr
 800e2cc:	20000294 	.word	0x20000294
 800e2d0:	20000404 	.word	0x20000404

0800e2d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e2d4:	4a02      	ldr	r2, [pc, #8]	@ (800e2e0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800e2d6:	4b03      	ldr	r3, [pc, #12]	@ (800e2e4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800e2d8:	6812      	ldr	r2, [r2, #0]
 800e2da:	601a      	str	r2, [r3, #0]
 800e2dc:	4770      	bx	lr
 800e2de:	bf00      	nop
 800e2e0:	20000404 	.word	0x20000404
 800e2e4:	20000294 	.word	0x20000294

0800e2e8 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800e2e8:	f005 beb2 	b.w	8014050 <nav_msgs__msg__Odometry__init>

0800e2ec <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800e2ec:	f005 befc 	b.w	80140e8 <nav_msgs__msg__Odometry__fini>

0800e2f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e2f0:	b510      	push	{r4, lr}
 800e2f2:	f001 ff63 	bl	80101bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e2f6:	4c0a      	ldr	r4, [pc, #40]	@ (800e320 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800e2f8:	60e0      	str	r0, [r4, #12]
 800e2fa:	f002 fb4b 	bl	8010994 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e2fe:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e302:	f002 fb99 	bl	8010a38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e306:	4b07      	ldr	r3, [pc, #28]	@ (800e324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e308:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800e30c:	681a      	ldr	r2, [r3, #0]
 800e30e:	b10a      	cbz	r2, 800e314 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800e310:	4804      	ldr	r0, [pc, #16]	@ (800e324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e312:	bd10      	pop	{r4, pc}
 800e314:	4a04      	ldr	r2, [pc, #16]	@ (800e328 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800e316:	4803      	ldr	r0, [pc, #12]	@ (800e324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e318:	6812      	ldr	r2, [r2, #0]
 800e31a:	601a      	str	r2, [r3, #0]
 800e31c:	bd10      	pop	{r4, pc}
 800e31e:	bf00      	nop
 800e320:	200002cc 	.word	0x200002cc
 800e324:	200002b4 	.word	0x200002b4
 800e328:	20000408 	.word	0x20000408

0800e32c <get_serialized_size_nav_msgs__msg__Odometry>:
 800e32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e32e:	4604      	mov	r4, r0
 800e330:	b1c0      	cbz	r0, 800e364 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800e332:	460e      	mov	r6, r1
 800e334:	f001 ff66 	bl	8010204 <get_serialized_size_std_msgs__msg__Header>
 800e338:	1837      	adds	r7, r6, r0
 800e33a:	2104      	movs	r1, #4
 800e33c:	4638      	mov	r0, r7
 800e33e:	f7ff ff4f 	bl	800e1e0 <ucdr_alignment>
 800e342:	69a5      	ldr	r5, [r4, #24]
 800e344:	3505      	adds	r5, #5
 800e346:	4405      	add	r5, r0
 800e348:	443d      	add	r5, r7
 800e34a:	4629      	mov	r1, r5
 800e34c:	f104 0020 	add.w	r0, r4, #32
 800e350:	f002 fb88 	bl	8010a64 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e354:	4405      	add	r5, r0
 800e356:	4629      	mov	r1, r5
 800e358:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e35c:	f002 fc94 	bl	8010c88 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e360:	1b80      	subs	r0, r0, r6
 800e362:	4428      	add	r0, r5
 800e364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e366:	bf00      	nop

0800e368 <_Odometry__cdr_deserialize>:
 800e368:	b570      	push	{r4, r5, r6, lr}
 800e36a:	460c      	mov	r4, r1
 800e36c:	b082      	sub	sp, #8
 800e36e:	b349      	cbz	r1, 800e3c4 <_Odometry__cdr_deserialize+0x5c>
 800e370:	4605      	mov	r5, r0
 800e372:	f001 ffc9 	bl	8010308 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e376:	6843      	ldr	r3, [r0, #4]
 800e378:	4621      	mov	r1, r4
 800e37a:	68db      	ldr	r3, [r3, #12]
 800e37c:	4628      	mov	r0, r5
 800e37e:	4798      	blx	r3
 800e380:	69e6      	ldr	r6, [r4, #28]
 800e382:	6961      	ldr	r1, [r4, #20]
 800e384:	ab01      	add	r3, sp, #4
 800e386:	4632      	mov	r2, r6
 800e388:	4628      	mov	r0, r5
 800e38a:	f002 fed5 	bl	8011138 <ucdr_deserialize_sequence_char>
 800e38e:	9b01      	ldr	r3, [sp, #4]
 800e390:	b9a0      	cbnz	r0, 800e3bc <_Odometry__cdr_deserialize+0x54>
 800e392:	429e      	cmp	r6, r3
 800e394:	d319      	bcc.n	800e3ca <_Odometry__cdr_deserialize+0x62>
 800e396:	f002 fbd1 	bl	8010b3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e39a:	6843      	ldr	r3, [r0, #4]
 800e39c:	f104 0120 	add.w	r1, r4, #32
 800e3a0:	68db      	ldr	r3, [r3, #12]
 800e3a2:	4628      	mov	r0, r5
 800e3a4:	4798      	blx	r3
 800e3a6:	f002 fcdb 	bl	8010d60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e3aa:	6843      	ldr	r3, [r0, #4]
 800e3ac:	68db      	ldr	r3, [r3, #12]
 800e3ae:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	b002      	add	sp, #8
 800e3b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e3ba:	4718      	bx	r3
 800e3bc:	b103      	cbz	r3, 800e3c0 <_Odometry__cdr_deserialize+0x58>
 800e3be:	3b01      	subs	r3, #1
 800e3c0:	61a3      	str	r3, [r4, #24]
 800e3c2:	e7e8      	b.n	800e396 <_Odometry__cdr_deserialize+0x2e>
 800e3c4:	4608      	mov	r0, r1
 800e3c6:	b002      	add	sp, #8
 800e3c8:	bd70      	pop	{r4, r5, r6, pc}
 800e3ca:	2101      	movs	r1, #1
 800e3cc:	75a8      	strb	r0, [r5, #22]
 800e3ce:	7569      	strb	r1, [r5, #21]
 800e3d0:	61a0      	str	r0, [r4, #24]
 800e3d2:	4628      	mov	r0, r5
 800e3d4:	f7ff ff1a 	bl	800e20c <ucdr_align_to>
 800e3d8:	9901      	ldr	r1, [sp, #4]
 800e3da:	4628      	mov	r0, r5
 800e3dc:	f7ff ff4c 	bl	800e278 <ucdr_advance_buffer>
 800e3e0:	e7d9      	b.n	800e396 <_Odometry__cdr_deserialize+0x2e>
 800e3e2:	bf00      	nop

0800e3e4 <_Odometry__cdr_serialize>:
 800e3e4:	b348      	cbz	r0, 800e43a <_Odometry__cdr_serialize+0x56>
 800e3e6:	b570      	push	{r4, r5, r6, lr}
 800e3e8:	4604      	mov	r4, r0
 800e3ea:	460e      	mov	r6, r1
 800e3ec:	f001 ff8c 	bl	8010308 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e3f0:	6843      	ldr	r3, [r0, #4]
 800e3f2:	4631      	mov	r1, r6
 800e3f4:	689b      	ldr	r3, [r3, #8]
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	4798      	blx	r3
 800e3fa:	6965      	ldr	r5, [r4, #20]
 800e3fc:	b1d5      	cbz	r5, 800e434 <_Odometry__cdr_serialize+0x50>
 800e3fe:	4628      	mov	r0, r5
 800e400:	f7f1 ff4e 	bl	80002a0 <strlen>
 800e404:	1c42      	adds	r2, r0, #1
 800e406:	4629      	mov	r1, r5
 800e408:	61a0      	str	r0, [r4, #24]
 800e40a:	4630      	mov	r0, r6
 800e40c:	f002 fe82 	bl	8011114 <ucdr_serialize_sequence_char>
 800e410:	f002 fb94 	bl	8010b3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e414:	6843      	ldr	r3, [r0, #4]
 800e416:	4631      	mov	r1, r6
 800e418:	689b      	ldr	r3, [r3, #8]
 800e41a:	f104 0020 	add.w	r0, r4, #32
 800e41e:	4798      	blx	r3
 800e420:	f002 fc9e 	bl	8010d60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e424:	6843      	ldr	r3, [r0, #4]
 800e426:	4631      	mov	r1, r6
 800e428:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e42c:	689b      	ldr	r3, [r3, #8]
 800e42e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e432:	4718      	bx	r3
 800e434:	462a      	mov	r2, r5
 800e436:	4628      	mov	r0, r5
 800e438:	e7e5      	b.n	800e406 <_Odometry__cdr_serialize+0x22>
 800e43a:	4770      	bx	lr

0800e43c <_Odometry__max_serialized_size>:
 800e43c:	b510      	push	{r4, lr}
 800e43e:	b082      	sub	sp, #8
 800e440:	2301      	movs	r3, #1
 800e442:	2100      	movs	r1, #0
 800e444:	f10d 0007 	add.w	r0, sp, #7
 800e448:	f88d 3007 	strb.w	r3, [sp, #7]
 800e44c:	f001 ff52 	bl	80102f4 <max_serialized_size_std_msgs__msg__Header>
 800e450:	2300      	movs	r3, #0
 800e452:	4601      	mov	r1, r0
 800e454:	4604      	mov	r4, r0
 800e456:	f10d 0007 	add.w	r0, sp, #7
 800e45a:	f88d 3007 	strb.w	r3, [sp, #7]
 800e45e:	f002 fb5d 	bl	8010b1c <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e462:	4404      	add	r4, r0
 800e464:	4621      	mov	r1, r4
 800e466:	f10d 0007 	add.w	r0, sp, #7
 800e46a:	f002 fc69 	bl	8010d40 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e46e:	4420      	add	r0, r4
 800e470:	b002      	add	sp, #8
 800e472:	bd10      	pop	{r4, pc}

0800e474 <_Odometry__get_serialized_size>:
 800e474:	b570      	push	{r4, r5, r6, lr}
 800e476:	4604      	mov	r4, r0
 800e478:	b1b8      	cbz	r0, 800e4aa <_Odometry__get_serialized_size+0x36>
 800e47a:	2100      	movs	r1, #0
 800e47c:	f001 fec2 	bl	8010204 <get_serialized_size_std_msgs__msg__Header>
 800e480:	2104      	movs	r1, #4
 800e482:	4606      	mov	r6, r0
 800e484:	f7ff feac 	bl	800e1e0 <ucdr_alignment>
 800e488:	69a5      	ldr	r5, [r4, #24]
 800e48a:	3505      	adds	r5, #5
 800e48c:	4603      	mov	r3, r0
 800e48e:	4435      	add	r5, r6
 800e490:	441d      	add	r5, r3
 800e492:	4629      	mov	r1, r5
 800e494:	f104 0020 	add.w	r0, r4, #32
 800e498:	f002 fae4 	bl	8010a64 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e49c:	4405      	add	r5, r0
 800e49e:	4629      	mov	r1, r5
 800e4a0:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e4a4:	f002 fbf0 	bl	8010c88 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e4a8:	4428      	add	r0, r5
 800e4aa:	bd70      	pop	{r4, r5, r6, pc}

0800e4ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e4ac:	4800      	ldr	r0, [pc, #0]	@ (800e4b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800e4ae:	4770      	bx	lr
 800e4b0:	200003bc 	.word	0x200003bc

0800e4b4 <rcl_get_zero_initialized_publisher>:
 800e4b4:	4b01      	ldr	r3, [pc, #4]	@ (800e4bc <rcl_get_zero_initialized_publisher+0x8>)
 800e4b6:	6818      	ldr	r0, [r3, #0]
 800e4b8:	4770      	bx	lr
 800e4ba:	bf00      	nop
 800e4bc:	0802001c 	.word	0x0802001c

0800e4c0 <rcl_publisher_init>:
 800e4c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4c4:	b088      	sub	sp, #32
 800e4c6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e4c8:	2d00      	cmp	r5, #0
 800e4ca:	d06a      	beq.n	800e5a2 <rcl_publisher_init+0xe2>
 800e4cc:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800e4d0:	4604      	mov	r4, r0
 800e4d2:	4648      	mov	r0, r9
 800e4d4:	460e      	mov	r6, r1
 800e4d6:	4690      	mov	r8, r2
 800e4d8:	461f      	mov	r7, r3
 800e4da:	f001 f845 	bl	800f568 <rcutils_allocator_is_valid>
 800e4de:	2800      	cmp	r0, #0
 800e4e0:	d05f      	beq.n	800e5a2 <rcl_publisher_init+0xe2>
 800e4e2:	2c00      	cmp	r4, #0
 800e4e4:	d05d      	beq.n	800e5a2 <rcl_publisher_init+0xe2>
 800e4e6:	f8d4 a000 	ldr.w	sl, [r4]
 800e4ea:	f1ba 0f00 	cmp.w	sl, #0
 800e4ee:	d004      	beq.n	800e4fa <rcl_publisher_init+0x3a>
 800e4f0:	2764      	movs	r7, #100	@ 0x64
 800e4f2:	4638      	mov	r0, r7
 800e4f4:	b008      	add	sp, #32
 800e4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	f006 fa9e 	bl	8014a3c <rcl_node_is_valid>
 800e500:	2800      	cmp	r0, #0
 800e502:	d053      	beq.n	800e5ac <rcl_publisher_init+0xec>
 800e504:	f1b8 0f00 	cmp.w	r8, #0
 800e508:	d04b      	beq.n	800e5a2 <rcl_publisher_init+0xe2>
 800e50a:	2f00      	cmp	r7, #0
 800e50c:	d049      	beq.n	800e5a2 <rcl_publisher_init+0xe2>
 800e50e:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800e512:	aa07      	add	r2, sp, #28
 800e514:	9205      	str	r2, [sp, #20]
 800e516:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800e51a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e51e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e522:	f8cd a01c 	str.w	sl, [sp, #28]
 800e526:	4639      	mov	r1, r7
 800e528:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e52c:	4630      	mov	r0, r6
 800e52e:	f006 fb15 	bl	8014b5c <rcl_node_resolve_name>
 800e532:	4607      	mov	r7, r0
 800e534:	2800      	cmp	r0, #0
 800e536:	d150      	bne.n	800e5da <rcl_publisher_init+0x11a>
 800e538:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800e53c:	21c8      	movs	r1, #200	@ 0xc8
 800e53e:	2001      	movs	r0, #1
 800e540:	4798      	blx	r3
 800e542:	6020      	str	r0, [r4, #0]
 800e544:	2800      	cmp	r0, #0
 800e546:	d04e      	beq.n	800e5e6 <rcl_publisher_init+0x126>
 800e548:	4630      	mov	r0, r6
 800e54a:	f006 fa99 	bl	8014a80 <rcl_node_get_rmw_handle>
 800e54e:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e552:	9300      	str	r3, [sp, #0]
 800e554:	9a07      	ldr	r2, [sp, #28]
 800e556:	6827      	ldr	r7, [r4, #0]
 800e558:	462b      	mov	r3, r5
 800e55a:	4641      	mov	r1, r8
 800e55c:	f001 f91e 	bl	800f79c <rmw_create_publisher>
 800e560:	6823      	ldr	r3, [r4, #0]
 800e562:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800e566:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e56a:	b370      	cbz	r0, 800e5ca <rcl_publisher_init+0x10a>
 800e56c:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800e570:	f001 f9f0 	bl	800f954 <rmw_publisher_get_actual_qos>
 800e574:	6823      	ldr	r3, [r4, #0]
 800e576:	4607      	mov	r7, r0
 800e578:	b9d0      	cbnz	r0, 800e5b0 <rcl_publisher_init+0xf0>
 800e57a:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800e57e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800e582:	4629      	mov	r1, r5
 800e584:	2270      	movs	r2, #112	@ 0x70
 800e586:	4618      	mov	r0, r3
 800e588:	f00e fcab 	bl	801cee2 <memcpy>
 800e58c:	6832      	ldr	r2, [r6, #0]
 800e58e:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800e592:	9807      	ldr	r0, [sp, #28]
 800e594:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800e596:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e598:	4798      	blx	r3
 800e59a:	4638      	mov	r0, r7
 800e59c:	b008      	add	sp, #32
 800e59e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5a2:	270b      	movs	r7, #11
 800e5a4:	4638      	mov	r0, r7
 800e5a6:	b008      	add	sp, #32
 800e5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5ac:	27c8      	movs	r7, #200	@ 0xc8
 800e5ae:	e7a0      	b.n	800e4f2 <rcl_publisher_init+0x32>
 800e5b0:	b18b      	cbz	r3, 800e5d6 <rcl_publisher_init+0x116>
 800e5b2:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e5b6:	b142      	cbz	r2, 800e5ca <rcl_publisher_init+0x10a>
 800e5b8:	4630      	mov	r0, r6
 800e5ba:	f006 fa61 	bl	8014a80 <rcl_node_get_rmw_handle>
 800e5be:	6823      	ldr	r3, [r4, #0]
 800e5c0:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e5c4:	f001 f9d4 	bl	800f970 <rmw_destroy_publisher>
 800e5c8:	6823      	ldr	r3, [r4, #0]
 800e5ca:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800e5cc:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	4790      	blx	r2
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	6023      	str	r3, [r4, #0]
 800e5d6:	2701      	movs	r7, #1
 800e5d8:	e7db      	b.n	800e592 <rcl_publisher_init+0xd2>
 800e5da:	2867      	cmp	r0, #103	@ 0x67
 800e5dc:	d0d9      	beq.n	800e592 <rcl_publisher_init+0xd2>
 800e5de:	2869      	cmp	r0, #105	@ 0x69
 800e5e0:	d003      	beq.n	800e5ea <rcl_publisher_init+0x12a>
 800e5e2:	280a      	cmp	r0, #10
 800e5e4:	d1f7      	bne.n	800e5d6 <rcl_publisher_init+0x116>
 800e5e6:	270a      	movs	r7, #10
 800e5e8:	e7d3      	b.n	800e592 <rcl_publisher_init+0xd2>
 800e5ea:	2767      	movs	r7, #103	@ 0x67
 800e5ec:	e7d1      	b.n	800e592 <rcl_publisher_init+0xd2>
 800e5ee:	bf00      	nop

0800e5f0 <rcl_publisher_get_default_options>:
 800e5f0:	b530      	push	{r4, r5, lr}
 800e5f2:	4912      	ldr	r1, [pc, #72]	@ (800e63c <rcl_publisher_get_default_options+0x4c>)
 800e5f4:	b083      	sub	sp, #12
 800e5f6:	2250      	movs	r2, #80	@ 0x50
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	f00e fc72 	bl	801cee2 <memcpy>
 800e5fe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e602:	f000 ff85 	bl	800f510 <rcutils_get_default_allocator>
 800e606:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800e60a:	f001 f849 	bl	800f6a0 <rmw_get_default_publisher_options>
 800e60e:	2500      	movs	r5, #0
 800e610:	f10d 0007 	add.w	r0, sp, #7
 800e614:	f88d 5007 	strb.w	r5, [sp, #7]
 800e618:	f006 fa38 	bl	8014a8c <rcl_get_disable_loaned_message>
 800e61c:	b930      	cbnz	r0, 800e62c <rcl_publisher_get_default_options+0x3c>
 800e61e:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800e622:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e626:	4620      	mov	r0, r4
 800e628:	b003      	add	sp, #12
 800e62a:	bd30      	pop	{r4, r5, pc}
 800e62c:	f000 ffc8 	bl	800f5c0 <rcutils_reset_error>
 800e630:	4620      	mov	r0, r4
 800e632:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e636:	b003      	add	sp, #12
 800e638:	bd30      	pop	{r4, r5, pc}
 800e63a:	bf00      	nop
 800e63c:	08020020 	.word	0x08020020

0800e640 <rcl_publish>:
 800e640:	b308      	cbz	r0, 800e686 <rcl_publish+0x46>
 800e642:	6803      	ldr	r3, [r0, #0]
 800e644:	b570      	push	{r4, r5, r6, lr}
 800e646:	4604      	mov	r4, r0
 800e648:	b1c3      	cbz	r3, 800e67c <rcl_publish+0x3c>
 800e64a:	4616      	mov	r6, r2
 800e64c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e650:	b1a2      	cbz	r2, 800e67c <rcl_publish+0x3c>
 800e652:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e656:	460d      	mov	r5, r1
 800e658:	f005 fe42 	bl	80142e0 <rcl_context_is_valid>
 800e65c:	b160      	cbz	r0, 800e678 <rcl_publish+0x38>
 800e65e:	6823      	ldr	r3, [r4, #0]
 800e660:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e664:	b150      	cbz	r0, 800e67c <rcl_publish+0x3c>
 800e666:	b165      	cbz	r5, 800e682 <rcl_publish+0x42>
 800e668:	4632      	mov	r2, r6
 800e66a:	4629      	mov	r1, r5
 800e66c:	f001 f836 	bl	800f6dc <rmw_publish>
 800e670:	3800      	subs	r0, #0
 800e672:	bf18      	it	ne
 800e674:	2001      	movne	r0, #1
 800e676:	bd70      	pop	{r4, r5, r6, pc}
 800e678:	f000 ff84 	bl	800f584 <rcutils_error_is_set>
 800e67c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e680:	bd70      	pop	{r4, r5, r6, pc}
 800e682:	200b      	movs	r0, #11
 800e684:	bd70      	pop	{r4, r5, r6, pc}
 800e686:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e68a:	4770      	bx	lr

0800e68c <rcl_publisher_is_valid>:
 800e68c:	b1b0      	cbz	r0, 800e6bc <rcl_publisher_is_valid+0x30>
 800e68e:	6803      	ldr	r3, [r0, #0]
 800e690:	b510      	push	{r4, lr}
 800e692:	4604      	mov	r4, r0
 800e694:	b183      	cbz	r3, 800e6b8 <rcl_publisher_is_valid+0x2c>
 800e696:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e69a:	b16a      	cbz	r2, 800e6b8 <rcl_publisher_is_valid+0x2c>
 800e69c:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e6a0:	f005 fe1e 	bl	80142e0 <rcl_context_is_valid>
 800e6a4:	b130      	cbz	r0, 800e6b4 <rcl_publisher_is_valid+0x28>
 800e6a6:	6823      	ldr	r3, [r4, #0]
 800e6a8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e6ac:	3800      	subs	r0, #0
 800e6ae:	bf18      	it	ne
 800e6b0:	2001      	movne	r0, #1
 800e6b2:	bd10      	pop	{r4, pc}
 800e6b4:	f000 ff66 	bl	800f584 <rcutils_error_is_set>
 800e6b8:	2000      	movs	r0, #0
 800e6ba:	bd10      	pop	{r4, pc}
 800e6bc:	2000      	movs	r0, #0
 800e6be:	4770      	bx	lr

0800e6c0 <rcl_publisher_is_valid_except_context>:
 800e6c0:	b130      	cbz	r0, 800e6d0 <rcl_publisher_is_valid_except_context+0x10>
 800e6c2:	6800      	ldr	r0, [r0, #0]
 800e6c4:	b120      	cbz	r0, 800e6d0 <rcl_publisher_is_valid_except_context+0x10>
 800e6c6:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e6ca:	3800      	subs	r0, #0
 800e6cc:	bf18      	it	ne
 800e6ce:	2001      	movne	r0, #1
 800e6d0:	4770      	bx	lr
 800e6d2:	bf00      	nop

0800e6d4 <_rclc_check_for_new_data>:
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d046      	beq.n	800e766 <_rclc_check_for_new_data+0x92>
 800e6d8:	b510      	push	{r4, lr}
 800e6da:	7802      	ldrb	r2, [r0, #0]
 800e6dc:	b084      	sub	sp, #16
 800e6de:	4603      	mov	r3, r0
 800e6e0:	2a0a      	cmp	r2, #10
 800e6e2:	d842      	bhi.n	800e76a <_rclc_check_for_new_data+0x96>
 800e6e4:	e8df f002 	tbb	[pc, r2]
 800e6e8:	14181212 	.word	0x14181212
 800e6ec:	06060614 	.word	0x06060614
 800e6f0:	2e1a      	.short	0x2e1a
 800e6f2:	16          	.byte	0x16
 800e6f3:	00          	.byte	0x00
 800e6f4:	6a0a      	ldr	r2, [r1, #32]
 800e6f6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800e6f8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e6fc:	3a00      	subs	r2, #0
 800e6fe:	bf18      	it	ne
 800e700:	2201      	movne	r2, #1
 800e702:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800e706:	2000      	movs	r0, #0
 800e708:	b004      	add	sp, #16
 800e70a:	bd10      	pop	{r4, pc}
 800e70c:	680a      	ldr	r2, [r1, #0]
 800e70e:	e7f2      	b.n	800e6f6 <_rclc_check_for_new_data+0x22>
 800e710:	698a      	ldr	r2, [r1, #24]
 800e712:	e7f0      	b.n	800e6f6 <_rclc_check_for_new_data+0x22>
 800e714:	688a      	ldr	r2, [r1, #8]
 800e716:	e7ee      	b.n	800e6f6 <_rclc_check_for_new_data+0x22>
 800e718:	690a      	ldr	r2, [r1, #16]
 800e71a:	e7ec      	b.n	800e6f6 <_rclc_check_for_new_data+0x22>
 800e71c:	685c      	ldr	r4, [r3, #4]
 800e71e:	4608      	mov	r0, r1
 800e720:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800e724:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800e728:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800e72c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e730:	9300      	str	r3, [sp, #0]
 800e732:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800e736:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800e73a:	f104 0110 	add.w	r1, r4, #16
 800e73e:	f008 f8b3 	bl	80168a8 <rcl_action_client_wait_set_get_entities_ready>
 800e742:	e7e1      	b.n	800e708 <_rclc_check_for_new_data+0x34>
 800e744:	685c      	ldr	r4, [r3, #4]
 800e746:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800e74a:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800e74e:	e9cd 3200 	strd	r3, r2, [sp]
 800e752:	4608      	mov	r0, r1
 800e754:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800e758:	f104 0220 	add.w	r2, r4, #32
 800e75c:	f104 0110 	add.w	r1, r4, #16
 800e760:	f008 faa4 	bl	8016cac <rcl_action_server_wait_set_get_entities_ready>
 800e764:	e7d0      	b.n	800e708 <_rclc_check_for_new_data+0x34>
 800e766:	200b      	movs	r0, #11
 800e768:	4770      	bx	lr
 800e76a:	2001      	movs	r0, #1
 800e76c:	e7cc      	b.n	800e708 <_rclc_check_for_new_data+0x34>
 800e76e:	bf00      	nop

0800e770 <_rclc_take_new_data>:
 800e770:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e772:	b099      	sub	sp, #100	@ 0x64
 800e774:	2800      	cmp	r0, #0
 800e776:	f000 8082 	beq.w	800e87e <_rclc_take_new_data+0x10e>
 800e77a:	7803      	ldrb	r3, [r0, #0]
 800e77c:	4604      	mov	r4, r0
 800e77e:	2b0a      	cmp	r3, #10
 800e780:	f200 815d 	bhi.w	800ea3e <_rclc_take_new_data+0x2ce>
 800e784:	e8df f003 	tbb	[pc, r3]
 800e788:	31531f1f 	.word	0x31531f1f
 800e78c:	06060631 	.word	0x06060631
 800e790:	4555      	.short	0x4555
 800e792:	53          	.byte	0x53
 800e793:	00          	.byte	0x00
 800e794:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e796:	6a0b      	ldr	r3, [r1, #32]
 800e798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d046      	beq.n	800e82e <_rclc_take_new_data+0xbe>
 800e7a0:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e7a4:	f104 0110 	add.w	r1, r4, #16
 800e7a8:	f006 fa86 	bl	8014cb8 <rcl_take_request>
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	2800      	cmp	r0, #0
 800e7b0:	d03d      	beq.n	800e82e <_rclc_take_new_data+0xbe>
 800e7b2:	f240 2359 	movw	r3, #601	@ 0x259
 800e7b6:	4298      	cmp	r0, r3
 800e7b8:	d128      	bne.n	800e80c <_rclc_take_new_data+0x9c>
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800e7c0:	4628      	mov	r0, r5
 800e7c2:	b019      	add	sp, #100	@ 0x64
 800e7c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7c6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e7c8:	680b      	ldr	r3, [r1, #0]
 800e7ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7ce:	b373      	cbz	r3, 800e82e <_rclc_take_new_data+0xbe>
 800e7d0:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	aa0a      	add	r2, sp, #40	@ 0x28
 800e7d8:	f006 fc42 	bl	8015060 <rcl_take>
 800e7dc:	4605      	mov	r5, r0
 800e7de:	b330      	cbz	r0, 800e82e <_rclc_take_new_data+0xbe>
 800e7e0:	f240 1391 	movw	r3, #401	@ 0x191
 800e7e4:	4298      	cmp	r0, r3
 800e7e6:	d0e8      	beq.n	800e7ba <_rclc_take_new_data+0x4a>
 800e7e8:	e010      	b.n	800e80c <_rclc_take_new_data+0x9c>
 800e7ea:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e7ec:	698b      	ldr	r3, [r1, #24]
 800e7ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7f2:	b1e3      	cbz	r3, 800e82e <_rclc_take_new_data+0xbe>
 800e7f4:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e7f8:	f104 0110 	add.w	r1, r4, #16
 800e7fc:	f005 fce0 	bl	80141c0 <rcl_take_response>
 800e800:	4605      	mov	r5, r0
 800e802:	b1a0      	cbz	r0, 800e82e <_rclc_take_new_data+0xbe>
 800e804:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800e808:	4298      	cmp	r0, r3
 800e80a:	d0d9      	beq.n	800e7c0 <_rclc_take_new_data+0x50>
 800e80c:	f000 fed8 	bl	800f5c0 <rcutils_reset_error>
 800e810:	e7d6      	b.n	800e7c0 <_rclc_take_new_data+0x50>
 800e812:	6840      	ldr	r0, [r0, #4]
 800e814:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d15f      	bne.n	800e8dc <_rclc_take_new_data+0x16c>
 800e81c:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800e820:	2b00      	cmp	r3, #0
 800e822:	d179      	bne.n	800e918 <_rclc_take_new_data+0x1a8>
 800e824:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e828:	2b00      	cmp	r3, #0
 800e82a:	f040 8096 	bne.w	800e95a <_rclc_take_new_data+0x1ea>
 800e82e:	2500      	movs	r5, #0
 800e830:	e7c6      	b.n	800e7c0 <_rclc_take_new_data+0x50>
 800e832:	6840      	ldr	r0, [r0, #4]
 800e834:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d138      	bne.n	800e8ae <_rclc_take_new_data+0x13e>
 800e83c:	69c3      	ldr	r3, [r0, #28]
 800e83e:	b113      	cbz	r3, 800e846 <_rclc_take_new_data+0xd6>
 800e840:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e844:	b9fb      	cbnz	r3, 800e886 <_rclc_take_new_data+0x116>
 800e846:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	f040 80a8 	bne.w	800e9a0 <_rclc_take_new_data+0x230>
 800e850:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0ea      	beq.n	800e82e <_rclc_take_new_data+0xbe>
 800e858:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800e85a:	a90a      	add	r1, sp, #40	@ 0x28
 800e85c:	3010      	adds	r0, #16
 800e85e:	f007 ff07 	bl	8016670 <rcl_action_take_result_response>
 800e862:	4605      	mov	r5, r0
 800e864:	2800      	cmp	r0, #0
 800e866:	d1d1      	bne.n	800e80c <_rclc_take_new_data+0x9c>
 800e868:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e86c:	6860      	ldr	r0, [r4, #4]
 800e86e:	f008 fb47 	bl	8016f00 <rclc_action_find_handle_by_result_request_sequence_number>
 800e872:	2800      	cmp	r0, #0
 800e874:	d0db      	beq.n	800e82e <_rclc_take_new_data+0xbe>
 800e876:	2301      	movs	r3, #1
 800e878:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e87c:	e7d7      	b.n	800e82e <_rclc_take_new_data+0xbe>
 800e87e:	250b      	movs	r5, #11
 800e880:	4628      	mov	r0, r5
 800e882:	b019      	add	sp, #100	@ 0x64
 800e884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e886:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e888:	3010      	adds	r0, #16
 800e88a:	f007 ff6d 	bl	8016768 <rcl_action_take_feedback>
 800e88e:	4605      	mov	r5, r0
 800e890:	2800      	cmp	r0, #0
 800e892:	d1bb      	bne.n	800e80c <_rclc_take_new_data+0x9c>
 800e894:	6860      	ldr	r0, [r4, #4]
 800e896:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e898:	f008 faf0 	bl	8016e7c <rclc_action_find_goal_handle_by_uuid>
 800e89c:	4603      	mov	r3, r0
 800e89e:	2800      	cmp	r0, #0
 800e8a0:	f000 80c4 	beq.w	800ea2c <_rclc_take_new_data+0x2bc>
 800e8a4:	2201      	movs	r2, #1
 800e8a6:	6860      	ldr	r0, [r4, #4]
 800e8a8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e8ac:	e7cb      	b.n	800e846 <_rclc_take_new_data+0xd6>
 800e8ae:	aa04      	add	r2, sp, #16
 800e8b0:	a90a      	add	r1, sp, #40	@ 0x28
 800e8b2:	3010      	adds	r0, #16
 800e8b4:	f007 fe6c 	bl	8016590 <rcl_action_take_goal_response>
 800e8b8:	4605      	mov	r5, r0
 800e8ba:	2800      	cmp	r0, #0
 800e8bc:	d1a6      	bne.n	800e80c <_rclc_take_new_data+0x9c>
 800e8be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e8c2:	6860      	ldr	r0, [r4, #4]
 800e8c4:	f008 fb0a 	bl	8016edc <rclc_action_find_handle_by_goal_request_sequence_number>
 800e8c8:	b130      	cbz	r0, 800e8d8 <_rclc_take_new_data+0x168>
 800e8ca:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e8ce:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e8d2:	2201      	movs	r2, #1
 800e8d4:	f880 2020 	strb.w	r2, [r0, #32]
 800e8d8:	6860      	ldr	r0, [r4, #4]
 800e8da:	e7af      	b.n	800e83c <_rclc_take_new_data+0xcc>
 800e8dc:	f008 faa8 	bl	8016e30 <rclc_action_take_goal_handle>
 800e8e0:	4606      	mov	r6, r0
 800e8e2:	6860      	ldr	r0, [r4, #4]
 800e8e4:	2e00      	cmp	r6, #0
 800e8e6:	d099      	beq.n	800e81c <_rclc_take_new_data+0xac>
 800e8e8:	6070      	str	r0, [r6, #4]
 800e8ea:	69f2      	ldr	r2, [r6, #28]
 800e8ec:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e8f0:	3010      	adds	r0, #16
 800e8f2:	f008 f869 	bl	80169c8 <rcl_action_take_goal_request>
 800e8f6:	4605      	mov	r5, r0
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	f040 8099 	bne.w	800ea30 <_rclc_take_new_data+0x2c0>
 800e8fe:	69f7      	ldr	r7, [r6, #28]
 800e900:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e902:	7235      	strb	r5, [r6, #8]
 800e904:	f8c6 0009 	str.w	r0, [r6, #9]
 800e908:	f8c6 100d 	str.w	r1, [r6, #13]
 800e90c:	6860      	ldr	r0, [r4, #4]
 800e90e:	f8c6 2011 	str.w	r2, [r6, #17]
 800e912:	f8c6 3015 	str.w	r3, [r6, #21]
 800e916:	e781      	b.n	800e81c <_rclc_take_new_data+0xac>
 800e918:	aa04      	add	r2, sp, #16
 800e91a:	3010      	adds	r0, #16
 800e91c:	a90a      	add	r1, sp, #40	@ 0x28
 800e91e:	f008 f8c3 	bl	8016aa8 <rcl_action_take_result_request>
 800e922:	4605      	mov	r5, r0
 800e924:	2800      	cmp	r0, #0
 800e926:	f47f af71 	bne.w	800e80c <_rclc_take_new_data+0x9c>
 800e92a:	6860      	ldr	r0, [r4, #4]
 800e92c:	a904      	add	r1, sp, #16
 800e92e:	f008 faa5 	bl	8016e7c <rclc_action_find_goal_handle_by_uuid>
 800e932:	4607      	mov	r7, r0
 800e934:	b160      	cbz	r0, 800e950 <_rclc_take_new_data+0x1e0>
 800e936:	ad0a      	add	r5, sp, #40	@ 0x28
 800e938:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e93c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e93e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e940:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e944:	f04f 0c02 	mov.w	ip, #2
 800e948:	e886 0003 	stmia.w	r6, {r0, r1}
 800e94c:	f887 c008 	strb.w	ip, [r7, #8]
 800e950:	6860      	ldr	r0, [r4, #4]
 800e952:	2300      	movs	r3, #0
 800e954:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e958:	e764      	b.n	800e824 <_rclc_take_new_data+0xb4>
 800e95a:	ae04      	add	r6, sp, #16
 800e95c:	aa0a      	add	r2, sp, #40	@ 0x28
 800e95e:	3010      	adds	r0, #16
 800e960:	4631      	mov	r1, r6
 800e962:	f008 f8df 	bl	8016b24 <rcl_action_take_cancel_request>
 800e966:	4605      	mov	r5, r0
 800e968:	2800      	cmp	r0, #0
 800e96a:	f47f af4f 	bne.w	800e80c <_rclc_take_new_data+0x9c>
 800e96e:	6860      	ldr	r0, [r4, #4]
 800e970:	a90a      	add	r1, sp, #40	@ 0x28
 800e972:	f008 fa83 	bl	8016e7c <rclc_action_find_goal_handle_by_uuid>
 800e976:	4605      	mov	r5, r0
 800e978:	2800      	cmp	r0, #0
 800e97a:	d04c      	beq.n	800ea16 <_rclc_take_new_data+0x2a6>
 800e97c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e980:	2101      	movs	r1, #1
 800e982:	f008 fa03 	bl	8016d8c <rcl_action_transition_goal_state>
 800e986:	2803      	cmp	r0, #3
 800e988:	4607      	mov	r7, r0
 800e98a:	d139      	bne.n	800ea00 <_rclc_take_new_data+0x290>
 800e98c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e98e:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e994:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e998:	e884 0003 	stmia.w	r4, {r0, r1}
 800e99c:	722f      	strb	r7, [r5, #8]
 800e99e:	e746      	b.n	800e82e <_rclc_take_new_data+0xbe>
 800e9a0:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e9a4:	a90a      	add	r1, sp, #40	@ 0x28
 800e9a6:	3010      	adds	r0, #16
 800e9a8:	f007 fea0 	bl	80166ec <rcl_action_take_cancel_response>
 800e9ac:	4605      	mov	r5, r0
 800e9ae:	2800      	cmp	r0, #0
 800e9b0:	f47f af2c 	bne.w	800e80c <_rclc_take_new_data+0x9c>
 800e9b4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e9b8:	6860      	ldr	r0, [r4, #4]
 800e9ba:	f008 fab3 	bl	8016f24 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e9be:	4606      	mov	r6, r0
 800e9c0:	6860      	ldr	r0, [r4, #4]
 800e9c2:	2e00      	cmp	r6, #0
 800e9c4:	f43f af44 	beq.w	800e850 <_rclc_take_new_data+0xe0>
 800e9c8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e9ca:	2701      	movs	r7, #1
 800e9cc:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f43f af3e 	beq.w	800e850 <_rclc_take_new_data+0xe0>
 800e9d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e9d6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e9da:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e9de:	f008 fa4d 	bl	8016e7c <rclc_action_find_goal_handle_by_uuid>
 800e9e2:	b138      	cbz	r0, 800e9f4 <_rclc_take_new_data+0x284>
 800e9e4:	6860      	ldr	r0, [r4, #4]
 800e9e6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e9e8:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e9ec:	3501      	adds	r5, #1
 800e9ee:	42ab      	cmp	r3, r5
 800e9f0:	d8f0      	bhi.n	800e9d4 <_rclc_take_new_data+0x264>
 800e9f2:	e72d      	b.n	800e850 <_rclc_take_new_data+0xe0>
 800e9f4:	6860      	ldr	r0, [r4, #4]
 800e9f6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e9f8:	3501      	adds	r5, #1
 800e9fa:	42ab      	cmp	r3, r5
 800e9fc:	d8ea      	bhi.n	800e9d4 <_rclc_take_new_data+0x264>
 800e9fe:	e727      	b.n	800e850 <_rclc_take_new_data+0xe0>
 800ea00:	ab06      	add	r3, sp, #24
 800ea02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ea04:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ea08:	2103      	movs	r1, #3
 800ea0a:	e896 000c 	ldmia.w	r6, {r2, r3}
 800ea0e:	6860      	ldr	r0, [r4, #4]
 800ea10:	f008 fafe 	bl	8017010 <rclc_action_server_goal_cancel_reject>
 800ea14:	e70b      	b.n	800e82e <_rclc_take_new_data+0xbe>
 800ea16:	ab06      	add	r3, sp, #24
 800ea18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ea1a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ea1e:	2102      	movs	r1, #2
 800ea20:	e896 000c 	ldmia.w	r6, {r2, r3}
 800ea24:	6860      	ldr	r0, [r4, #4]
 800ea26:	f008 faf3 	bl	8017010 <rclc_action_server_goal_cancel_reject>
 800ea2a:	e700      	b.n	800e82e <_rclc_take_new_data+0xbe>
 800ea2c:	6860      	ldr	r0, [r4, #4]
 800ea2e:	e70a      	b.n	800e846 <_rclc_take_new_data+0xd6>
 800ea30:	6860      	ldr	r0, [r4, #4]
 800ea32:	4631      	mov	r1, r6
 800ea34:	f008 fa0c 	bl	8016e50 <rclc_action_remove_used_goal_handle>
 800ea38:	f000 fdc2 	bl	800f5c0 <rcutils_reset_error>
 800ea3c:	e6c0      	b.n	800e7c0 <_rclc_take_new_data+0x50>
 800ea3e:	2501      	movs	r5, #1
 800ea40:	e6be      	b.n	800e7c0 <_rclc_take_new_data+0x50>
 800ea42:	bf00      	nop

0800ea44 <rclc_executor_trigger_any>:
 800ea44:	4603      	mov	r3, r0
 800ea46:	b370      	cbz	r0, 800eaa6 <rclc_executor_trigger_any+0x62>
 800ea48:	b379      	cbz	r1, 800eaaa <rclc_executor_trigger_any+0x66>
 800ea4a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800ea4e:	2200      	movs	r2, #0
 800ea50:	b350      	cbz	r0, 800eaa8 <rclc_executor_trigger_any+0x64>
 800ea52:	b430      	push	{r4, r5}
 800ea54:	f893 c000 	ldrb.w	ip, [r3]
 800ea58:	f1bc 0f08 	cmp.w	ip, #8
 800ea5c:	d017      	beq.n	800ea8e <rclc_executor_trigger_any+0x4a>
 800ea5e:	f1bc 0f09 	cmp.w	ip, #9
 800ea62:	d00d      	beq.n	800ea80 <rclc_executor_trigger_any+0x3c>
 800ea64:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800ea68:	b940      	cbnz	r0, 800ea7c <rclc_executor_trigger_any+0x38>
 800ea6a:	3201      	adds	r2, #1
 800ea6c:	4291      	cmp	r1, r2
 800ea6e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800ea72:	d003      	beq.n	800ea7c <rclc_executor_trigger_any+0x38>
 800ea74:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800ea78:	2800      	cmp	r0, #0
 800ea7a:	d1eb      	bne.n	800ea54 <rclc_executor_trigger_any+0x10>
 800ea7c:	bc30      	pop	{r4, r5}
 800ea7e:	4770      	bx	lr
 800ea80:	685c      	ldr	r4, [r3, #4]
 800ea82:	6a25      	ldr	r5, [r4, #32]
 800ea84:	2d00      	cmp	r5, #0
 800ea86:	d1f9      	bne.n	800ea7c <rclc_executor_trigger_any+0x38>
 800ea88:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800ea8c:	e7ec      	b.n	800ea68 <rclc_executor_trigger_any+0x24>
 800ea8e:	685c      	ldr	r4, [r3, #4]
 800ea90:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800ea92:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800ea96:	d1f1      	bne.n	800ea7c <rclc_executor_trigger_any+0x38>
 800ea98:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	d1ed      	bne.n	800ea7c <rclc_executor_trigger_any+0x38>
 800eaa0:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800eaa4:	e7e0      	b.n	800ea68 <rclc_executor_trigger_any+0x24>
 800eaa6:	4770      	bx	lr
 800eaa8:	4770      	bx	lr
 800eaaa:	4608      	mov	r0, r1
 800eaac:	4770      	bx	lr
 800eaae:	bf00      	nop

0800eab0 <_rclc_execute>:
 800eab0:	2800      	cmp	r0, #0
 800eab2:	f000 80dc 	beq.w	800ec6e <_rclc_execute+0x1be>
 800eab6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eab8:	7843      	ldrb	r3, [r0, #1]
 800eaba:	b087      	sub	sp, #28
 800eabc:	4604      	mov	r4, r0
 800eabe:	b123      	cbz	r3, 800eaca <_rclc_execute+0x1a>
 800eac0:	2b01      	cmp	r3, #1
 800eac2:	d01c      	beq.n	800eafe <_rclc_execute+0x4e>
 800eac4:	2000      	movs	r0, #0
 800eac6:	b007      	add	sp, #28
 800eac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaca:	7803      	ldrb	r3, [r0, #0]
 800eacc:	2b08      	cmp	r3, #8
 800eace:	f000 80a0 	beq.w	800ec12 <_rclc_execute+0x162>
 800ead2:	2b09      	cmp	r3, #9
 800ead4:	d024      	beq.n	800eb20 <_rclc_execute+0x70>
 800ead6:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800eada:	2800      	cmp	r0, #0
 800eadc:	d0f2      	beq.n	800eac4 <_rclc_execute+0x14>
 800eade:	2b0a      	cmp	r3, #10
 800eae0:	f200 815a 	bhi.w	800ed98 <_rclc_execute+0x2e8>
 800eae4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eae8:	008e006f 	.word	0x008e006f
 800eaec:	006f007c 	.word	0x006f007c
 800eaf0:	00590073 	.word	0x00590073
 800eaf4:	00590059 	.word	0x00590059
 800eaf8:	01580158 	.word	0x01580158
 800eafc:	0079      	.short	0x0079
 800eafe:	7803      	ldrb	r3, [r0, #0]
 800eb00:	2b0a      	cmp	r3, #10
 800eb02:	f200 8149 	bhi.w	800ed98 <_rclc_execute+0x2e8>
 800eb06:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eb0a:	00f9      	.short	0x00f9
 800eb0c:	006b007b 	.word	0x006b007b
 800eb10:	0062005e 	.word	0x0062005e
 800eb14:	00480048 	.word	0x00480048
 800eb18:	01000048 	.word	0x01000048
 800eb1c:	00680102 	.word	0x00680102
 800eb20:	6840      	ldr	r0, [r0, #4]
 800eb22:	6a02      	ldr	r2, [r0, #32]
 800eb24:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800eb28:	2a00      	cmp	r2, #0
 800eb2a:	f040 80f3 	bne.w	800ed14 <_rclc_execute+0x264>
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d0c8      	beq.n	800eac4 <_rclc_execute+0x14>
 800eb32:	e003      	b.n	800eb3c <_rclc_execute+0x8c>
 800eb34:	6858      	ldr	r0, [r3, #4]
 800eb36:	f008 f98b 	bl	8016e50 <rclc_action_remove_used_goal_handle>
 800eb3a:	6860      	ldr	r0, [r4, #4]
 800eb3c:	f008 f9c2 	bl	8016ec4 <rclc_action_find_first_terminated_handle>
 800eb40:	4603      	mov	r3, r0
 800eb42:	4601      	mov	r1, r0
 800eb44:	2800      	cmp	r0, #0
 800eb46:	d1f5      	bne.n	800eb34 <_rclc_execute+0x84>
 800eb48:	6860      	ldr	r0, [r4, #4]
 800eb4a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800eb4e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	f000 80eb 	beq.w	800ed2e <_rclc_execute+0x27e>
 800eb58:	f241 0604 	movw	r6, #4100	@ 0x1004
 800eb5c:	2701      	movs	r7, #1
 800eb5e:	e007      	b.n	800eb70 <_rclc_execute+0xc0>
 800eb60:	4628      	mov	r0, r5
 800eb62:	f008 fa09 	bl	8016f78 <rclc_action_server_response_goal_request>
 800eb66:	6860      	ldr	r0, [r4, #4]
 800eb68:	4629      	mov	r1, r5
 800eb6a:	f008 f971 	bl	8016e50 <rclc_action_remove_used_goal_handle>
 800eb6e:	6860      	ldr	r0, [r4, #4]
 800eb70:	2100      	movs	r1, #0
 800eb72:	f008 f99b 	bl	8016eac <rclc_action_find_first_handle_by_status>
 800eb76:	4605      	mov	r5, r0
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	f000 80d5 	beq.w	800ed28 <_rclc_execute+0x278>
 800eb7e:	6863      	ldr	r3, [r4, #4]
 800eb80:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800eb82:	699b      	ldr	r3, [r3, #24]
 800eb84:	4798      	blx	r3
 800eb86:	42b0      	cmp	r0, r6
 800eb88:	f04f 0100 	mov.w	r1, #0
 800eb8c:	d1e8      	bne.n	800eb60 <_rclc_execute+0xb0>
 800eb8e:	2101      	movs	r1, #1
 800eb90:	4628      	mov	r0, r5
 800eb92:	f008 f9f1 	bl	8016f78 <rclc_action_server_response_goal_request>
 800eb96:	722f      	strb	r7, [r5, #8]
 800eb98:	e7e9      	b.n	800eb6e <_rclc_execute+0xbe>
 800eb9a:	2b06      	cmp	r3, #6
 800eb9c:	68a0      	ldr	r0, [r4, #8]
 800eb9e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800eba0:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800eba2:	f000 80bb 	beq.w	800ed1c <_rclc_execute+0x26c>
 800eba6:	2b07      	cmp	r3, #7
 800eba8:	f000 80f1 	beq.w	800ed8e <_rclc_execute+0x2de>
 800ebac:	47b0      	blx	r6
 800ebae:	f104 0510 	add.w	r5, r4, #16
 800ebb2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ebb4:	6860      	ldr	r0, [r4, #4]
 800ebb6:	4629      	mov	r1, r5
 800ebb8:	f006 f8ce 	bl	8014d58 <rcl_send_response>
 800ebbc:	2802      	cmp	r0, #2
 800ebbe:	d117      	bne.n	800ebf0 <_rclc_execute+0x140>
 800ebc0:	f000 fcfe 	bl	800f5c0 <rcutils_reset_error>
 800ebc4:	e77e      	b.n	800eac4 <_rclc_execute+0x14>
 800ebc6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ebc8:	68a0      	ldr	r0, [r4, #8]
 800ebca:	4798      	blx	r3
 800ebcc:	e77a      	b.n	800eac4 <_rclc_execute+0x14>
 800ebce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ebd0:	68a0      	ldr	r0, [r4, #8]
 800ebd2:	f104 0110 	add.w	r1, r4, #16
 800ebd6:	4798      	blx	r3
 800ebd8:	e774      	b.n	800eac4 <_rclc_execute+0x14>
 800ebda:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ebdc:	4798      	blx	r3
 800ebde:	e771      	b.n	800eac4 <_rclc_execute+0x14>
 800ebe0:	6860      	ldr	r0, [r4, #4]
 800ebe2:	f006 fd81 	bl	80156e8 <rcl_timer_call>
 800ebe6:	f240 3321 	movw	r3, #801	@ 0x321
 800ebea:	4298      	cmp	r0, r3
 800ebec:	f43f af6a 	beq.w	800eac4 <_rclc_execute+0x14>
 800ebf0:	2800      	cmp	r0, #0
 800ebf2:	f43f af68 	beq.w	800eac6 <_rclc_execute+0x16>
 800ebf6:	9005      	str	r0, [sp, #20]
 800ebf8:	f000 fce2 	bl	800f5c0 <rcutils_reset_error>
 800ebfc:	9805      	ldr	r0, [sp, #20]
 800ebfe:	e762      	b.n	800eac6 <_rclc_execute+0x16>
 800ec00:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ec04:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	d0e4      	beq.n	800ebd6 <_rclc_execute+0x126>
 800ec0c:	68a0      	ldr	r0, [r4, #8]
 800ec0e:	4798      	blx	r3
 800ec10:	e758      	b.n	800eac4 <_rclc_execute+0x14>
 800ec12:	6840      	ldr	r0, [r0, #4]
 800ec14:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ec16:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800ec1a:	d107      	bne.n	800ec2c <_rclc_execute+0x17c>
 800ec1c:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800ec20:	b923      	cbnz	r3, 800ec2c <_rclc_execute+0x17c>
 800ec22:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	f43f af4c 	beq.w	800eac4 <_rclc_execute+0x14>
 800ec2c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ec30:	b303      	cbz	r3, 800ec74 <_rclc_execute+0x1c4>
 800ec32:	2600      	movs	r6, #0
 800ec34:	2701      	movs	r7, #1
 800ec36:	e004      	b.n	800ec42 <_rclc_execute+0x192>
 800ec38:	f008 f8d4 	bl	8016de4 <rclc_action_send_result_request>
 800ec3c:	b990      	cbnz	r0, 800ec64 <_rclc_execute+0x1b4>
 800ec3e:	722f      	strb	r7, [r5, #8]
 800ec40:	6860      	ldr	r0, [r4, #4]
 800ec42:	f008 f981 	bl	8016f48 <rclc_action_find_first_handle_with_goal_response>
 800ec46:	4605      	mov	r5, r0
 800ec48:	b198      	cbz	r0, 800ec72 <_rclc_execute+0x1c2>
 800ec4a:	6863      	ldr	r3, [r4, #4]
 800ec4c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec4e:	699b      	ldr	r3, [r3, #24]
 800ec50:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800ec54:	f885 6020 	strb.w	r6, [r5, #32]
 800ec58:	4798      	blx	r3
 800ec5a:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800ec5e:	4628      	mov	r0, r5
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d1e9      	bne.n	800ec38 <_rclc_execute+0x188>
 800ec64:	6860      	ldr	r0, [r4, #4]
 800ec66:	4629      	mov	r1, r5
 800ec68:	f008 f8f2 	bl	8016e50 <rclc_action_remove_used_goal_handle>
 800ec6c:	e7e8      	b.n	800ec40 <_rclc_execute+0x190>
 800ec6e:	200b      	movs	r0, #11
 800ec70:	4770      	bx	lr
 800ec72:	6860      	ldr	r0, [r4, #4]
 800ec74:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800ec78:	b18b      	cbz	r3, 800ec9e <_rclc_execute+0x1ee>
 800ec7a:	68c5      	ldr	r5, [r0, #12]
 800ec7c:	b32d      	cbz	r5, 800ecca <_rclc_execute+0x21a>
 800ec7e:	2600      	movs	r6, #0
 800ec80:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800ec84:	b143      	cbz	r3, 800ec98 <_rclc_execute+0x1e8>
 800ec86:	69c3      	ldr	r3, [r0, #28]
 800ec88:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800ec8c:	b123      	cbz	r3, 800ec98 <_rclc_execute+0x1e8>
 800ec8e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800ec90:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec92:	4628      	mov	r0, r5
 800ec94:	4798      	blx	r3
 800ec96:	6860      	ldr	r0, [r4, #4]
 800ec98:	682d      	ldr	r5, [r5, #0]
 800ec9a:	2d00      	cmp	r5, #0
 800ec9c:	d1f0      	bne.n	800ec80 <_rclc_execute+0x1d0>
 800ec9e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800eca2:	b193      	cbz	r3, 800ecca <_rclc_execute+0x21a>
 800eca4:	68c5      	ldr	r5, [r0, #12]
 800eca6:	b185      	cbz	r5, 800ecca <_rclc_execute+0x21a>
 800eca8:	2600      	movs	r6, #0
 800ecaa:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800ecae:	b14b      	cbz	r3, 800ecc4 <_rclc_execute+0x214>
 800ecb0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800ecb2:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800ecb6:	b12b      	cbz	r3, 800ecc4 <_rclc_execute+0x214>
 800ecb8:	4628      	mov	r0, r5
 800ecba:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ecbc:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800ecc0:	4798      	blx	r3
 800ecc2:	6860      	ldr	r0, [r4, #4]
 800ecc4:	682d      	ldr	r5, [r5, #0]
 800ecc6:	2d00      	cmp	r5, #0
 800ecc8:	d1ef      	bne.n	800ecaa <_rclc_execute+0x1fa>
 800ecca:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	f43f aef8 	beq.w	800eac4 <_rclc_execute+0x14>
 800ecd4:	2700      	movs	r7, #0
 800ecd6:	e00b      	b.n	800ecf0 <_rclc_execute+0x240>
 800ecd8:	6863      	ldr	r3, [r4, #4]
 800ecda:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ecdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ecde:	6a1e      	ldr	r6, [r3, #32]
 800ece0:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800ece4:	47b0      	blx	r6
 800ece6:	6860      	ldr	r0, [r4, #4]
 800ece8:	4629      	mov	r1, r5
 800ecea:	f008 f8b1 	bl	8016e50 <rclc_action_remove_used_goal_handle>
 800ecee:	6860      	ldr	r0, [r4, #4]
 800ecf0:	f008 f936 	bl	8016f60 <rclc_action_find_first_handle_with_result_response>
 800ecf4:	4605      	mov	r5, r0
 800ecf6:	2800      	cmp	r0, #0
 800ecf8:	d1ee      	bne.n	800ecd8 <_rclc_execute+0x228>
 800ecfa:	e6e3      	b.n	800eac4 <_rclc_execute+0x14>
 800ecfc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ed00:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ed02:	2800      	cmp	r0, #0
 800ed04:	f43f af61 	beq.w	800ebca <_rclc_execute+0x11a>
 800ed08:	e75e      	b.n	800ebc8 <_rclc_execute+0x118>
 800ed0a:	6840      	ldr	r0, [r0, #4]
 800ed0c:	e78e      	b.n	800ec2c <_rclc_execute+0x17c>
 800ed0e:	6840      	ldr	r0, [r0, #4]
 800ed10:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	f43f af1a 	beq.w	800eb4e <_rclc_execute+0x9e>
 800ed1a:	e70f      	b.n	800eb3c <_rclc_execute+0x8c>
 800ed1c:	f104 0510 	add.w	r5, r4, #16
 800ed20:	460a      	mov	r2, r1
 800ed22:	4629      	mov	r1, r5
 800ed24:	47b0      	blx	r6
 800ed26:	e744      	b.n	800ebb2 <_rclc_execute+0x102>
 800ed28:	6860      	ldr	r0, [r4, #4]
 800ed2a:	f880 5020 	strb.w	r5, [r0, #32]
 800ed2e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	f43f aec6 	beq.w	800eac4 <_rclc_execute+0x14>
 800ed38:	68c5      	ldr	r5, [r0, #12]
 800ed3a:	b325      	cbz	r5, 800ed86 <_rclc_execute+0x2d6>
 800ed3c:	2602      	movs	r6, #2
 800ed3e:	e001      	b.n	800ed44 <_rclc_execute+0x294>
 800ed40:	682d      	ldr	r5, [r5, #0]
 800ed42:	b305      	cbz	r5, 800ed86 <_rclc_execute+0x2d6>
 800ed44:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ed48:	2b03      	cmp	r3, #3
 800ed4a:	d1f9      	bne.n	800ed40 <_rclc_execute+0x290>
 800ed4c:	69c3      	ldr	r3, [r0, #28]
 800ed4e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ed50:	4628      	mov	r0, r5
 800ed52:	4798      	blx	r3
 800ed54:	4603      	mov	r3, r0
 800ed56:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ed5a:	4628      	mov	r0, r5
 800ed5c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ed60:	b11b      	cbz	r3, 800ed6a <_rclc_execute+0x2ba>
 800ed62:	f008 f929 	bl	8016fb8 <rclc_action_server_goal_cancel_accept>
 800ed66:	6860      	ldr	r0, [r4, #4]
 800ed68:	e7ea      	b.n	800ed40 <_rclc_execute+0x290>
 800ed6a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ed6c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ed70:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ed74:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed78:	6860      	ldr	r0, [r4, #4]
 800ed7a:	2101      	movs	r1, #1
 800ed7c:	f008 f948 	bl	8017010 <rclc_action_server_goal_cancel_reject>
 800ed80:	722e      	strb	r6, [r5, #8]
 800ed82:	6860      	ldr	r0, [r4, #4]
 800ed84:	e7dc      	b.n	800ed40 <_rclc_execute+0x290>
 800ed86:	2300      	movs	r3, #0
 800ed88:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ed8c:	e69a      	b.n	800eac4 <_rclc_execute+0x14>
 800ed8e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ed90:	47b0      	blx	r6
 800ed92:	f104 0510 	add.w	r5, r4, #16
 800ed96:	e70c      	b.n	800ebb2 <_rclc_execute+0x102>
 800ed98:	2001      	movs	r0, #1
 800ed9a:	e694      	b.n	800eac6 <_rclc_execute+0x16>

0800ed9c <rclc_executor_get_zero_initialized_executor>:
 800ed9c:	b510      	push	{r4, lr}
 800ed9e:	4903      	ldr	r1, [pc, #12]	@ (800edac <rclc_executor_get_zero_initialized_executor+0x10>)
 800eda0:	4604      	mov	r4, r0
 800eda2:	2290      	movs	r2, #144	@ 0x90
 800eda4:	f00e f89d 	bl	801cee2 <memcpy>
 800eda8:	4620      	mov	r0, r4
 800edaa:	bd10      	pop	{r4, pc}
 800edac:	08020070 	.word	0x08020070

0800edb0 <rclc_executor_init>:
 800edb0:	2800      	cmp	r0, #0
 800edb2:	d05a      	beq.n	800ee6a <rclc_executor_init+0xba>
 800edb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edb8:	460d      	mov	r5, r1
 800edba:	b0b2      	sub	sp, #200	@ 0xc8
 800edbc:	2900      	cmp	r1, #0
 800edbe:	d050      	beq.n	800ee62 <rclc_executor_init+0xb2>
 800edc0:	4604      	mov	r4, r0
 800edc2:	4618      	mov	r0, r3
 800edc4:	4616      	mov	r6, r2
 800edc6:	461f      	mov	r7, r3
 800edc8:	f000 fbce 	bl	800f568 <rcutils_allocator_is_valid>
 800edcc:	2800      	cmp	r0, #0
 800edce:	d048      	beq.n	800ee62 <rclc_executor_init+0xb2>
 800edd0:	2e00      	cmp	r6, #0
 800edd2:	d046      	beq.n	800ee62 <rclc_executor_init+0xb2>
 800edd4:	492a      	ldr	r1, [pc, #168]	@ (800ee80 <rclc_executor_init+0xd0>)
 800edd6:	2290      	movs	r2, #144	@ 0x90
 800edd8:	a80e      	add	r0, sp, #56	@ 0x38
 800edda:	f00e f882 	bl	801cee2 <memcpy>
 800edde:	a90e      	add	r1, sp, #56	@ 0x38
 800ede0:	2290      	movs	r2, #144	@ 0x90
 800ede2:	4620      	mov	r0, r4
 800ede4:	f00e f87d 	bl	801cee2 <memcpy>
 800ede8:	6065      	str	r5, [r4, #4]
 800edea:	4668      	mov	r0, sp
 800edec:	60e6      	str	r6, [r4, #12]
 800edee:	466d      	mov	r5, sp
 800edf0:	f006 fd6c 	bl	80158cc <rcl_get_zero_initialized_wait_set>
 800edf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800edf6:	f104 0c18 	add.w	ip, r4, #24
 800edfa:	f8d7 8000 	ldr.w	r8, [r7]
 800edfe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee04:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ee0e:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800ee78 <rclc_executor_init+0xc8>
 800ee12:	682b      	ldr	r3, [r5, #0]
 800ee14:	f8cc 3000 	str.w	r3, [ip]
 800ee18:	6939      	ldr	r1, [r7, #16]
 800ee1a:	6167      	str	r7, [r4, #20]
 800ee1c:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800ee20:	01b0      	lsls	r0, r6, #6
 800ee22:	47c0      	blx	r8
 800ee24:	60a0      	str	r0, [r4, #8]
 800ee26:	b310      	cbz	r0, 800ee6e <rclc_executor_init+0xbe>
 800ee28:	2500      	movs	r5, #0
 800ee2a:	e000      	b.n	800ee2e <rclc_executor_init+0x7e>
 800ee2c:	68a0      	ldr	r0, [r4, #8]
 800ee2e:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800ee32:	4631      	mov	r1, r6
 800ee34:	3501      	adds	r5, #1
 800ee36:	f000 fa25 	bl	800f284 <rclc_executor_handle_init>
 800ee3a:	42ae      	cmp	r6, r5
 800ee3c:	d1f6      	bne.n	800ee2c <rclc_executor_init+0x7c>
 800ee3e:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800ee42:	f000 fa15 	bl	800f270 <rclc_executor_handle_counters_zero_init>
 800ee46:	490f      	ldr	r1, [pc, #60]	@ (800ee84 <rclc_executor_init+0xd4>)
 800ee48:	68a2      	ldr	r2, [r4, #8]
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800ee50:	b12a      	cbz	r2, 800ee5e <rclc_executor_init+0xae>
 800ee52:	6962      	ldr	r2, [r4, #20]
 800ee54:	b11a      	cbz	r2, 800ee5e <rclc_executor_init+0xae>
 800ee56:	68e2      	ldr	r2, [r4, #12]
 800ee58:	b10a      	cbz	r2, 800ee5e <rclc_executor_init+0xae>
 800ee5a:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800ee5e:	2000      	movs	r0, #0
 800ee60:	e000      	b.n	800ee64 <rclc_executor_init+0xb4>
 800ee62:	200b      	movs	r0, #11
 800ee64:	b032      	add	sp, #200	@ 0xc8
 800ee66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee6a:	200b      	movs	r0, #11
 800ee6c:	4770      	bx	lr
 800ee6e:	200a      	movs	r0, #10
 800ee70:	e7f8      	b.n	800ee64 <rclc_executor_init+0xb4>
 800ee72:	bf00      	nop
 800ee74:	f3af 8000 	nop.w
 800ee78:	3b9aca00 	.word	0x3b9aca00
 800ee7c:	00000000 	.word	0x00000000
 800ee80:	08020070 	.word	0x08020070
 800ee84:	0800ea45 	.word	0x0800ea45

0800ee88 <rclc_executor_add_subscription>:
 800ee88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee8a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800ee8e:	b338      	cbz	r0, 800eee0 <rclc_executor_add_subscription+0x58>
 800ee90:	b331      	cbz	r1, 800eee0 <rclc_executor_add_subscription+0x58>
 800ee92:	b32a      	cbz	r2, 800eee0 <rclc_executor_add_subscription+0x58>
 800ee94:	b323      	cbz	r3, 800eee0 <rclc_executor_add_subscription+0x58>
 800ee96:	4604      	mov	r4, r0
 800ee98:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800ee9c:	42a8      	cmp	r0, r5
 800ee9e:	d301      	bcc.n	800eea4 <rclc_executor_add_subscription+0x1c>
 800eea0:	2001      	movs	r0, #1
 800eea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eea4:	68a6      	ldr	r6, [r4, #8]
 800eea6:	0187      	lsls	r7, r0, #6
 800eea8:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800eeac:	2500      	movs	r5, #0
 800eeae:	55f5      	strb	r5, [r6, r7]
 800eeb0:	3001      	adds	r0, #1
 800eeb2:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800eeb6:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800eeba:	2301      	movs	r3, #1
 800eebc:	f104 0518 	add.w	r5, r4, #24
 800eec0:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800eec4:	f88c e001 	strb.w	lr, [ip, #1]
 800eec8:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800eecc:	6120      	str	r0, [r4, #16]
 800eece:	4628      	mov	r0, r5
 800eed0:	f006 fd10 	bl	80158f4 <rcl_wait_set_is_valid>
 800eed4:	b930      	cbnz	r0, 800eee4 <rclc_executor_add_subscription+0x5c>
 800eed6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800eed8:	3301      	adds	r3, #1
 800eeda:	2000      	movs	r0, #0
 800eedc:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800eede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eee0:	200b      	movs	r0, #11
 800eee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eee4:	4628      	mov	r0, r5
 800eee6:	f006 fd0b 	bl	8015900 <rcl_wait_set_fini>
 800eeea:	2800      	cmp	r0, #0
 800eeec:	d0f3      	beq.n	800eed6 <rclc_executor_add_subscription+0x4e>
 800eeee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eef0 <rclc_executor_add_timer>:
 800eef0:	b300      	cbz	r0, 800ef34 <rclc_executor_add_timer+0x44>
 800eef2:	b1f9      	cbz	r1, 800ef34 <rclc_executor_add_timer+0x44>
 800eef4:	b538      	push	{r3, r4, r5, lr}
 800eef6:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800eefa:	4293      	cmp	r3, r2
 800eefc:	4604      	mov	r4, r0
 800eefe:	d301      	bcc.n	800ef04 <rclc_executor_add_timer+0x14>
 800ef00:	2001      	movs	r0, #1
 800ef02:	bd38      	pop	{r3, r4, r5, pc}
 800ef04:	6880      	ldr	r0, [r0, #8]
 800ef06:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800ef0a:	019d      	lsls	r5, r3, #6
 800ef0c:	6051      	str	r1, [r2, #4]
 800ef0e:	2102      	movs	r1, #2
 800ef10:	5341      	strh	r1, [r0, r5]
 800ef12:	3301      	adds	r3, #1
 800ef14:	2000      	movs	r0, #0
 800ef16:	2101      	movs	r1, #1
 800ef18:	f104 0518 	add.w	r5, r4, #24
 800ef1c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800ef1e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800ef20:	4628      	mov	r0, r5
 800ef22:	6123      	str	r3, [r4, #16]
 800ef24:	f006 fce6 	bl	80158f4 <rcl_wait_set_is_valid>
 800ef28:	b930      	cbnz	r0, 800ef38 <rclc_executor_add_timer+0x48>
 800ef2a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800ef2c:	3301      	adds	r3, #1
 800ef2e:	2000      	movs	r0, #0
 800ef30:	6523      	str	r3, [r4, #80]	@ 0x50
 800ef32:	bd38      	pop	{r3, r4, r5, pc}
 800ef34:	200b      	movs	r0, #11
 800ef36:	4770      	bx	lr
 800ef38:	4628      	mov	r0, r5
 800ef3a:	f006 fce1 	bl	8015900 <rcl_wait_set_fini>
 800ef3e:	2800      	cmp	r0, #0
 800ef40:	d0f3      	beq.n	800ef2a <rclc_executor_add_timer+0x3a>
 800ef42:	bd38      	pop	{r3, r4, r5, pc}

0800ef44 <rclc_executor_prepare>:
 800ef44:	2800      	cmp	r0, #0
 800ef46:	d044      	beq.n	800efd2 <rclc_executor_prepare+0x8e>
 800ef48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef4a:	f100 0518 	add.w	r5, r0, #24
 800ef4e:	b09b      	sub	sp, #108	@ 0x6c
 800ef50:	4604      	mov	r4, r0
 800ef52:	4628      	mov	r0, r5
 800ef54:	f006 fcce 	bl	80158f4 <rcl_wait_set_is_valid>
 800ef58:	b110      	cbz	r0, 800ef60 <rclc_executor_prepare+0x1c>
 800ef5a:	2000      	movs	r0, #0
 800ef5c:	b01b      	add	sp, #108	@ 0x6c
 800ef5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef60:	4628      	mov	r0, r5
 800ef62:	f006 fccd 	bl	8015900 <rcl_wait_set_fini>
 800ef66:	2800      	cmp	r0, #0
 800ef68:	d130      	bne.n	800efcc <rclc_executor_prepare+0x88>
 800ef6a:	a80c      	add	r0, sp, #48	@ 0x30
 800ef6c:	f006 fcae 	bl	80158cc <rcl_get_zero_initialized_wait_set>
 800ef70:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ef74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef78:	46ae      	mov	lr, r5
 800ef7a:	6967      	ldr	r7, [r4, #20]
 800ef7c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef84:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef8c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef90:	f8dc 3000 	ldr.w	r3, [ip]
 800ef94:	f8ce 3000 	str.w	r3, [lr]
 800ef98:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ef9a:	ae04      	add	r6, sp, #16
 800ef9c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	6862      	ldr	r2, [r4, #4]
 800efa2:	6033      	str	r3, [r6, #0]
 800efa4:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800efa6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800efa8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800efac:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800efb0:	e9cd 2100 	strd	r2, r1, [sp]
 800efb4:	4628      	mov	r0, r5
 800efb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800efb8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800efba:	f006 ffd1 	bl	8015f60 <rcl_wait_set_init>
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d0cc      	beq.n	800ef5c <rclc_executor_prepare+0x18>
 800efc2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800efc4:	f000 fafc 	bl	800f5c0 <rcutils_reset_error>
 800efc8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800efca:	e7c7      	b.n	800ef5c <rclc_executor_prepare+0x18>
 800efcc:	f000 faf8 	bl	800f5c0 <rcutils_reset_error>
 800efd0:	e7cb      	b.n	800ef6a <rclc_executor_prepare+0x26>
 800efd2:	200b      	movs	r0, #11
 800efd4:	4770      	bx	lr
 800efd6:	bf00      	nop

0800efd8 <rclc_executor_spin_some>:
 800efd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efdc:	b083      	sub	sp, #12
 800efde:	2800      	cmp	r0, #0
 800efe0:	f000 8091 	beq.w	800f106 <rclc_executor_spin_some+0x12e>
 800efe4:	4604      	mov	r4, r0
 800efe6:	6840      	ldr	r0, [r0, #4]
 800efe8:	4690      	mov	r8, r2
 800efea:	4699      	mov	r9, r3
 800efec:	f005 f978 	bl	80142e0 <rcl_context_is_valid>
 800eff0:	2800      	cmp	r0, #0
 800eff2:	d037      	beq.n	800f064 <rclc_executor_spin_some+0x8c>
 800eff4:	4620      	mov	r0, r4
 800eff6:	f104 0718 	add.w	r7, r4, #24
 800effa:	f7ff ffa3 	bl	800ef44 <rclc_executor_prepare>
 800effe:	4638      	mov	r0, r7
 800f000:	f006 fd62 	bl	8015ac8 <rcl_wait_set_clear>
 800f004:	4606      	mov	r6, r0
 800f006:	2800      	cmp	r0, #0
 800f008:	d177      	bne.n	800f0fa <rclc_executor_spin_some+0x122>
 800f00a:	68e3      	ldr	r3, [r4, #12]
 800f00c:	4605      	mov	r5, r0
 800f00e:	b1eb      	cbz	r3, 800f04c <rclc_executor_spin_some+0x74>
 800f010:	68a1      	ldr	r1, [r4, #8]
 800f012:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800f016:	01aa      	lsls	r2, r5, #6
 800f018:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800f01c:	b1b3      	cbz	r3, 800f04c <rclc_executor_spin_some+0x74>
 800f01e:	5c8b      	ldrb	r3, [r1, r2]
 800f020:	2b0a      	cmp	r3, #10
 800f022:	d81f      	bhi.n	800f064 <rclc_executor_spin_some+0x8c>
 800f024:	e8df f003 	tbb	[pc, r3]
 800f028:	253e3434 	.word	0x253e3434
 800f02c:	06060625 	.word	0x06060625
 800f030:	525d      	.short	0x525d
 800f032:	48          	.byte	0x48
 800f033:	00          	.byte	0x00
 800f034:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f038:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f03c:	4638      	mov	r0, r7
 800f03e:	f007 f899 	bl	8016174 <rcl_wait_set_add_service>
 800f042:	b9f8      	cbnz	r0, 800f084 <rclc_executor_spin_some+0xac>
 800f044:	68e3      	ldr	r3, [r4, #12]
 800f046:	3501      	adds	r5, #1
 800f048:	42ab      	cmp	r3, r5
 800f04a:	d8e1      	bhi.n	800f010 <rclc_executor_spin_some+0x38>
 800f04c:	4642      	mov	r2, r8
 800f04e:	464b      	mov	r3, r9
 800f050:	4638      	mov	r0, r7
 800f052:	f007 f8bd 	bl	80161d0 <rcl_wait>
 800f056:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800f05a:	2d00      	cmp	r5, #0
 800f05c:	f000 80ab 	beq.w	800f1b6 <rclc_executor_spin_some+0x1de>
 800f060:	2d01      	cmp	r5, #1
 800f062:	d055      	beq.n	800f110 <rclc_executor_spin_some+0x138>
 800f064:	f000 faac 	bl	800f5c0 <rcutils_reset_error>
 800f068:	2601      	movs	r6, #1
 800f06a:	4630      	mov	r0, r6
 800f06c:	b003      	add	sp, #12
 800f06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f072:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f076:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f07a:	4638      	mov	r0, r7
 800f07c:	f007 f84e 	bl	801611c <rcl_wait_set_add_client>
 800f080:	2800      	cmp	r0, #0
 800f082:	d0df      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f084:	9001      	str	r0, [sp, #4]
 800f086:	f000 fa9b 	bl	800f5c0 <rcutils_reset_error>
 800f08a:	9801      	ldr	r0, [sp, #4]
 800f08c:	4606      	mov	r6, r0
 800f08e:	e7ec      	b.n	800f06a <rclc_executor_spin_some+0x92>
 800f090:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f094:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f098:	4638      	mov	r0, r7
 800f09a:	f006 fce9 	bl	8015a70 <rcl_wait_set_add_subscription>
 800f09e:	2800      	cmp	r0, #0
 800f0a0:	d0d0      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f0a2:	e7ef      	b.n	800f084 <rclc_executor_spin_some+0xac>
 800f0a4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f0a8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f0ac:	4638      	mov	r0, r7
 800f0ae:	f007 f805 	bl	80160bc <rcl_wait_set_add_timer>
 800f0b2:	2800      	cmp	r0, #0
 800f0b4:	d0c6      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f0b6:	e7e5      	b.n	800f084 <rclc_executor_spin_some+0xac>
 800f0b8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f0bc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f0c0:	4638      	mov	r0, r7
 800f0c2:	f006 ffcf 	bl	8016064 <rcl_wait_set_add_guard_condition>
 800f0c6:	2800      	cmp	r0, #0
 800f0c8:	d0bc      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f0ca:	e7db      	b.n	800f084 <rclc_executor_spin_some+0xac>
 800f0cc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f0d0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f0d4:	3110      	adds	r1, #16
 800f0d6:	4638      	mov	r0, r7
 800f0d8:	f007 fd98 	bl	8016c0c <rcl_action_wait_set_add_action_server>
 800f0dc:	2800      	cmp	r0, #0
 800f0de:	d0b1      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f0e0:	e7d0      	b.n	800f084 <rclc_executor_spin_some+0xac>
 800f0e2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f0ec:	3110      	adds	r1, #16
 800f0ee:	4638      	mov	r0, r7
 800f0f0:	f007 fb7a 	bl	80167e8 <rcl_action_wait_set_add_action_client>
 800f0f4:	2800      	cmp	r0, #0
 800f0f6:	d0a5      	beq.n	800f044 <rclc_executor_spin_some+0x6c>
 800f0f8:	e7c4      	b.n	800f084 <rclc_executor_spin_some+0xac>
 800f0fa:	f000 fa61 	bl	800f5c0 <rcutils_reset_error>
 800f0fe:	4630      	mov	r0, r6
 800f100:	b003      	add	sp, #12
 800f102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f106:	260b      	movs	r6, #11
 800f108:	4630      	mov	r0, r6
 800f10a:	b003      	add	sp, #12
 800f10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f110:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f114:	4663      	mov	r3, ip
 800f116:	4615      	mov	r5, r2
 800f118:	b1ca      	cbz	r2, 800f14e <rclc_executor_spin_some+0x176>
 800f11a:	2500      	movs	r5, #0
 800f11c:	46a8      	mov	r8, r5
 800f11e:	f240 1991 	movw	r9, #401	@ 0x191
 800f122:	e00c      	b.n	800f13e <rclc_executor_spin_some+0x166>
 800f124:	f7ff fad6 	bl	800e6d4 <_rclc_check_for_new_data>
 800f128:	f108 0801 	add.w	r8, r8, #1
 800f12c:	4605      	mov	r5, r0
 800f12e:	b108      	cbz	r0, 800f134 <rclc_executor_spin_some+0x15c>
 800f130:	4548      	cmp	r0, r9
 800f132:	d13e      	bne.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f134:	68e2      	ldr	r2, [r4, #12]
 800f136:	4590      	cmp	r8, r2
 800f138:	f080 808b 	bcs.w	800f252 <rclc_executor_spin_some+0x27a>
 800f13c:	68a3      	ldr	r3, [r4, #8]
 800f13e:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f142:	469c      	mov	ip, r3
 800f144:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f148:	4639      	mov	r1, r7
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d1ea      	bne.n	800f124 <rclc_executor_spin_some+0x14c>
 800f14e:	4611      	mov	r1, r2
 800f150:	4660      	mov	r0, ip
 800f152:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f156:	4798      	blx	r3
 800f158:	b358      	cbz	r0, 800f1b2 <rclc_executor_spin_some+0x1da>
 800f15a:	68e3      	ldr	r3, [r4, #12]
 800f15c:	b34b      	cbz	r3, 800f1b2 <rclc_executor_spin_some+0x1da>
 800f15e:	f04f 0800 	mov.w	r8, #0
 800f162:	f240 1991 	movw	r9, #401	@ 0x191
 800f166:	e00a      	b.n	800f17e <rclc_executor_spin_some+0x1a6>
 800f168:	f7ff fb02 	bl	800e770 <_rclc_take_new_data>
 800f16c:	f108 0801 	add.w	r8, r8, #1
 800f170:	4605      	mov	r5, r0
 800f172:	b108      	cbz	r0, 800f178 <rclc_executor_spin_some+0x1a0>
 800f174:	4548      	cmp	r0, r9
 800f176:	d11c      	bne.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f178:	68e3      	ldr	r3, [r4, #12]
 800f17a:	4598      	cmp	r8, r3
 800f17c:	d26f      	bcs.n	800f25e <rclc_executor_spin_some+0x286>
 800f17e:	68a3      	ldr	r3, [r4, #8]
 800f180:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f184:	4639      	mov	r1, r7
 800f186:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800f18a:	2a00      	cmp	r2, #0
 800f18c:	d1ec      	bne.n	800f168 <rclc_executor_spin_some+0x190>
 800f18e:	2700      	movs	r7, #0
 800f190:	e009      	b.n	800f1a6 <rclc_executor_spin_some+0x1ce>
 800f192:	f7ff fc8d 	bl	800eab0 <_rclc_execute>
 800f196:	3701      	adds	r7, #1
 800f198:	4605      	mov	r5, r0
 800f19a:	b950      	cbnz	r0, 800f1b2 <rclc_executor_spin_some+0x1da>
 800f19c:	68e3      	ldr	r3, [r4, #12]
 800f19e:	429f      	cmp	r7, r3
 800f1a0:	f4bf af63 	bcs.w	800f06a <rclc_executor_spin_some+0x92>
 800f1a4:	68a3      	ldr	r3, [r4, #8]
 800f1a6:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800f1aa:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d1ef      	bne.n	800f192 <rclc_executor_spin_some+0x1ba>
 800f1b2:	462e      	mov	r6, r5
 800f1b4:	e759      	b.n	800f06a <rclc_executor_spin_some+0x92>
 800f1b6:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f1ba:	4663      	mov	r3, ip
 800f1bc:	2a00      	cmp	r2, #0
 800f1be:	d054      	beq.n	800f26a <rclc_executor_spin_some+0x292>
 800f1c0:	46a8      	mov	r8, r5
 800f1c2:	f240 1991 	movw	r9, #401	@ 0x191
 800f1c6:	e00b      	b.n	800f1e0 <rclc_executor_spin_some+0x208>
 800f1c8:	f7ff fa84 	bl	800e6d4 <_rclc_check_for_new_data>
 800f1cc:	f108 0801 	add.w	r8, r8, #1
 800f1d0:	4605      	mov	r5, r0
 800f1d2:	b108      	cbz	r0, 800f1d8 <rclc_executor_spin_some+0x200>
 800f1d4:	4548      	cmp	r0, r9
 800f1d6:	d1ec      	bne.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f1d8:	68e2      	ldr	r2, [r4, #12]
 800f1da:	4590      	cmp	r8, r2
 800f1dc:	d23c      	bcs.n	800f258 <rclc_executor_spin_some+0x280>
 800f1de:	68a3      	ldr	r3, [r4, #8]
 800f1e0:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f1e4:	469c      	mov	ip, r3
 800f1e6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f1ea:	4639      	mov	r1, r7
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1eb      	bne.n	800f1c8 <rclc_executor_spin_some+0x1f0>
 800f1f0:	4611      	mov	r1, r2
 800f1f2:	4660      	mov	r0, ip
 800f1f4:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f1f8:	4798      	blx	r3
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	d0d9      	beq.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f1fe:	68e3      	ldr	r3, [r4, #12]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d0d6      	beq.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f204:	f04f 0a00 	mov.w	sl, #0
 800f208:	f240 1891 	movw	r8, #401	@ 0x191
 800f20c:	f240 2959 	movw	r9, #601	@ 0x259
 800f210:	e013      	b.n	800f23a <rclc_executor_spin_some+0x262>
 800f212:	f7ff faad 	bl	800e770 <_rclc_take_new_data>
 800f216:	b118      	cbz	r0, 800f220 <rclc_executor_spin_some+0x248>
 800f218:	4540      	cmp	r0, r8
 800f21a:	d001      	beq.n	800f220 <rclc_executor_spin_some+0x248>
 800f21c:	4548      	cmp	r0, r9
 800f21e:	d122      	bne.n	800f266 <rclc_executor_spin_some+0x28e>
 800f220:	68a0      	ldr	r0, [r4, #8]
 800f222:	4458      	add	r0, fp
 800f224:	f7ff fc44 	bl	800eab0 <_rclc_execute>
 800f228:	f10a 0a01 	add.w	sl, sl, #1
 800f22c:	4605      	mov	r5, r0
 800f22e:	2800      	cmp	r0, #0
 800f230:	d1bf      	bne.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f232:	68e3      	ldr	r3, [r4, #12]
 800f234:	459a      	cmp	sl, r3
 800f236:	f4bf af18 	bcs.w	800f06a <rclc_executor_spin_some+0x92>
 800f23a:	68a0      	ldr	r0, [r4, #8]
 800f23c:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800f240:	4639      	mov	r1, r7
 800f242:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f246:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d1e1      	bne.n	800f212 <rclc_executor_spin_some+0x23a>
 800f24e:	462e      	mov	r6, r5
 800f250:	e70b      	b.n	800f06a <rclc_executor_spin_some+0x92>
 800f252:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f256:	e77a      	b.n	800f14e <rclc_executor_spin_some+0x176>
 800f258:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f25c:	e7c8      	b.n	800f1f0 <rclc_executor_spin_some+0x218>
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d0a7      	beq.n	800f1b2 <rclc_executor_spin_some+0x1da>
 800f262:	68a3      	ldr	r3, [r4, #8]
 800f264:	e793      	b.n	800f18e <rclc_executor_spin_some+0x1b6>
 800f266:	4606      	mov	r6, r0
 800f268:	e6ff      	b.n	800f06a <rclc_executor_spin_some+0x92>
 800f26a:	4615      	mov	r5, r2
 800f26c:	e7c0      	b.n	800f1f0 <rclc_executor_spin_some+0x218>
 800f26e:	bf00      	nop

0800f270 <rclc_executor_handle_counters_zero_init>:
 800f270:	b130      	cbz	r0, 800f280 <rclc_executor_handle_counters_zero_init+0x10>
 800f272:	b508      	push	{r3, lr}
 800f274:	2220      	movs	r2, #32
 800f276:	2100      	movs	r1, #0
 800f278:	f00d fcfa 	bl	801cc70 <memset>
 800f27c:	2000      	movs	r0, #0
 800f27e:	bd08      	pop	{r3, pc}
 800f280:	200b      	movs	r0, #11
 800f282:	4770      	bx	lr

0800f284 <rclc_executor_handle_init>:
 800f284:	b158      	cbz	r0, 800f29e <rclc_executor_handle_init+0x1a>
 800f286:	2300      	movs	r3, #0
 800f288:	220b      	movs	r2, #11
 800f28a:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800f28e:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800f292:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800f296:	8002      	strh	r2, [r0, #0]
 800f298:	8703      	strh	r3, [r0, #56]	@ 0x38
 800f29a:	4618      	mov	r0, r3
 800f29c:	4770      	bx	lr
 800f29e:	200b      	movs	r0, #11
 800f2a0:	4770      	bx	lr
 800f2a2:	bf00      	nop

0800f2a4 <rclc_support_init>:
 800f2a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2a8:	b086      	sub	sp, #24
 800f2aa:	b3b8      	cbz	r0, 800f31c <rclc_support_init+0x78>
 800f2ac:	461c      	mov	r4, r3
 800f2ae:	b3ab      	cbz	r3, 800f31c <rclc_support_init+0x78>
 800f2b0:	460f      	mov	r7, r1
 800f2b2:	4690      	mov	r8, r2
 800f2b4:	4606      	mov	r6, r0
 800f2b6:	f005 f97d 	bl	80145b4 <rcl_get_zero_initialized_init_options>
 800f2ba:	f104 030c 	add.w	r3, r4, #12
 800f2be:	9005      	str	r0, [sp, #20]
 800f2c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f2c4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f2c8:	a805      	add	r0, sp, #20
 800f2ca:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800f2ce:	f005 f973 	bl	80145b8 <rcl_init_options_init>
 800f2d2:	4605      	mov	r5, r0
 800f2d4:	b9e0      	cbnz	r0, 800f310 <rclc_support_init+0x6c>
 800f2d6:	ad02      	add	r5, sp, #8
 800f2d8:	4628      	mov	r0, r5
 800f2da:	f004 fffd 	bl	80142d8 <rcl_get_zero_initialized_context>
 800f2de:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f2e2:	4633      	mov	r3, r6
 800f2e4:	e886 0003 	stmia.w	r6, {r0, r1}
 800f2e8:	aa05      	add	r2, sp, #20
 800f2ea:	4641      	mov	r1, r8
 800f2ec:	4638      	mov	r0, r7
 800f2ee:	f005 f85d 	bl	80143ac <rcl_init>
 800f2f2:	4605      	mov	r5, r0
 800f2f4:	b9b8      	cbnz	r0, 800f326 <rclc_support_init+0x82>
 800f2f6:	60b4      	str	r4, [r6, #8]
 800f2f8:	4622      	mov	r2, r4
 800f2fa:	f106 010c 	add.w	r1, r6, #12
 800f2fe:	2003      	movs	r0, #3
 800f300:	f005 ff3a 	bl	8015178 <rcl_clock_init>
 800f304:	4605      	mov	r5, r0
 800f306:	b970      	cbnz	r0, 800f326 <rclc_support_init+0x82>
 800f308:	a805      	add	r0, sp, #20
 800f30a:	f005 f9b1 	bl	8014670 <rcl_init_options_fini>
 800f30e:	b108      	cbz	r0, 800f314 <rclc_support_init+0x70>
 800f310:	f000 f956 	bl	800f5c0 <rcutils_reset_error>
 800f314:	4628      	mov	r0, r5
 800f316:	b006      	add	sp, #24
 800f318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f31c:	250b      	movs	r5, #11
 800f31e:	4628      	mov	r0, r5
 800f320:	b006      	add	sp, #24
 800f322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f326:	f000 f94b 	bl	800f5c0 <rcutils_reset_error>
 800f32a:	a805      	add	r0, sp, #20
 800f32c:	f005 f9a0 	bl	8014670 <rcl_init_options_fini>
 800f330:	2800      	cmp	r0, #0
 800f332:	d0ef      	beq.n	800f314 <rclc_support_init+0x70>
 800f334:	e7ec      	b.n	800f310 <rclc_support_init+0x6c>
 800f336:	bf00      	nop

0800f338 <rclc_node_init_default>:
 800f338:	b3b8      	cbz	r0, 800f3aa <rclc_node_init_default+0x72>
 800f33a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f33e:	460d      	mov	r5, r1
 800f340:	b0a1      	sub	sp, #132	@ 0x84
 800f342:	b329      	cbz	r1, 800f390 <rclc_node_init_default+0x58>
 800f344:	4616      	mov	r6, r2
 800f346:	b31a      	cbz	r2, 800f390 <rclc_node_init_default+0x58>
 800f348:	461f      	mov	r7, r3
 800f34a:	b30b      	cbz	r3, 800f390 <rclc_node_init_default+0x58>
 800f34c:	f10d 0810 	add.w	r8, sp, #16
 800f350:	4604      	mov	r4, r0
 800f352:	4640      	mov	r0, r8
 800f354:	f005 fa12 	bl	801477c <rcl_get_zero_initialized_node>
 800f358:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f35c:	f10d 0918 	add.w	r9, sp, #24
 800f360:	e884 0003 	stmia.w	r4, {r0, r1}
 800f364:	4648      	mov	r0, r9
 800f366:	f005 fbb1 	bl	8014acc <rcl_node_get_default_options>
 800f36a:	4640      	mov	r0, r8
 800f36c:	f005 fa06 	bl	801477c <rcl_get_zero_initialized_node>
 800f370:	f8cd 9000 	str.w	r9, [sp]
 800f374:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f378:	463b      	mov	r3, r7
 800f37a:	e884 0003 	stmia.w	r4, {r0, r1}
 800f37e:	4632      	mov	r2, r6
 800f380:	4629      	mov	r1, r5
 800f382:	4620      	mov	r0, r4
 800f384:	f005 fa04 	bl	8014790 <rcl_node_init>
 800f388:	b930      	cbnz	r0, 800f398 <rclc_node_init_default+0x60>
 800f38a:	b021      	add	sp, #132	@ 0x84
 800f38c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f390:	200b      	movs	r0, #11
 800f392:	b021      	add	sp, #132	@ 0x84
 800f394:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f398:	9003      	str	r0, [sp, #12]
 800f39a:	f000 f911 	bl	800f5c0 <rcutils_reset_error>
 800f39e:	f000 f90f 	bl	800f5c0 <rcutils_reset_error>
 800f3a2:	9803      	ldr	r0, [sp, #12]
 800f3a4:	b021      	add	sp, #132	@ 0x84
 800f3a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3aa:	200b      	movs	r0, #11
 800f3ac:	4770      	bx	lr
 800f3ae:	bf00      	nop

0800f3b0 <rclc_publisher_init_default>:
 800f3b0:	b368      	cbz	r0, 800f40e <rclc_publisher_init_default+0x5e>
 800f3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3b6:	460d      	mov	r5, r1
 800f3b8:	b0a0      	sub	sp, #128	@ 0x80
 800f3ba:	b321      	cbz	r1, 800f406 <rclc_publisher_init_default+0x56>
 800f3bc:	4616      	mov	r6, r2
 800f3be:	b312      	cbz	r2, 800f406 <rclc_publisher_init_default+0x56>
 800f3c0:	461f      	mov	r7, r3
 800f3c2:	b303      	cbz	r3, 800f406 <rclc_publisher_init_default+0x56>
 800f3c4:	4604      	mov	r4, r0
 800f3c6:	f7ff f875 	bl	800e4b4 <rcl_get_zero_initialized_publisher>
 800f3ca:	f10d 0810 	add.w	r8, sp, #16
 800f3ce:	6020      	str	r0, [r4, #0]
 800f3d0:	4640      	mov	r0, r8
 800f3d2:	f7ff f90d 	bl	800e5f0 <rcl_publisher_get_default_options>
 800f3d6:	490f      	ldr	r1, [pc, #60]	@ (800f414 <rclc_publisher_init_default+0x64>)
 800f3d8:	2250      	movs	r2, #80	@ 0x50
 800f3da:	4640      	mov	r0, r8
 800f3dc:	f00d fd81 	bl	801cee2 <memcpy>
 800f3e0:	f8cd 8000 	str.w	r8, [sp]
 800f3e4:	463b      	mov	r3, r7
 800f3e6:	4632      	mov	r2, r6
 800f3e8:	4629      	mov	r1, r5
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	f7ff f868 	bl	800e4c0 <rcl_publisher_init>
 800f3f0:	b910      	cbnz	r0, 800f3f8 <rclc_publisher_init_default+0x48>
 800f3f2:	b020      	add	sp, #128	@ 0x80
 800f3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f8:	9003      	str	r0, [sp, #12]
 800f3fa:	f000 f8e1 	bl	800f5c0 <rcutils_reset_error>
 800f3fe:	9803      	ldr	r0, [sp, #12]
 800f400:	b020      	add	sp, #128	@ 0x80
 800f402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f406:	200b      	movs	r0, #11
 800f408:	b020      	add	sp, #128	@ 0x80
 800f40a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f40e:	200b      	movs	r0, #11
 800f410:	4770      	bx	lr
 800f412:	bf00      	nop
 800f414:	08020100 	.word	0x08020100

0800f418 <rclc_subscription_init_default>:
 800f418:	b368      	cbz	r0, 800f476 <rclc_subscription_init_default+0x5e>
 800f41a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f41e:	460d      	mov	r5, r1
 800f420:	b0a2      	sub	sp, #136	@ 0x88
 800f422:	b321      	cbz	r1, 800f46e <rclc_subscription_init_default+0x56>
 800f424:	4616      	mov	r6, r2
 800f426:	b312      	cbz	r2, 800f46e <rclc_subscription_init_default+0x56>
 800f428:	461f      	mov	r7, r3
 800f42a:	b303      	cbz	r3, 800f46e <rclc_subscription_init_default+0x56>
 800f42c:	4604      	mov	r4, r0
 800f42e:	f005 fd57 	bl	8014ee0 <rcl_get_zero_initialized_subscription>
 800f432:	f10d 0810 	add.w	r8, sp, #16
 800f436:	6020      	str	r0, [r4, #0]
 800f438:	4640      	mov	r0, r8
 800f43a:	f005 fdff 	bl	801503c <rcl_subscription_get_default_options>
 800f43e:	490f      	ldr	r1, [pc, #60]	@ (800f47c <rclc_subscription_init_default+0x64>)
 800f440:	2250      	movs	r2, #80	@ 0x50
 800f442:	4640      	mov	r0, r8
 800f444:	f00d fd4d 	bl	801cee2 <memcpy>
 800f448:	f8cd 8000 	str.w	r8, [sp]
 800f44c:	463b      	mov	r3, r7
 800f44e:	4632      	mov	r2, r6
 800f450:	4629      	mov	r1, r5
 800f452:	4620      	mov	r0, r4
 800f454:	f005 fd4a 	bl	8014eec <rcl_subscription_init>
 800f458:	b910      	cbnz	r0, 800f460 <rclc_subscription_init_default+0x48>
 800f45a:	b022      	add	sp, #136	@ 0x88
 800f45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f460:	9003      	str	r0, [sp, #12]
 800f462:	f000 f8ad 	bl	800f5c0 <rcutils_reset_error>
 800f466:	9803      	ldr	r0, [sp, #12]
 800f468:	b022      	add	sp, #136	@ 0x88
 800f46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f46e:	200b      	movs	r0, #11
 800f470:	b022      	add	sp, #136	@ 0x88
 800f472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f476:	200b      	movs	r0, #11
 800f478:	4770      	bx	lr
 800f47a:	bf00      	nop
 800f47c:	08020150 	.word	0x08020150

0800f480 <rclc_timer_init_default2>:
 800f480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f484:	b08c      	sub	sp, #48	@ 0x30
 800f486:	f89d 404c 	ldrb.w	r4, [sp, #76]	@ 0x4c
 800f48a:	b330      	cbz	r0, 800f4da <rclc_timer_init_default2+0x5a>
 800f48c:	460e      	mov	r6, r1
 800f48e:	b321      	cbz	r1, 800f4da <rclc_timer_init_default2+0x5a>
 800f490:	4690      	mov	r8, r2
 800f492:	461f      	mov	r7, r3
 800f494:	4605      	mov	r5, r0
 800f496:	f006 f84f 	bl	8015538 <rcl_get_zero_initialized_timer>
 800f49a:	9408      	str	r4, [sp, #32]
 800f49c:	68b4      	ldr	r4, [r6, #8]
 800f49e:	6028      	str	r0, [r5, #0]
 800f4a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4a2:	f10d 0c0c 	add.w	ip, sp, #12
 800f4a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4aa:	6823      	ldr	r3, [r4, #0]
 800f4ac:	f8cc 3000 	str.w	r3, [ip]
 800f4b0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f4b2:	9302      	str	r3, [sp, #8]
 800f4b4:	e9cd 8700 	strd	r8, r7, [sp]
 800f4b8:	4628      	mov	r0, r5
 800f4ba:	4632      	mov	r2, r6
 800f4bc:	f106 010c 	add.w	r1, r6, #12
 800f4c0:	f006 f842 	bl	8015548 <rcl_timer_init2>
 800f4c4:	b910      	cbnz	r0, 800f4cc <rclc_timer_init_default2+0x4c>
 800f4c6:	b00c      	add	sp, #48	@ 0x30
 800f4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f4ce:	f000 f877 	bl	800f5c0 <rcutils_reset_error>
 800f4d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f4d4:	b00c      	add	sp, #48	@ 0x30
 800f4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4da:	200b      	movs	r0, #11
 800f4dc:	b00c      	add	sp, #48	@ 0x30
 800f4de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4e2:	bf00      	nop

0800f4e4 <__default_zero_allocate>:
 800f4e4:	f00c be76 	b.w	801c1d4 <calloc>

0800f4e8 <__default_reallocate>:
 800f4e8:	f00d b814 	b.w	801c514 <realloc>

0800f4ec <__default_deallocate>:
 800f4ec:	f00c bef0 	b.w	801c2d0 <free>

0800f4f0 <__default_allocate>:
 800f4f0:	f00c bee6 	b.w	801c2c0 <malloc>

0800f4f4 <rcutils_get_zero_initialized_allocator>:
 800f4f4:	b510      	push	{r4, lr}
 800f4f6:	4c05      	ldr	r4, [pc, #20]	@ (800f50c <rcutils_get_zero_initialized_allocator+0x18>)
 800f4f8:	4686      	mov	lr, r0
 800f4fa:	4684      	mov	ip, r0
 800f4fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f502:	6823      	ldr	r3, [r4, #0]
 800f504:	f8cc 3000 	str.w	r3, [ip]
 800f508:	4670      	mov	r0, lr
 800f50a:	bd10      	pop	{r4, pc}
 800f50c:	080201a0 	.word	0x080201a0

0800f510 <rcutils_get_default_allocator>:
 800f510:	b510      	push	{r4, lr}
 800f512:	4c05      	ldr	r4, [pc, #20]	@ (800f528 <rcutils_get_default_allocator+0x18>)
 800f514:	4686      	mov	lr, r0
 800f516:	4684      	mov	ip, r0
 800f518:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f51a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f51e:	6823      	ldr	r3, [r4, #0]
 800f520:	f8cc 3000 	str.w	r3, [ip]
 800f524:	4670      	mov	r0, lr
 800f526:	bd10      	pop	{r4, pc}
 800f528:	200003f0 	.word	0x200003f0

0800f52c <rcutils_set_default_allocator>:
 800f52c:	b1a8      	cbz	r0, 800f55a <rcutils_set_default_allocator+0x2e>
 800f52e:	6802      	ldr	r2, [r0, #0]
 800f530:	b1a2      	cbz	r2, 800f55c <rcutils_set_default_allocator+0x30>
 800f532:	6841      	ldr	r1, [r0, #4]
 800f534:	b1a1      	cbz	r1, 800f560 <rcutils_set_default_allocator+0x34>
 800f536:	b410      	push	{r4}
 800f538:	68c4      	ldr	r4, [r0, #12]
 800f53a:	b164      	cbz	r4, 800f556 <rcutils_set_default_allocator+0x2a>
 800f53c:	6880      	ldr	r0, [r0, #8]
 800f53e:	b138      	cbz	r0, 800f550 <rcutils_set_default_allocator+0x24>
 800f540:	4b08      	ldr	r3, [pc, #32]	@ (800f564 <rcutils_set_default_allocator+0x38>)
 800f542:	601a      	str	r2, [r3, #0]
 800f544:	2200      	movs	r2, #0
 800f546:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800f54a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800f54e:	2001      	movs	r0, #1
 800f550:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f554:	4770      	bx	lr
 800f556:	4620      	mov	r0, r4
 800f558:	e7fa      	b.n	800f550 <rcutils_set_default_allocator+0x24>
 800f55a:	4770      	bx	lr
 800f55c:	4610      	mov	r0, r2
 800f55e:	4770      	bx	lr
 800f560:	4608      	mov	r0, r1
 800f562:	4770      	bx	lr
 800f564:	200003f0 	.word	0x200003f0

0800f568 <rcutils_allocator_is_valid>:
 800f568:	b158      	cbz	r0, 800f582 <rcutils_allocator_is_valid+0x1a>
 800f56a:	6803      	ldr	r3, [r0, #0]
 800f56c:	b143      	cbz	r3, 800f580 <rcutils_allocator_is_valid+0x18>
 800f56e:	6843      	ldr	r3, [r0, #4]
 800f570:	b133      	cbz	r3, 800f580 <rcutils_allocator_is_valid+0x18>
 800f572:	68c3      	ldr	r3, [r0, #12]
 800f574:	b123      	cbz	r3, 800f580 <rcutils_allocator_is_valid+0x18>
 800f576:	6880      	ldr	r0, [r0, #8]
 800f578:	3800      	subs	r0, #0
 800f57a:	bf18      	it	ne
 800f57c:	2001      	movne	r0, #1
 800f57e:	4770      	bx	lr
 800f580:	4618      	mov	r0, r3
 800f582:	4770      	bx	lr

0800f584 <rcutils_error_is_set>:
 800f584:	4b01      	ldr	r3, [pc, #4]	@ (800f58c <rcutils_error_is_set+0x8>)
 800f586:	7818      	ldrb	r0, [r3, #0]
 800f588:	4770      	bx	lr
 800f58a:	bf00      	nop
 800f58c:	2000c670 	.word	0x2000c670

0800f590 <rcutils_get_error_string>:
 800f590:	4b06      	ldr	r3, [pc, #24]	@ (800f5ac <rcutils_get_error_string+0x1c>)
 800f592:	781b      	ldrb	r3, [r3, #0]
 800f594:	b13b      	cbz	r3, 800f5a6 <rcutils_get_error_string+0x16>
 800f596:	4b06      	ldr	r3, [pc, #24]	@ (800f5b0 <rcutils_get_error_string+0x20>)
 800f598:	781a      	ldrb	r2, [r3, #0]
 800f59a:	b90a      	cbnz	r2, 800f5a0 <rcutils_get_error_string+0x10>
 800f59c:	2201      	movs	r2, #1
 800f59e:	701a      	strb	r2, [r3, #0]
 800f5a0:	4b04      	ldr	r3, [pc, #16]	@ (800f5b4 <rcutils_get_error_string+0x24>)
 800f5a2:	7818      	ldrb	r0, [r3, #0]
 800f5a4:	4770      	bx	lr
 800f5a6:	4b04      	ldr	r3, [pc, #16]	@ (800f5b8 <rcutils_get_error_string+0x28>)
 800f5a8:	7818      	ldrb	r0, [r3, #0]
 800f5aa:	4770      	bx	lr
 800f5ac:	2000c670 	.word	0x2000c670
 800f5b0:	2000c675 	.word	0x2000c675
 800f5b4:	2000c674 	.word	0x2000c674
 800f5b8:	0801f840 	.word	0x0801f840
 800f5bc:	00000000 	.word	0x00000000

0800f5c0 <rcutils_reset_error>:
 800f5c0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800f5e0 <rcutils_reset_error+0x20>
 800f5c4:	4a08      	ldr	r2, [pc, #32]	@ (800f5e8 <rcutils_reset_error+0x28>)
 800f5c6:	4809      	ldr	r0, [pc, #36]	@ (800f5ec <rcutils_reset_error+0x2c>)
 800f5c8:	4909      	ldr	r1, [pc, #36]	@ (800f5f0 <rcutils_reset_error+0x30>)
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	8013      	strh	r3, [r2, #0]
 800f5ce:	ed82 7b02 	vstr	d7, [r2, #8]
 800f5d2:	4a08      	ldr	r2, [pc, #32]	@ (800f5f4 <rcutils_reset_error+0x34>)
 800f5d4:	7003      	strb	r3, [r0, #0]
 800f5d6:	700b      	strb	r3, [r1, #0]
 800f5d8:	7013      	strb	r3, [r2, #0]
 800f5da:	4770      	bx	lr
 800f5dc:	f3af 8000 	nop.w
	...
 800f5e8:	2000c678 	.word	0x2000c678
 800f5ec:	2000c675 	.word	0x2000c675
 800f5f0:	2000c674 	.word	0x2000c674
 800f5f4:	2000c670 	.word	0x2000c670

0800f5f8 <rcutils_system_time_now>:
 800f5f8:	b318      	cbz	r0, 800f642 <rcutils_system_time_now+0x4a>
 800f5fa:	b570      	push	{r4, r5, r6, lr}
 800f5fc:	b084      	sub	sp, #16
 800f5fe:	4604      	mov	r4, r0
 800f600:	4669      	mov	r1, sp
 800f602:	2001      	movs	r0, #1
 800f604:	f7f2 fd40 	bl	8002088 <clock_gettime>
 800f608:	2800      	cmp	r0, #0
 800f60a:	db17      	blt.n	800f63c <rcutils_system_time_now+0x44>
 800f60c:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f610:	2900      	cmp	r1, #0
 800f612:	db13      	blt.n	800f63c <rcutils_system_time_now+0x44>
 800f614:	9d02      	ldr	r5, [sp, #8]
 800f616:	2d00      	cmp	r5, #0
 800f618:	db0d      	blt.n	800f636 <rcutils_system_time_now+0x3e>
 800f61a:	4e0b      	ldr	r6, [pc, #44]	@ (800f648 <rcutils_system_time_now+0x50>)
 800f61c:	fba3 3206 	umull	r3, r2, r3, r6
 800f620:	195b      	adds	r3, r3, r5
 800f622:	fb06 2201 	mla	r2, r6, r1, r2
 800f626:	f04f 0000 	mov.w	r0, #0
 800f62a:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f62e:	e9c4 3200 	strd	r3, r2, [r4]
 800f632:	b004      	add	sp, #16
 800f634:	bd70      	pop	{r4, r5, r6, pc}
 800f636:	ea53 0201 	orrs.w	r2, r3, r1
 800f63a:	d1ee      	bne.n	800f61a <rcutils_system_time_now+0x22>
 800f63c:	2002      	movs	r0, #2
 800f63e:	b004      	add	sp, #16
 800f640:	bd70      	pop	{r4, r5, r6, pc}
 800f642:	200b      	movs	r0, #11
 800f644:	4770      	bx	lr
 800f646:	bf00      	nop
 800f648:	3b9aca00 	.word	0x3b9aca00

0800f64c <rcutils_steady_time_now>:
 800f64c:	b318      	cbz	r0, 800f696 <rcutils_steady_time_now+0x4a>
 800f64e:	b570      	push	{r4, r5, r6, lr}
 800f650:	b084      	sub	sp, #16
 800f652:	4604      	mov	r4, r0
 800f654:	4669      	mov	r1, sp
 800f656:	2000      	movs	r0, #0
 800f658:	f7f2 fd16 	bl	8002088 <clock_gettime>
 800f65c:	2800      	cmp	r0, #0
 800f65e:	db17      	blt.n	800f690 <rcutils_steady_time_now+0x44>
 800f660:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f664:	2900      	cmp	r1, #0
 800f666:	db13      	blt.n	800f690 <rcutils_steady_time_now+0x44>
 800f668:	9d02      	ldr	r5, [sp, #8]
 800f66a:	2d00      	cmp	r5, #0
 800f66c:	db0d      	blt.n	800f68a <rcutils_steady_time_now+0x3e>
 800f66e:	4e0b      	ldr	r6, [pc, #44]	@ (800f69c <rcutils_steady_time_now+0x50>)
 800f670:	fba3 3206 	umull	r3, r2, r3, r6
 800f674:	195b      	adds	r3, r3, r5
 800f676:	fb06 2201 	mla	r2, r6, r1, r2
 800f67a:	f04f 0000 	mov.w	r0, #0
 800f67e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f682:	e9c4 3200 	strd	r3, r2, [r4]
 800f686:	b004      	add	sp, #16
 800f688:	bd70      	pop	{r4, r5, r6, pc}
 800f68a:	ea53 0201 	orrs.w	r2, r3, r1
 800f68e:	d1ee      	bne.n	800f66e <rcutils_steady_time_now+0x22>
 800f690:	2002      	movs	r0, #2
 800f692:	b004      	add	sp, #16
 800f694:	bd70      	pop	{r4, r5, r6, pc}
 800f696:	200b      	movs	r0, #11
 800f698:	4770      	bx	lr
 800f69a:	bf00      	nop
 800f69c:	3b9aca00 	.word	0x3b9aca00

0800f6a0 <rmw_get_default_publisher_options>:
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	6002      	str	r2, [r0, #0]
 800f6a4:	7102      	strb	r2, [r0, #4]
 800f6a6:	4770      	bx	lr

0800f6a8 <rmw_uros_set_custom_transport>:
 800f6a8:	b470      	push	{r4, r5, r6}
 800f6aa:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f6ae:	b162      	cbz	r2, 800f6ca <rmw_uros_set_custom_transport+0x22>
 800f6b0:	b15b      	cbz	r3, 800f6ca <rmw_uros_set_custom_transport+0x22>
 800f6b2:	b155      	cbz	r5, 800f6ca <rmw_uros_set_custom_transport+0x22>
 800f6b4:	b14e      	cbz	r6, 800f6ca <rmw_uros_set_custom_transport+0x22>
 800f6b6:	4c06      	ldr	r4, [pc, #24]	@ (800f6d0 <rmw_uros_set_custom_transport+0x28>)
 800f6b8:	7020      	strb	r0, [r4, #0]
 800f6ba:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f6be:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f6c2:	6166      	str	r6, [r4, #20]
 800f6c4:	2000      	movs	r0, #0
 800f6c6:	bc70      	pop	{r4, r5, r6}
 800f6c8:	4770      	bx	lr
 800f6ca:	200b      	movs	r0, #11
 800f6cc:	bc70      	pop	{r4, r5, r6}
 800f6ce:	4770      	bx	lr
 800f6d0:	2000c688 	.word	0x2000c688

0800f6d4 <flush_session>:
 800f6d4:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800f6d6:	f002 bc17 	b.w	8011f08 <uxr_run_session_until_confirm_delivery>
 800f6da:	bf00      	nop

0800f6dc <rmw_publish>:
 800f6dc:	2800      	cmp	r0, #0
 800f6de:	d053      	beq.n	800f788 <rmw_publish+0xac>
 800f6e0:	b570      	push	{r4, r5, r6, lr}
 800f6e2:	460d      	mov	r5, r1
 800f6e4:	b08e      	sub	sp, #56	@ 0x38
 800f6e6:	2900      	cmp	r1, #0
 800f6e8:	d04b      	beq.n	800f782 <rmw_publish+0xa6>
 800f6ea:	4604      	mov	r4, r0
 800f6ec:	6800      	ldr	r0, [r0, #0]
 800f6ee:	f000 fd17 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 800f6f2:	2800      	cmp	r0, #0
 800f6f4:	d045      	beq.n	800f782 <rmw_publish+0xa6>
 800f6f6:	6866      	ldr	r6, [r4, #4]
 800f6f8:	2e00      	cmp	r6, #0
 800f6fa:	d042      	beq.n	800f782 <rmw_publish+0xa6>
 800f6fc:	69b4      	ldr	r4, [r6, #24]
 800f6fe:	4628      	mov	r0, r5
 800f700:	6923      	ldr	r3, [r4, #16]
 800f702:	4798      	blx	r3
 800f704:	69f3      	ldr	r3, [r6, #28]
 800f706:	9005      	str	r0, [sp, #20]
 800f708:	b113      	cbz	r3, 800f710 <rmw_publish+0x34>
 800f70a:	a805      	add	r0, sp, #20
 800f70c:	4798      	blx	r3
 800f70e:	9805      	ldr	r0, [sp, #20]
 800f710:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f714:	691b      	ldr	r3, [r3, #16]
 800f716:	9000      	str	r0, [sp, #0]
 800f718:	6972      	ldr	r2, [r6, #20]
 800f71a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f71c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f720:	ab06      	add	r3, sp, #24
 800f722:	f003 fa21 	bl	8012b68 <uxr_prepare_output_stream>
 800f726:	b1d8      	cbz	r0, 800f760 <rmw_publish+0x84>
 800f728:	68a3      	ldr	r3, [r4, #8]
 800f72a:	a906      	add	r1, sp, #24
 800f72c:	4628      	mov	r0, r5
 800f72e:	4798      	blx	r3
 800f730:	6a33      	ldr	r3, [r6, #32]
 800f732:	4604      	mov	r4, r0
 800f734:	b10b      	cbz	r3, 800f73a <rmw_publish+0x5e>
 800f736:	a806      	add	r0, sp, #24
 800f738:	4798      	blx	r3
 800f73a:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800f73e:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800f742:	2b01      	cmp	r3, #1
 800f744:	6910      	ldr	r0, [r2, #16]
 800f746:	d021      	beq.n	800f78c <rmw_publish+0xb0>
 800f748:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800f74a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f74e:	f002 fbdb 	bl	8011f08 <uxr_run_session_until_confirm_delivery>
 800f752:	4004      	ands	r4, r0
 800f754:	b2e4      	uxtb	r4, r4
 800f756:	f084 0001 	eor.w	r0, r4, #1
 800f75a:	b2c0      	uxtb	r0, r0
 800f75c:	b00e      	add	sp, #56	@ 0x38
 800f75e:	bd70      	pop	{r4, r5, r6, pc}
 800f760:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f764:	6918      	ldr	r0, [r3, #16]
 800f766:	4b0c      	ldr	r3, [pc, #48]	@ (800f798 <rmw_publish+0xbc>)
 800f768:	9301      	str	r3, [sp, #4]
 800f76a:	9b05      	ldr	r3, [sp, #20]
 800f76c:	9300      	str	r3, [sp, #0]
 800f76e:	9602      	str	r6, [sp, #8]
 800f770:	6972      	ldr	r2, [r6, #20]
 800f772:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f774:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f778:	ab06      	add	r3, sp, #24
 800f77a:	f003 fa25 	bl	8012bc8 <uxr_prepare_output_stream_fragmented>
 800f77e:	2800      	cmp	r0, #0
 800f780:	d1d2      	bne.n	800f728 <rmw_publish+0x4c>
 800f782:	2001      	movs	r0, #1
 800f784:	b00e      	add	sp, #56	@ 0x38
 800f786:	bd70      	pop	{r4, r5, r6, pc}
 800f788:	2001      	movs	r0, #1
 800f78a:	4770      	bx	lr
 800f78c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f790:	f002 f822 	bl	80117d8 <uxr_flash_output_streams>
 800f794:	e7df      	b.n	800f756 <rmw_publish+0x7a>
 800f796:	bf00      	nop
 800f798:	0800f6d5 	.word	0x0800f6d5

0800f79c <rmw_create_publisher>:
 800f79c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7a0:	b087      	sub	sp, #28
 800f7a2:	2800      	cmp	r0, #0
 800f7a4:	f000 80c9 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7a8:	460f      	mov	r7, r1
 800f7aa:	2900      	cmp	r1, #0
 800f7ac:	f000 80c5 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7b0:	4604      	mov	r4, r0
 800f7b2:	6800      	ldr	r0, [r0, #0]
 800f7b4:	4615      	mov	r5, r2
 800f7b6:	461e      	mov	r6, r3
 800f7b8:	f000 fcb2 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	f000 80bc 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7c2:	2d00      	cmp	r5, #0
 800f7c4:	f000 80b9 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7c8:	782b      	ldrb	r3, [r5, #0]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	f000 80b5 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7d0:	2e00      	cmp	r6, #0
 800f7d2:	f000 80b2 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7d6:	485c      	ldr	r0, [pc, #368]	@ (800f948 <rmw_create_publisher+0x1ac>)
 800f7d8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f7dc:	f008 f98e 	bl	8017afc <get_memory>
 800f7e0:	2800      	cmp	r0, #0
 800f7e2:	f000 80aa 	beq.w	800f93a <rmw_create_publisher+0x19e>
 800f7e6:	6884      	ldr	r4, [r0, #8]
 800f7e8:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800f7ec:	f008 fa0c 	bl	8017c08 <rmw_get_implementation_identifier>
 800f7f0:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800f7f4:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800f7f8:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800f7fc:	4628      	mov	r0, r5
 800f7fe:	f7f0 fd4f 	bl	80002a0 <strlen>
 800f802:	3001      	adds	r0, #1
 800f804:	283c      	cmp	r0, #60	@ 0x3c
 800f806:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800f80a:	f200 808f 	bhi.w	800f92c <rmw_create_publisher+0x190>
 800f80e:	4a4f      	ldr	r2, [pc, #316]	@ (800f94c <rmw_create_publisher+0x1b0>)
 800f810:	462b      	mov	r3, r5
 800f812:	213c      	movs	r1, #60	@ 0x3c
 800f814:	4650      	mov	r0, sl
 800f816:	f00d f8b7 	bl	801c988 <sniprintf>
 800f81a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f81e:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f820:	4631      	mov	r1, r6
 800f822:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f826:	2250      	movs	r2, #80	@ 0x50
 800f828:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f82c:	f00d fb59 	bl	801cee2 <memcpy>
 800f830:	7a33      	ldrb	r3, [r6, #8]
 800f832:	4947      	ldr	r1, [pc, #284]	@ (800f950 <rmw_create_publisher+0x1b4>)
 800f834:	2b02      	cmp	r3, #2
 800f836:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f83a:	bf0c      	ite	eq
 800f83c:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f840:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f844:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f846:	2300      	movs	r3, #0
 800f848:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f84c:	4638      	mov	r0, r7
 800f84e:	f000 fc75 	bl	801013c <get_message_typesupport_handle>
 800f852:	2800      	cmp	r0, #0
 800f854:	d06a      	beq.n	800f92c <rmw_create_publisher+0x190>
 800f856:	6842      	ldr	r2, [r0, #4]
 800f858:	61a2      	str	r2, [r4, #24]
 800f85a:	2a00      	cmp	r2, #0
 800f85c:	d066      	beq.n	800f92c <rmw_create_publisher+0x190>
 800f85e:	4629      	mov	r1, r5
 800f860:	4633      	mov	r3, r6
 800f862:	4648      	mov	r0, r9
 800f864:	f008 fc2c 	bl	80180c0 <create_topic>
 800f868:	6260      	str	r0, [r4, #36]	@ 0x24
 800f86a:	2800      	cmp	r0, #0
 800f86c:	d062      	beq.n	800f934 <rmw_create_publisher+0x198>
 800f86e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f872:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f876:	2103      	movs	r1, #3
 800f878:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f87c:	1c42      	adds	r2, r0, #1
 800f87e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f882:	f001 fe7b 	bl	801157c <uxr_object_id>
 800f886:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f88a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f88e:	6120      	str	r0, [r4, #16]
 800f890:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f894:	6910      	ldr	r0, [r2, #16]
 800f896:	2506      	movs	r5, #6
 800f898:	9500      	str	r5, [sp, #0]
 800f89a:	6819      	ldr	r1, [r3, #0]
 800f89c:	6922      	ldr	r2, [r4, #16]
 800f89e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f8a2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f8a6:	f001 fd41 	bl	801132c <uxr_buffer_create_publisher_bin>
 800f8aa:	4602      	mov	r2, r0
 800f8ac:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f8b0:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f8b4:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f8b8:	f000 fbac 	bl	8010014 <run_xrce_session>
 800f8bc:	b3b0      	cbz	r0, 800f92c <rmw_create_publisher+0x190>
 800f8be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f8c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f8c6:	2105      	movs	r1, #5
 800f8c8:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f8cc:	1c42      	adds	r2, r0, #1
 800f8ce:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f8d2:	f001 fe53 	bl	801157c <uxr_object_id>
 800f8d6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f8da:	6160      	str	r0, [r4, #20]
 800f8dc:	4631      	mov	r1, r6
 800f8de:	af04      	add	r7, sp, #16
 800f8e0:	691e      	ldr	r6, [r3, #16]
 800f8e2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f8e6:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f8ea:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f8ee:	4638      	mov	r0, r7
 800f8f0:	f000 fbb0 	bl	8010054 <convert_qos_profile>
 800f8f4:	9503      	str	r5, [sp, #12]
 800f8f6:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f8fa:	9001      	str	r0, [sp, #4]
 800f8fc:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f900:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f904:	9300      	str	r3, [sp, #0]
 800f906:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f90a:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f90e:	f8da 1000 	ldr.w	r1, [sl]
 800f912:	4630      	mov	r0, r6
 800f914:	f001 fd68 	bl	80113e8 <uxr_buffer_create_datawriter_bin>
 800f918:	4602      	mov	r2, r0
 800f91a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f91e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f922:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f926:	f000 fb75 	bl	8010014 <run_xrce_session>
 800f92a:	b940      	cbnz	r0, 800f93e <rmw_create_publisher+0x1a2>
 800f92c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f92e:	b108      	cbz	r0, 800f934 <rmw_create_publisher+0x198>
 800f930:	f000 fa66 	bl	800fe00 <rmw_uxrce_fini_topic_memory>
 800f934:	4640      	mov	r0, r8
 800f936:	f000 fa0b 	bl	800fd50 <rmw_uxrce_fini_publisher_memory>
 800f93a:	f04f 0800 	mov.w	r8, #0
 800f93e:	4640      	mov	r0, r8
 800f940:	b007      	add	sp, #28
 800f942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f946:	bf00      	nop
 800f948:	2000f978 	.word	0x2000f978
 800f94c:	0801f770 	.word	0x0801f770
 800f950:	0801f5e0 	.word	0x0801f5e0

0800f954 <rmw_publisher_get_actual_qos>:
 800f954:	b508      	push	{r3, lr}
 800f956:	4603      	mov	r3, r0
 800f958:	b140      	cbz	r0, 800f96c <rmw_publisher_get_actual_qos+0x18>
 800f95a:	4608      	mov	r0, r1
 800f95c:	b131      	cbz	r1, 800f96c <rmw_publisher_get_actual_qos+0x18>
 800f95e:	6859      	ldr	r1, [r3, #4]
 800f960:	2250      	movs	r2, #80	@ 0x50
 800f962:	3128      	adds	r1, #40	@ 0x28
 800f964:	f00d fabd 	bl	801cee2 <memcpy>
 800f968:	2000      	movs	r0, #0
 800f96a:	bd08      	pop	{r3, pc}
 800f96c:	200b      	movs	r0, #11
 800f96e:	bd08      	pop	{r3, pc}

0800f970 <rmw_destroy_publisher>:
 800f970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f974:	b128      	cbz	r0, 800f982 <rmw_destroy_publisher+0x12>
 800f976:	4604      	mov	r4, r0
 800f978:	6800      	ldr	r0, [r0, #0]
 800f97a:	460d      	mov	r5, r1
 800f97c:	f000 fbd0 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 800f980:	b918      	cbnz	r0, 800f98a <rmw_destroy_publisher+0x1a>
 800f982:	2401      	movs	r4, #1
 800f984:	4620      	mov	r0, r4
 800f986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f98a:	6863      	ldr	r3, [r4, #4]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d0f8      	beq.n	800f982 <rmw_destroy_publisher+0x12>
 800f990:	2d00      	cmp	r5, #0
 800f992:	d0f6      	beq.n	800f982 <rmw_destroy_publisher+0x12>
 800f994:	6828      	ldr	r0, [r5, #0]
 800f996:	f000 fbc3 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 800f99a:	2800      	cmp	r0, #0
 800f99c:	d0f1      	beq.n	800f982 <rmw_destroy_publisher+0x12>
 800f99e:	686c      	ldr	r4, [r5, #4]
 800f9a0:	2c00      	cmp	r4, #0
 800f9a2:	d0ee      	beq.n	800f982 <rmw_destroy_publisher+0x12>
 800f9a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f9a6:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f9aa:	f008 fbdd 	bl	8018168 <destroy_topic>
 800f9ae:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f9b2:	6962      	ldr	r2, [r4, #20]
 800f9b4:	6918      	ldr	r0, [r3, #16]
 800f9b6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f9ba:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f9be:	6819      	ldr	r1, [r3, #0]
 800f9c0:	f001 fc04 	bl	80111cc <uxr_buffer_delete_entity>
 800f9c4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f9c8:	6922      	ldr	r2, [r4, #16]
 800f9ca:	4680      	mov	r8, r0
 800f9cc:	6918      	ldr	r0, [r3, #16]
 800f9ce:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f9d2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f9d6:	6819      	ldr	r1, [r3, #0]
 800f9d8:	f001 fbf8 	bl	80111cc <uxr_buffer_delete_entity>
 800f9dc:	4606      	mov	r6, r0
 800f9de:	6938      	ldr	r0, [r7, #16]
 800f9e0:	4642      	mov	r2, r8
 800f9e2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f9e6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f9ea:	f000 fb13 	bl	8010014 <run_xrce_session>
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	6938      	ldr	r0, [r7, #16]
 800f9f2:	4632      	mov	r2, r6
 800f9f4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f9f8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f9fc:	f000 fb0a 	bl	8010014 <run_xrce_session>
 800fa00:	4004      	ands	r4, r0
 800fa02:	f084 0401 	eor.w	r4, r4, #1
 800fa06:	b2e4      	uxtb	r4, r4
 800fa08:	4628      	mov	r0, r5
 800fa0a:	0064      	lsls	r4, r4, #1
 800fa0c:	f000 f9a0 	bl	800fd50 <rmw_uxrce_fini_publisher_memory>
 800fa10:	e7b8      	b.n	800f984 <rmw_destroy_publisher+0x14>
 800fa12:	bf00      	nop

0800fa14 <rmw_uros_epoch_nanos>:
 800fa14:	4b05      	ldr	r3, [pc, #20]	@ (800fa2c <rmw_uros_epoch_nanos+0x18>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	b123      	cbz	r3, 800fa24 <rmw_uros_epoch_nanos+0x10>
 800fa1a:	6898      	ldr	r0, [r3, #8]
 800fa1c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800fa20:	f001 bed0 	b.w	80117c4 <uxr_epoch_nanos>
 800fa24:	2000      	movs	r0, #0
 800fa26:	2100      	movs	r1, #0
 800fa28:	4770      	bx	lr
 800fa2a:	bf00      	nop
 800fa2c:	20010fe8 	.word	0x20010fe8

0800fa30 <rmw_uros_sync_session>:
 800fa30:	b508      	push	{r3, lr}
 800fa32:	4b07      	ldr	r3, [pc, #28]	@ (800fa50 <rmw_uros_sync_session+0x20>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	b14b      	cbz	r3, 800fa4c <rmw_uros_sync_session+0x1c>
 800fa38:	4601      	mov	r1, r0
 800fa3a:	6898      	ldr	r0, [r3, #8]
 800fa3c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800fa40:	f002 fade 	bl	8012000 <uxr_sync_session>
 800fa44:	f080 0001 	eor.w	r0, r0, #1
 800fa48:	b2c0      	uxtb	r0, r0
 800fa4a:	bd08      	pop	{r3, pc}
 800fa4c:	2001      	movs	r0, #1
 800fa4e:	bd08      	pop	{r3, pc}
 800fa50:	20010fe8 	.word	0x20010fe8

0800fa54 <rmw_uxrce_init_service_memory>:
 800fa54:	b1e2      	cbz	r2, 800fa90 <rmw_uxrce_init_service_memory+0x3c>
 800fa56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa5a:	7b05      	ldrb	r5, [r0, #12]
 800fa5c:	4606      	mov	r6, r0
 800fa5e:	b9ad      	cbnz	r5, 800fa8c <rmw_uxrce_init_service_memory+0x38>
 800fa60:	23c8      	movs	r3, #200	@ 0xc8
 800fa62:	e9c0 5500 	strd	r5, r5, [r0]
 800fa66:	6083      	str	r3, [r0, #8]
 800fa68:	f240 1301 	movw	r3, #257	@ 0x101
 800fa6c:	4617      	mov	r7, r2
 800fa6e:	8183      	strh	r3, [r0, #12]
 800fa70:	460c      	mov	r4, r1
 800fa72:	46a8      	mov	r8, r5
 800fa74:	4621      	mov	r1, r4
 800fa76:	4630      	mov	r0, r6
 800fa78:	3501      	adds	r5, #1
 800fa7a:	f008 f84f 	bl	8017b1c <put_memory>
 800fa7e:	42af      	cmp	r7, r5
 800fa80:	60a4      	str	r4, [r4, #8]
 800fa82:	f884 800c 	strb.w	r8, [r4, #12]
 800fa86:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800fa8a:	d1f3      	bne.n	800fa74 <rmw_uxrce_init_service_memory+0x20>
 800fa8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa90:	4770      	bx	lr
 800fa92:	bf00      	nop

0800fa94 <rmw_uxrce_init_client_memory>:
 800fa94:	b1e2      	cbz	r2, 800fad0 <rmw_uxrce_init_client_memory+0x3c>
 800fa96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9a:	7b05      	ldrb	r5, [r0, #12]
 800fa9c:	4606      	mov	r6, r0
 800fa9e:	b9ad      	cbnz	r5, 800facc <rmw_uxrce_init_client_memory+0x38>
 800faa0:	23c8      	movs	r3, #200	@ 0xc8
 800faa2:	e9c0 5500 	strd	r5, r5, [r0]
 800faa6:	6083      	str	r3, [r0, #8]
 800faa8:	f240 1301 	movw	r3, #257	@ 0x101
 800faac:	4617      	mov	r7, r2
 800faae:	8183      	strh	r3, [r0, #12]
 800fab0:	460c      	mov	r4, r1
 800fab2:	46a8      	mov	r8, r5
 800fab4:	4621      	mov	r1, r4
 800fab6:	4630      	mov	r0, r6
 800fab8:	3501      	adds	r5, #1
 800faba:	f008 f82f 	bl	8017b1c <put_memory>
 800fabe:	42af      	cmp	r7, r5
 800fac0:	60a4      	str	r4, [r4, #8]
 800fac2:	f884 800c 	strb.w	r8, [r4, #12]
 800fac6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800faca:	d1f3      	bne.n	800fab4 <rmw_uxrce_init_client_memory+0x20>
 800facc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fad0:	4770      	bx	lr
 800fad2:	bf00      	nop

0800fad4 <rmw_uxrce_init_publisher_memory>:
 800fad4:	b1e2      	cbz	r2, 800fb10 <rmw_uxrce_init_publisher_memory+0x3c>
 800fad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fada:	7b05      	ldrb	r5, [r0, #12]
 800fadc:	4606      	mov	r6, r0
 800fade:	b9ad      	cbnz	r5, 800fb0c <rmw_uxrce_init_publisher_memory+0x38>
 800fae0:	23d8      	movs	r3, #216	@ 0xd8
 800fae2:	e9c0 5500 	strd	r5, r5, [r0]
 800fae6:	6083      	str	r3, [r0, #8]
 800fae8:	f240 1301 	movw	r3, #257	@ 0x101
 800faec:	4617      	mov	r7, r2
 800faee:	8183      	strh	r3, [r0, #12]
 800faf0:	460c      	mov	r4, r1
 800faf2:	46a8      	mov	r8, r5
 800faf4:	4621      	mov	r1, r4
 800faf6:	4630      	mov	r0, r6
 800faf8:	3501      	adds	r5, #1
 800fafa:	f008 f80f 	bl	8017b1c <put_memory>
 800fafe:	42af      	cmp	r7, r5
 800fb00:	60a4      	str	r4, [r4, #8]
 800fb02:	f884 800c 	strb.w	r8, [r4, #12]
 800fb06:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fb0a:	d1f3      	bne.n	800faf4 <rmw_uxrce_init_publisher_memory+0x20>
 800fb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop

0800fb14 <rmw_uxrce_init_subscription_memory>:
 800fb14:	b1e2      	cbz	r2, 800fb50 <rmw_uxrce_init_subscription_memory+0x3c>
 800fb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb1a:	7b05      	ldrb	r5, [r0, #12]
 800fb1c:	4606      	mov	r6, r0
 800fb1e:	b9ad      	cbnz	r5, 800fb4c <rmw_uxrce_init_subscription_memory+0x38>
 800fb20:	23d8      	movs	r3, #216	@ 0xd8
 800fb22:	e9c0 5500 	strd	r5, r5, [r0]
 800fb26:	6083      	str	r3, [r0, #8]
 800fb28:	f240 1301 	movw	r3, #257	@ 0x101
 800fb2c:	4617      	mov	r7, r2
 800fb2e:	8183      	strh	r3, [r0, #12]
 800fb30:	460c      	mov	r4, r1
 800fb32:	46a8      	mov	r8, r5
 800fb34:	4621      	mov	r1, r4
 800fb36:	4630      	mov	r0, r6
 800fb38:	3501      	adds	r5, #1
 800fb3a:	f007 ffef 	bl	8017b1c <put_memory>
 800fb3e:	42af      	cmp	r7, r5
 800fb40:	60a4      	str	r4, [r4, #8]
 800fb42:	f884 800c 	strb.w	r8, [r4, #12]
 800fb46:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fb4a:	d1f3      	bne.n	800fb34 <rmw_uxrce_init_subscription_memory+0x20>
 800fb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop

0800fb54 <rmw_uxrce_init_node_memory>:
 800fb54:	b1e2      	cbz	r2, 800fb90 <rmw_uxrce_init_node_memory+0x3c>
 800fb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb5a:	7b05      	ldrb	r5, [r0, #12]
 800fb5c:	4606      	mov	r6, r0
 800fb5e:	b9ad      	cbnz	r5, 800fb8c <rmw_uxrce_init_node_memory+0x38>
 800fb60:	23a4      	movs	r3, #164	@ 0xa4
 800fb62:	e9c0 5500 	strd	r5, r5, [r0]
 800fb66:	6083      	str	r3, [r0, #8]
 800fb68:	f240 1301 	movw	r3, #257	@ 0x101
 800fb6c:	4617      	mov	r7, r2
 800fb6e:	8183      	strh	r3, [r0, #12]
 800fb70:	460c      	mov	r4, r1
 800fb72:	46a8      	mov	r8, r5
 800fb74:	4621      	mov	r1, r4
 800fb76:	4630      	mov	r0, r6
 800fb78:	3501      	adds	r5, #1
 800fb7a:	f007 ffcf 	bl	8017b1c <put_memory>
 800fb7e:	42af      	cmp	r7, r5
 800fb80:	60a4      	str	r4, [r4, #8]
 800fb82:	f884 800c 	strb.w	r8, [r4, #12]
 800fb86:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800fb8a:	d1f3      	bne.n	800fb74 <rmw_uxrce_init_node_memory+0x20>
 800fb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb90:	4770      	bx	lr
 800fb92:	bf00      	nop

0800fb94 <rmw_uxrce_init_session_memory>:
 800fb94:	b1ea      	cbz	r2, 800fbd2 <rmw_uxrce_init_session_memory+0x3e>
 800fb96:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb9a:	7b05      	ldrb	r5, [r0, #12]
 800fb9c:	4606      	mov	r6, r0
 800fb9e:	b9b5      	cbnz	r5, 800fbce <rmw_uxrce_init_session_memory+0x3a>
 800fba0:	e9c0 5500 	strd	r5, r5, [r0]
 800fba4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800fba8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbac:	4617      	mov	r7, r2
 800fbae:	f8c0 8008 	str.w	r8, [r0, #8]
 800fbb2:	460c      	mov	r4, r1
 800fbb4:	8183      	strh	r3, [r0, #12]
 800fbb6:	46a9      	mov	r9, r5
 800fbb8:	4621      	mov	r1, r4
 800fbba:	4630      	mov	r0, r6
 800fbbc:	3501      	adds	r5, #1
 800fbbe:	f007 ffad 	bl	8017b1c <put_memory>
 800fbc2:	42af      	cmp	r7, r5
 800fbc4:	60a4      	str	r4, [r4, #8]
 800fbc6:	f884 900c 	strb.w	r9, [r4, #12]
 800fbca:	4444      	add	r4, r8
 800fbcc:	d1f4      	bne.n	800fbb8 <rmw_uxrce_init_session_memory+0x24>
 800fbce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbd2:	4770      	bx	lr

0800fbd4 <rmw_uxrce_init_topic_memory>:
 800fbd4:	b1e2      	cbz	r2, 800fc10 <rmw_uxrce_init_topic_memory+0x3c>
 800fbd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbda:	7b05      	ldrb	r5, [r0, #12]
 800fbdc:	4606      	mov	r6, r0
 800fbde:	b9ad      	cbnz	r5, 800fc0c <rmw_uxrce_init_topic_memory+0x38>
 800fbe0:	231c      	movs	r3, #28
 800fbe2:	e9c0 5500 	strd	r5, r5, [r0]
 800fbe6:	6083      	str	r3, [r0, #8]
 800fbe8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbec:	4617      	mov	r7, r2
 800fbee:	8183      	strh	r3, [r0, #12]
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	46a8      	mov	r8, r5
 800fbf4:	4621      	mov	r1, r4
 800fbf6:	4630      	mov	r0, r6
 800fbf8:	3501      	adds	r5, #1
 800fbfa:	f007 ff8f 	bl	8017b1c <put_memory>
 800fbfe:	42af      	cmp	r7, r5
 800fc00:	60a4      	str	r4, [r4, #8]
 800fc02:	f884 800c 	strb.w	r8, [r4, #12]
 800fc06:	f104 041c 	add.w	r4, r4, #28
 800fc0a:	d1f3      	bne.n	800fbf4 <rmw_uxrce_init_topic_memory+0x20>
 800fc0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc10:	4770      	bx	lr
 800fc12:	bf00      	nop

0800fc14 <rmw_uxrce_init_static_input_buffer_memory>:
 800fc14:	b1ea      	cbz	r2, 800fc52 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800fc16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc1a:	7b05      	ldrb	r5, [r0, #12]
 800fc1c:	4606      	mov	r6, r0
 800fc1e:	b9b5      	cbnz	r5, 800fc4e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800fc20:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800fc24:	e9c0 5500 	strd	r5, r5, [r0]
 800fc28:	6083      	str	r3, [r0, #8]
 800fc2a:	f240 1301 	movw	r3, #257	@ 0x101
 800fc2e:	4617      	mov	r7, r2
 800fc30:	8183      	strh	r3, [r0, #12]
 800fc32:	460c      	mov	r4, r1
 800fc34:	46a8      	mov	r8, r5
 800fc36:	4621      	mov	r1, r4
 800fc38:	4630      	mov	r0, r6
 800fc3a:	3501      	adds	r5, #1
 800fc3c:	f007 ff6e 	bl	8017b1c <put_memory>
 800fc40:	42af      	cmp	r7, r5
 800fc42:	60a4      	str	r4, [r4, #8]
 800fc44:	f884 800c 	strb.w	r8, [r4, #12]
 800fc48:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800fc4c:	d1f3      	bne.n	800fc36 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800fc4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc52:	4770      	bx	lr

0800fc54 <rmw_uxrce_init_init_options_impl_memory>:
 800fc54:	b1e2      	cbz	r2, 800fc90 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800fc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc5a:	7b05      	ldrb	r5, [r0, #12]
 800fc5c:	4606      	mov	r6, r0
 800fc5e:	b9ad      	cbnz	r5, 800fc8c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800fc60:	232c      	movs	r3, #44	@ 0x2c
 800fc62:	e9c0 5500 	strd	r5, r5, [r0]
 800fc66:	6083      	str	r3, [r0, #8]
 800fc68:	f240 1301 	movw	r3, #257	@ 0x101
 800fc6c:	4617      	mov	r7, r2
 800fc6e:	8183      	strh	r3, [r0, #12]
 800fc70:	460c      	mov	r4, r1
 800fc72:	46a8      	mov	r8, r5
 800fc74:	4621      	mov	r1, r4
 800fc76:	4630      	mov	r0, r6
 800fc78:	3501      	adds	r5, #1
 800fc7a:	f007 ff4f 	bl	8017b1c <put_memory>
 800fc7e:	42af      	cmp	r7, r5
 800fc80:	60a4      	str	r4, [r4, #8]
 800fc82:	f884 800c 	strb.w	r8, [r4, #12]
 800fc86:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800fc8a:	d1f3      	bne.n	800fc74 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800fc8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc90:	4770      	bx	lr
 800fc92:	bf00      	nop

0800fc94 <rmw_uxrce_init_wait_set_memory>:
 800fc94:	b1e2      	cbz	r2, 800fcd0 <rmw_uxrce_init_wait_set_memory+0x3c>
 800fc96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9a:	7b05      	ldrb	r5, [r0, #12]
 800fc9c:	4606      	mov	r6, r0
 800fc9e:	b9ad      	cbnz	r5, 800fccc <rmw_uxrce_init_wait_set_memory+0x38>
 800fca0:	231c      	movs	r3, #28
 800fca2:	e9c0 5500 	strd	r5, r5, [r0]
 800fca6:	6083      	str	r3, [r0, #8]
 800fca8:	f240 1301 	movw	r3, #257	@ 0x101
 800fcac:	4617      	mov	r7, r2
 800fcae:	8183      	strh	r3, [r0, #12]
 800fcb0:	460c      	mov	r4, r1
 800fcb2:	46a8      	mov	r8, r5
 800fcb4:	4621      	mov	r1, r4
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	3501      	adds	r5, #1
 800fcba:	f007 ff2f 	bl	8017b1c <put_memory>
 800fcbe:	42af      	cmp	r7, r5
 800fcc0:	60a4      	str	r4, [r4, #8]
 800fcc2:	f884 800c 	strb.w	r8, [r4, #12]
 800fcc6:	f104 041c 	add.w	r4, r4, #28
 800fcca:	d1f3      	bne.n	800fcb4 <rmw_uxrce_init_wait_set_memory+0x20>
 800fccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcd0:	4770      	bx	lr
 800fcd2:	bf00      	nop

0800fcd4 <rmw_uxrce_init_guard_condition_memory>:
 800fcd4:	b1e2      	cbz	r2, 800fd10 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800fcd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcda:	7b05      	ldrb	r5, [r0, #12]
 800fcdc:	4606      	mov	r6, r0
 800fcde:	b9ad      	cbnz	r5, 800fd0c <rmw_uxrce_init_guard_condition_memory+0x38>
 800fce0:	2320      	movs	r3, #32
 800fce2:	e9c0 5500 	strd	r5, r5, [r0]
 800fce6:	6083      	str	r3, [r0, #8]
 800fce8:	f240 1301 	movw	r3, #257	@ 0x101
 800fcec:	4617      	mov	r7, r2
 800fcee:	8183      	strh	r3, [r0, #12]
 800fcf0:	460c      	mov	r4, r1
 800fcf2:	46a8      	mov	r8, r5
 800fcf4:	4621      	mov	r1, r4
 800fcf6:	4630      	mov	r0, r6
 800fcf8:	3501      	adds	r5, #1
 800fcfa:	f007 ff0f 	bl	8017b1c <put_memory>
 800fcfe:	42af      	cmp	r7, r5
 800fd00:	60a4      	str	r4, [r4, #8]
 800fd02:	f884 800c 	strb.w	r8, [r4, #12]
 800fd06:	f104 0420 	add.w	r4, r4, #32
 800fd0a:	d1f3      	bne.n	800fcf4 <rmw_uxrce_init_guard_condition_memory+0x20>
 800fd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd10:	4770      	bx	lr
 800fd12:	bf00      	nop

0800fd14 <rmw_uxrce_fini_session_memory>:
 800fd14:	4601      	mov	r1, r0
 800fd16:	4801      	ldr	r0, [pc, #4]	@ (800fd1c <rmw_uxrce_fini_session_memory+0x8>)
 800fd18:	f007 bf00 	b.w	8017b1c <put_memory>
 800fd1c:	20010fe8 	.word	0x20010fe8

0800fd20 <rmw_uxrce_fini_node_memory>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4604      	mov	r4, r0
 800fd24:	6800      	ldr	r0, [r0, #0]
 800fd26:	b128      	cbz	r0, 800fd34 <rmw_uxrce_fini_node_memory+0x14>
 800fd28:	4b07      	ldr	r3, [pc, #28]	@ (800fd48 <rmw_uxrce_fini_node_memory+0x28>)
 800fd2a:	6819      	ldr	r1, [r3, #0]
 800fd2c:	f7f0 fa58 	bl	80001e0 <strcmp>
 800fd30:	b940      	cbnz	r0, 800fd44 <rmw_uxrce_fini_node_memory+0x24>
 800fd32:	6020      	str	r0, [r4, #0]
 800fd34:	6861      	ldr	r1, [r4, #4]
 800fd36:	b129      	cbz	r1, 800fd44 <rmw_uxrce_fini_node_memory+0x24>
 800fd38:	2500      	movs	r5, #0
 800fd3a:	4804      	ldr	r0, [pc, #16]	@ (800fd4c <rmw_uxrce_fini_node_memory+0x2c>)
 800fd3c:	610d      	str	r5, [r1, #16]
 800fd3e:	f007 feed 	bl	8017b1c <put_memory>
 800fd42:	6065      	str	r5, [r4, #4]
 800fd44:	bd38      	pop	{r3, r4, r5, pc}
 800fd46:	bf00      	nop
 800fd48:	0802061c 	.word	0x0802061c
 800fd4c:	2000fa2c 	.word	0x2000fa2c

0800fd50 <rmw_uxrce_fini_publisher_memory>:
 800fd50:	b510      	push	{r4, lr}
 800fd52:	4604      	mov	r4, r0
 800fd54:	6800      	ldr	r0, [r0, #0]
 800fd56:	b128      	cbz	r0, 800fd64 <rmw_uxrce_fini_publisher_memory+0x14>
 800fd58:	4b06      	ldr	r3, [pc, #24]	@ (800fd74 <rmw_uxrce_fini_publisher_memory+0x24>)
 800fd5a:	6819      	ldr	r1, [r3, #0]
 800fd5c:	f7f0 fa40 	bl	80001e0 <strcmp>
 800fd60:	b938      	cbnz	r0, 800fd72 <rmw_uxrce_fini_publisher_memory+0x22>
 800fd62:	6020      	str	r0, [r4, #0]
 800fd64:	6861      	ldr	r1, [r4, #4]
 800fd66:	b121      	cbz	r1, 800fd72 <rmw_uxrce_fini_publisher_memory+0x22>
 800fd68:	4803      	ldr	r0, [pc, #12]	@ (800fd78 <rmw_uxrce_fini_publisher_memory+0x28>)
 800fd6a:	f007 fed7 	bl	8017b1c <put_memory>
 800fd6e:	2300      	movs	r3, #0
 800fd70:	6063      	str	r3, [r4, #4]
 800fd72:	bd10      	pop	{r4, pc}
 800fd74:	0802061c 	.word	0x0802061c
 800fd78:	2000f978 	.word	0x2000f978

0800fd7c <rmw_uxrce_fini_subscription_memory>:
 800fd7c:	b510      	push	{r4, lr}
 800fd7e:	4604      	mov	r4, r0
 800fd80:	6800      	ldr	r0, [r0, #0]
 800fd82:	b128      	cbz	r0, 800fd90 <rmw_uxrce_fini_subscription_memory+0x14>
 800fd84:	4b06      	ldr	r3, [pc, #24]	@ (800fda0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800fd86:	6819      	ldr	r1, [r3, #0]
 800fd88:	f7f0 fa2a 	bl	80001e0 <strcmp>
 800fd8c:	b938      	cbnz	r0, 800fd9e <rmw_uxrce_fini_subscription_memory+0x22>
 800fd8e:	6020      	str	r0, [r4, #0]
 800fd90:	6861      	ldr	r1, [r4, #4]
 800fd92:	b121      	cbz	r1, 800fd9e <rmw_uxrce_fini_subscription_memory+0x22>
 800fd94:	4803      	ldr	r0, [pc, #12]	@ (800fda4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800fd96:	f007 fec1 	bl	8017b1c <put_memory>
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	6063      	str	r3, [r4, #4]
 800fd9e:	bd10      	pop	{r4, pc}
 800fda0:	0802061c 	.word	0x0802061c
 800fda4:	2000f0f8 	.word	0x2000f0f8

0800fda8 <rmw_uxrce_fini_service_memory>:
 800fda8:	b510      	push	{r4, lr}
 800fdaa:	4604      	mov	r4, r0
 800fdac:	6800      	ldr	r0, [r0, #0]
 800fdae:	b128      	cbz	r0, 800fdbc <rmw_uxrce_fini_service_memory+0x14>
 800fdb0:	4b06      	ldr	r3, [pc, #24]	@ (800fdcc <rmw_uxrce_fini_service_memory+0x24>)
 800fdb2:	6819      	ldr	r1, [r3, #0]
 800fdb4:	f7f0 fa14 	bl	80001e0 <strcmp>
 800fdb8:	b938      	cbnz	r0, 800fdca <rmw_uxrce_fini_service_memory+0x22>
 800fdba:	6020      	str	r0, [r4, #0]
 800fdbc:	6861      	ldr	r1, [r4, #4]
 800fdbe:	b121      	cbz	r1, 800fdca <rmw_uxrce_fini_service_memory+0x22>
 800fdc0:	4803      	ldr	r0, [pc, #12]	@ (800fdd0 <rmw_uxrce_fini_service_memory+0x28>)
 800fdc2:	f007 feab 	bl	8017b1c <put_memory>
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	6063      	str	r3, [r4, #4]
 800fdca:	bd10      	pop	{r4, pc}
 800fdcc:	0802061c 	.word	0x0802061c
 800fdd0:	2000ecb0 	.word	0x2000ecb0

0800fdd4 <rmw_uxrce_fini_client_memory>:
 800fdd4:	b510      	push	{r4, lr}
 800fdd6:	4604      	mov	r4, r0
 800fdd8:	6800      	ldr	r0, [r0, #0]
 800fdda:	b128      	cbz	r0, 800fde8 <rmw_uxrce_fini_client_memory+0x14>
 800fddc:	4b06      	ldr	r3, [pc, #24]	@ (800fdf8 <rmw_uxrce_fini_client_memory+0x24>)
 800fdde:	6819      	ldr	r1, [r3, #0]
 800fde0:	f7f0 f9fe 	bl	80001e0 <strcmp>
 800fde4:	b938      	cbnz	r0, 800fdf6 <rmw_uxrce_fini_client_memory+0x22>
 800fde6:	6020      	str	r0, [r4, #0]
 800fde8:	6861      	ldr	r1, [r4, #4]
 800fdea:	b121      	cbz	r1, 800fdf6 <rmw_uxrce_fini_client_memory+0x22>
 800fdec:	4803      	ldr	r0, [pc, #12]	@ (800fdfc <rmw_uxrce_fini_client_memory+0x28>)
 800fdee:	f007 fe95 	bl	8017b1c <put_memory>
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	6063      	str	r3, [r4, #4]
 800fdf6:	bd10      	pop	{r4, pc}
 800fdf8:	0802061c 	.word	0x0802061c
 800fdfc:	2000ebd8 	.word	0x2000ebd8

0800fe00 <rmw_uxrce_fini_topic_memory>:
 800fe00:	b510      	push	{r4, lr}
 800fe02:	4604      	mov	r4, r0
 800fe04:	4621      	mov	r1, r4
 800fe06:	4803      	ldr	r0, [pc, #12]	@ (800fe14 <rmw_uxrce_fini_topic_memory+0x14>)
 800fe08:	f007 fe88 	bl	8017b1c <put_memory>
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	61a3      	str	r3, [r4, #24]
 800fe10:	bd10      	pop	{r4, pc}
 800fe12:	bf00      	nop
 800fe14:	2000eafc 	.word	0x2000eafc

0800fe18 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800fe18:	b082      	sub	sp, #8
 800fe1a:	b530      	push	{r4, r5, lr}
 800fe1c:	4929      	ldr	r1, [pc, #164]	@ (800fec4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fe1e:	ac03      	add	r4, sp, #12
 800fe20:	e884 000c 	stmia.w	r4, {r2, r3}
 800fe24:	680c      	ldr	r4, [r1, #0]
 800fe26:	461d      	mov	r5, r3
 800fe28:	4602      	mov	r2, r0
 800fe2a:	2c00      	cmp	r4, #0
 800fe2c:	d043      	beq.n	800feb6 <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800fe2e:	4620      	mov	r0, r4
 800fe30:	2100      	movs	r1, #0
 800fe32:	6883      	ldr	r3, [r0, #8]
 800fe34:	6840      	ldr	r0, [r0, #4]
 800fe36:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800fe3a:	429a      	cmp	r2, r3
 800fe3c:	bf08      	it	eq
 800fe3e:	3101      	addeq	r1, #1
 800fe40:	2800      	cmp	r0, #0
 800fe42:	d1f6      	bne.n	800fe32 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800fe44:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fe48:	2b02      	cmp	r3, #2
 800fe4a:	d027      	beq.n	800fe9c <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800fe4c:	d906      	bls.n	800fe5c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe4e:	2b03      	cmp	r3, #3
 800fe50:	d004      	beq.n	800fe5c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe56:	2000      	movs	r0, #0
 800fe58:	b002      	add	sp, #8
 800fe5a:	4770      	bx	lr
 800fe5c:	b1fd      	cbz	r5, 800fe9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe5e:	428d      	cmp	r5, r1
 800fe60:	d81d      	bhi.n	800fe9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe62:	2c00      	cmp	r4, #0
 800fe64:	d0f5      	beq.n	800fe52 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800fe66:	2000      	movs	r0, #0
 800fe68:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800fe6c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800fe70:	e001      	b.n	800fe76 <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800fe72:	6864      	ldr	r4, [r4, #4]
 800fe74:	b1dc      	cbz	r4, 800feae <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800fe76:	68a3      	ldr	r3, [r4, #8]
 800fe78:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800fe7c:	428a      	cmp	r2, r1
 800fe7e:	d1f8      	bne.n	800fe72 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe80:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800fe84:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800fe88:	4561      	cmp	r1, ip
 800fe8a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800fe8e:	eb73 0e05 	sbcs.w	lr, r3, r5
 800fe92:	daee      	bge.n	800fe72 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe94:	468c      	mov	ip, r1
 800fe96:	461d      	mov	r5, r3
 800fe98:	4620      	mov	r0, r4
 800fe9a:	e7ea      	b.n	800fe72 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe9c:	b92d      	cbnz	r5, 800feaa <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800fe9e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fea2:	4808      	ldr	r0, [pc, #32]	@ (800fec4 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fea4:	b002      	add	sp, #8
 800fea6:	f007 be29 	b.w	8017afc <get_memory>
 800feaa:	428d      	cmp	r5, r1
 800feac:	d8f7      	bhi.n	800fe9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800feae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800feb2:	b002      	add	sp, #8
 800feb4:	4770      	bx	lr
 800feb6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800feba:	2b02      	cmp	r3, #2
 800febc:	d0ef      	beq.n	800fe9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800febe:	d9ee      	bls.n	800fe9e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fec0:	4621      	mov	r1, r4
 800fec2:	e7c4      	b.n	800fe4e <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800fec4:	2000e948 	.word	0x2000e948

0800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800fec8:	4b11      	ldr	r3, [pc, #68]	@ (800ff10 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	b1eb      	cbz	r3, 800ff0a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800fece:	b530      	push	{r4, r5, lr}
 800fed0:	4684      	mov	ip, r0
 800fed2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800fed6:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800feda:	2000      	movs	r0, #0
 800fedc:	e001      	b.n	800fee2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	b193      	cbz	r3, 800ff08 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800fee2:	689a      	ldr	r2, [r3, #8]
 800fee4:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800fee8:	458c      	cmp	ip, r1
 800feea:	d1f8      	bne.n	800fede <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800feec:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800fef0:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800fef4:	42a1      	cmp	r1, r4
 800fef6:	eb72 050e 	sbcs.w	r5, r2, lr
 800fefa:	daf0      	bge.n	800fede <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fefc:	4618      	mov	r0, r3
 800fefe:	685b      	ldr	r3, [r3, #4]
 800ff00:	460c      	mov	r4, r1
 800ff02:	4696      	mov	lr, r2
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d1ec      	bne.n	800fee2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800ff08:	bd30      	pop	{r4, r5, pc}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	4770      	bx	lr
 800ff0e:	bf00      	nop
 800ff10:	2000e948 	.word	0x2000e948
 800ff14:	00000000 	.word	0x00000000

0800ff18 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ff18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff1c:	4b3c      	ldr	r3, [pc, #240]	@ (8010010 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ff1e:	ed2d 8b06 	vpush	{d8-d10}
 800ff22:	f8d3 8000 	ldr.w	r8, [r3]
 800ff26:	b08d      	sub	sp, #52	@ 0x34
 800ff28:	f7ff fd74 	bl	800fa14 <rmw_uros_epoch_nanos>
 800ff2c:	f1b8 0f00 	cmp.w	r8, #0
 800ff30:	d05c      	beq.n	800ffec <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800ff32:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ff36:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ff3a:	2b04      	cmp	r3, #4
 800ff3c:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800fff8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ff40:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 8010000 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800ff44:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 8010008 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ff48:	4683      	mov	fp, r0
 800ff4a:	ac04      	add	r4, sp, #16
 800ff4c:	468a      	mov	sl, r1
 800ff4e:	d03f      	beq.n	800ffd0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800ff50:	2b05      	cmp	r3, #5
 800ff52:	d044      	beq.n	800ffde <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800ff54:	2b03      	cmp	r3, #3
 800ff56:	d03b      	beq.n	800ffd0 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800ff58:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ff5c:	ed8d ab06 	vstr	d10, [sp, #24]
 800ff60:	ed8d 8b08 	vstr	d8, [sp, #32]
 800ff64:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800ff68:	ab08      	add	r3, sp, #32
 800ff6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff6c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ff70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ff74:	f007 fbf8 	bl	8017768 <rmw_time_equal>
 800ff78:	b118      	cbz	r0, 800ff82 <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800ff7a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800ff7e:	ed8d 8b06 	vstr	d8, [sp, #24]
 800ff82:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ff86:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800ff8a:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800ff8e:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800ff92:	f007 fc3d 	bl	8017810 <rmw_time_total_nsec>
 800ff96:	183f      	adds	r7, r7, r0
 800ff98:	eb46 0601 	adc.w	r6, r6, r1
 800ff9c:	455f      	cmp	r7, fp
 800ff9e:	eb76 060a 	sbcs.w	r6, r6, sl
 800ffa2:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800ffa6:	db05      	blt.n	800ffb4 <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800ffa8:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800ffac:	4593      	cmp	fp, r2
 800ffae:	eb7a 0303 	sbcs.w	r3, sl, r3
 800ffb2:	da03      	bge.n	800ffbc <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800ffb4:	4816      	ldr	r0, [pc, #88]	@ (8010010 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ffb6:	4641      	mov	r1, r8
 800ffb8:	f007 fdb0 	bl	8017b1c <put_memory>
 800ffbc:	f1b9 0f00 	cmp.w	r9, #0
 800ffc0:	d014      	beq.n	800ffec <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800ffc2:	46c8      	mov	r8, r9
 800ffc4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ffc8:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ffcc:	2b04      	cmp	r3, #4
 800ffce:	d1bf      	bne.n	800ff50 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800ffd0:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ffd4:	3340      	adds	r3, #64	@ 0x40
 800ffd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ffd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ffdc:	e7c0      	b.n	800ff60 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800ffde:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ffe2:	3348      	adds	r3, #72	@ 0x48
 800ffe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ffe6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ffea:	e7b9      	b.n	800ff60 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800ffec:	b00d      	add	sp, #52	@ 0x34
 800ffee:	ecbd 8b06 	vpop	{d8-d10}
 800fff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fff6:	bf00      	nop
	...
 8010000:	00000001 	.word	0x00000001
 8010004:	00000000 	.word	0x00000000
 8010008:	0000001e 	.word	0x0000001e
 801000c:	00000000 	.word	0x00000000
 8010010:	2000e948 	.word	0x2000e948

08010014 <run_xrce_session>:
 8010014:	b500      	push	{lr}
 8010016:	f891 c002 	ldrb.w	ip, [r1, #2]
 801001a:	b087      	sub	sp, #28
 801001c:	f1bc 0f01 	cmp.w	ip, #1
 8010020:	f8ad 200e 	strh.w	r2, [sp, #14]
 8010024:	d00f      	beq.n	8010046 <run_xrce_session+0x32>
 8010026:	4619      	mov	r1, r3
 8010028:	2301      	movs	r3, #1
 801002a:	9300      	str	r3, [sp, #0]
 801002c:	f10d 020e 	add.w	r2, sp, #14
 8010030:	f10d 0317 	add.w	r3, sp, #23
 8010034:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010038:	f001 ff8c 	bl	8011f54 <uxr_run_session_until_all_status>
 801003c:	b100      	cbz	r0, 8010040 <run_xrce_session+0x2c>
 801003e:	2001      	movs	r0, #1
 8010040:	b007      	add	sp, #28
 8010042:	f85d fb04 	ldr.w	pc, [sp], #4
 8010046:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801004a:	f001 fbc5 	bl	80117d8 <uxr_flash_output_streams>
 801004e:	2001      	movs	r0, #1
 8010050:	e7f6      	b.n	8010040 <run_xrce_session+0x2c>
 8010052:	bf00      	nop

08010054 <convert_qos_profile>:
 8010054:	780a      	ldrb	r2, [r1, #0]
 8010056:	f891 c008 	ldrb.w	ip, [r1, #8]
 801005a:	f1a2 0202 	sub.w	r2, r2, #2
 801005e:	fab2 f282 	clz	r2, r2
 8010062:	0952      	lsrs	r2, r2, #5
 8010064:	7082      	strb	r2, [r0, #2]
 8010066:	7a4a      	ldrb	r2, [r1, #9]
 8010068:	8889      	ldrh	r1, [r1, #4]
 801006a:	8081      	strh	r1, [r0, #4]
 801006c:	f1a2 0202 	sub.w	r2, r2, #2
 8010070:	f1ac 0c02 	sub.w	ip, ip, #2
 8010074:	fab2 f282 	clz	r2, r2
 8010078:	fabc fc8c 	clz	ip, ip
 801007c:	0952      	lsrs	r2, r2, #5
 801007e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8010082:	0052      	lsls	r2, r2, #1
 8010084:	f880 c001 	strb.w	ip, [r0, #1]
 8010088:	7002      	strb	r2, [r0, #0]
 801008a:	4770      	bx	lr

0801008c <generate_type_name>:
 801008c:	b530      	push	{r4, r5, lr}
 801008e:	2300      	movs	r3, #0
 8010090:	700b      	strb	r3, [r1, #0]
 8010092:	6803      	ldr	r3, [r0, #0]
 8010094:	b087      	sub	sp, #28
 8010096:	4614      	mov	r4, r2
 8010098:	b1d3      	cbz	r3, 80100d0 <generate_type_name+0x44>
 801009a:	4a0f      	ldr	r2, [pc, #60]	@ (80100d8 <generate_type_name+0x4c>)
 801009c:	4615      	mov	r5, r2
 801009e:	9203      	str	r2, [sp, #12]
 80100a0:	9500      	str	r5, [sp, #0]
 80100a2:	6842      	ldr	r2, [r0, #4]
 80100a4:	480d      	ldr	r0, [pc, #52]	@ (80100dc <generate_type_name+0x50>)
 80100a6:	9001      	str	r0, [sp, #4]
 80100a8:	4608      	mov	r0, r1
 80100aa:	490d      	ldr	r1, [pc, #52]	@ (80100e0 <generate_type_name+0x54>)
 80100ac:	9204      	str	r2, [sp, #16]
 80100ae:	9105      	str	r1, [sp, #20]
 80100b0:	9102      	str	r1, [sp, #8]
 80100b2:	4a0c      	ldr	r2, [pc, #48]	@ (80100e4 <generate_type_name+0x58>)
 80100b4:	4621      	mov	r1, r4
 80100b6:	f00c fc67 	bl	801c988 <sniprintf>
 80100ba:	2800      	cmp	r0, #0
 80100bc:	db05      	blt.n	80100ca <generate_type_name+0x3e>
 80100be:	4284      	cmp	r4, r0
 80100c0:	bfd4      	ite	le
 80100c2:	2000      	movle	r0, #0
 80100c4:	2001      	movgt	r0, #1
 80100c6:	b007      	add	sp, #28
 80100c8:	bd30      	pop	{r4, r5, pc}
 80100ca:	2000      	movs	r0, #0
 80100cc:	b007      	add	sp, #28
 80100ce:	bd30      	pop	{r4, r5, pc}
 80100d0:	4b05      	ldr	r3, [pc, #20]	@ (80100e8 <generate_type_name+0x5c>)
 80100d2:	4a01      	ldr	r2, [pc, #4]	@ (80100d8 <generate_type_name+0x4c>)
 80100d4:	461d      	mov	r5, r3
 80100d6:	e7e2      	b.n	801009e <generate_type_name+0x12>
 80100d8:	0801f760 	.word	0x0801f760
 80100dc:	0801f778 	.word	0x0801f778
 80100e0:	0801f774 	.word	0x0801f774
 80100e4:	0801f764 	.word	0x0801f764
 80100e8:	0801fd14 	.word	0x0801fd14

080100ec <generate_topic_name>:
 80100ec:	b510      	push	{r4, lr}
 80100ee:	b082      	sub	sp, #8
 80100f0:	4614      	mov	r4, r2
 80100f2:	9000      	str	r0, [sp, #0]
 80100f4:	4b08      	ldr	r3, [pc, #32]	@ (8010118 <generate_topic_name+0x2c>)
 80100f6:	4a09      	ldr	r2, [pc, #36]	@ (801011c <generate_topic_name+0x30>)
 80100f8:	4608      	mov	r0, r1
 80100fa:	4621      	mov	r1, r4
 80100fc:	f00c fc44 	bl	801c988 <sniprintf>
 8010100:	2800      	cmp	r0, #0
 8010102:	db05      	blt.n	8010110 <generate_topic_name+0x24>
 8010104:	4284      	cmp	r4, r0
 8010106:	bfd4      	ite	le
 8010108:	2000      	movle	r0, #0
 801010a:	2001      	movgt	r0, #1
 801010c:	b002      	add	sp, #8
 801010e:	bd10      	pop	{r4, pc}
 8010110:	2000      	movs	r0, #0
 8010112:	b002      	add	sp, #8
 8010114:	bd10      	pop	{r4, pc}
 8010116:	bf00      	nop
 8010118:	080201b4 	.word	0x080201b4
 801011c:	0801f77c 	.word	0x0801f77c

08010120 <is_uxrce_rmw_identifier_valid>:
 8010120:	b510      	push	{r4, lr}
 8010122:	4604      	mov	r4, r0
 8010124:	b140      	cbz	r0, 8010138 <is_uxrce_rmw_identifier_valid+0x18>
 8010126:	f007 fd6f 	bl	8017c08 <rmw_get_implementation_identifier>
 801012a:	4601      	mov	r1, r0
 801012c:	4620      	mov	r0, r4
 801012e:	f7f0 f857 	bl	80001e0 <strcmp>
 8010132:	fab0 f080 	clz	r0, r0
 8010136:	0940      	lsrs	r0, r0, #5
 8010138:	bd10      	pop	{r4, pc}
 801013a:	bf00      	nop

0801013c <get_message_typesupport_handle>:
 801013c:	6883      	ldr	r3, [r0, #8]
 801013e:	4718      	bx	r3

08010140 <get_message_typesupport_handle_function>:
 8010140:	b510      	push	{r4, lr}
 8010142:	4604      	mov	r4, r0
 8010144:	6800      	ldr	r0, [r0, #0]
 8010146:	f7f0 f84b 	bl	80001e0 <strcmp>
 801014a:	2800      	cmp	r0, #0
 801014c:	bf0c      	ite	eq
 801014e:	4620      	moveq	r0, r4
 8010150:	2000      	movne	r0, #0
 8010152:	bd10      	pop	{r4, pc}

08010154 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8010154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010158:	6805      	ldr	r5, [r0, #0]
 801015a:	4604      	mov	r4, r0
 801015c:	4628      	mov	r0, r5
 801015e:	460e      	mov	r6, r1
 8010160:	f7f0 f83e 	bl	80001e0 <strcmp>
 8010164:	b308      	cbz	r0, 80101aa <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8010166:	4b12      	ldr	r3, [pc, #72]	@ (80101b0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8010168:	4628      	mov	r0, r5
 801016a:	6819      	ldr	r1, [r3, #0]
 801016c:	f7f0 f838 	bl	80001e0 <strcmp>
 8010170:	4605      	mov	r5, r0
 8010172:	b980      	cbnz	r0, 8010196 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 8010174:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8010178:	f8d8 4000 	ldr.w	r4, [r8]
 801017c:	b1ac      	cbz	r4, 80101aa <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 801017e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8010182:	3f04      	subs	r7, #4
 8010184:	f857 0f04 	ldr.w	r0, [r7, #4]!
 8010188:	4631      	mov	r1, r6
 801018a:	f7f0 f829 	bl	80001e0 <strcmp>
 801018e:	b128      	cbz	r0, 801019c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8010190:	3501      	adds	r5, #1
 8010192:	42a5      	cmp	r5, r4
 8010194:	d1f6      	bne.n	8010184 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 8010196:	2000      	movs	r0, #0
 8010198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801019c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80101a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80101a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101a8:	4718      	bx	r3
 80101aa:	4620      	mov	r0, r4
 80101ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101b0:	20000404 	.word	0x20000404

080101b4 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 80101b4:	f008 be9e 	b.w	8018ef4 <std_msgs__msg__Header__init>

080101b8 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 80101b8:	f008 bebc 	b.w	8018f34 <std_msgs__msg__Header__fini>

080101bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80101bc:	b508      	push	{r3, lr}
 80101be:	f000 f9bb 	bl	8010538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80101c2:	4b06      	ldr	r3, [pc, #24]	@ (80101dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80101c4:	4906      	ldr	r1, [pc, #24]	@ (80101e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 80101c6:	681a      	ldr	r2, [r3, #0]
 80101c8:	60c8      	str	r0, [r1, #12]
 80101ca:	b10a      	cbz	r2, 80101d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 80101cc:	4803      	ldr	r0, [pc, #12]	@ (80101dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80101ce:	bd08      	pop	{r3, pc}
 80101d0:	4a04      	ldr	r2, [pc, #16]	@ (80101e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 80101d2:	4802      	ldr	r0, [pc, #8]	@ (80101dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 80101d4:	6812      	ldr	r2, [r2, #0]
 80101d6:	601a      	str	r2, [r3, #0]
 80101d8:	bd08      	pop	{r3, pc}
 80101da:	bf00      	nop
 80101dc:	2000040c 	.word	0x2000040c
 80101e0:	20000424 	.word	0x20000424
 80101e4:	20000408 	.word	0x20000408

080101e8 <_Header__max_serialized_size>:
 80101e8:	b500      	push	{lr}
 80101ea:	b083      	sub	sp, #12
 80101ec:	2301      	movs	r3, #1
 80101ee:	2100      	movs	r1, #0
 80101f0:	f10d 0007 	add.w	r0, sp, #7
 80101f4:	f88d 3007 	strb.w	r3, [sp, #7]
 80101f8:	f000 f9fc 	bl	80105f4 <max_serialized_size_builtin_interfaces__msg__Time>
 80101fc:	b003      	add	sp, #12
 80101fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8010202:	bf00      	nop

08010204 <get_serialized_size_std_msgs__msg__Header>:
 8010204:	b570      	push	{r4, r5, r6, lr}
 8010206:	4605      	mov	r5, r0
 8010208:	b168      	cbz	r0, 8010226 <get_serialized_size_std_msgs__msg__Header+0x22>
 801020a:	460c      	mov	r4, r1
 801020c:	f000 f9a2 	bl	8010554 <get_serialized_size_builtin_interfaces__msg__Time>
 8010210:	1826      	adds	r6, r4, r0
 8010212:	2104      	movs	r1, #4
 8010214:	4630      	mov	r0, r6
 8010216:	f7fd ffe3 	bl	800e1e0 <ucdr_alignment>
 801021a:	68eb      	ldr	r3, [r5, #12]
 801021c:	f1c4 0405 	rsb	r4, r4, #5
 8010220:	441c      	add	r4, r3
 8010222:	4404      	add	r4, r0
 8010224:	19a0      	adds	r0, r4, r6
 8010226:	bd70      	pop	{r4, r5, r6, pc}

08010228 <_Header__cdr_deserialize>:
 8010228:	b5f0      	push	{r4, r5, r6, r7, lr}
 801022a:	460c      	mov	r4, r1
 801022c:	b083      	sub	sp, #12
 801022e:	b1e1      	cbz	r1, 801026a <_Header__cdr_deserialize+0x42>
 8010230:	4606      	mov	r6, r0
 8010232:	f000 f9f3 	bl	801061c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010236:	6843      	ldr	r3, [r0, #4]
 8010238:	4621      	mov	r1, r4
 801023a:	68db      	ldr	r3, [r3, #12]
 801023c:	4630      	mov	r0, r6
 801023e:	4798      	blx	r3
 8010240:	6927      	ldr	r7, [r4, #16]
 8010242:	68a1      	ldr	r1, [r4, #8]
 8010244:	ab01      	add	r3, sp, #4
 8010246:	463a      	mov	r2, r7
 8010248:	4630      	mov	r0, r6
 801024a:	f000 ff75 	bl	8011138 <ucdr_deserialize_sequence_char>
 801024e:	9b01      	ldr	r3, [sp, #4]
 8010250:	4605      	mov	r5, r0
 8010252:	b920      	cbnz	r0, 801025e <_Header__cdr_deserialize+0x36>
 8010254:	429f      	cmp	r7, r3
 8010256:	d30c      	bcc.n	8010272 <_Header__cdr_deserialize+0x4a>
 8010258:	4628      	mov	r0, r5
 801025a:	b003      	add	sp, #12
 801025c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801025e:	b103      	cbz	r3, 8010262 <_Header__cdr_deserialize+0x3a>
 8010260:	3b01      	subs	r3, #1
 8010262:	4628      	mov	r0, r5
 8010264:	60e3      	str	r3, [r4, #12]
 8010266:	b003      	add	sp, #12
 8010268:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801026a:	460d      	mov	r5, r1
 801026c:	4628      	mov	r0, r5
 801026e:	b003      	add	sp, #12
 8010270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010272:	2101      	movs	r1, #1
 8010274:	75b0      	strb	r0, [r6, #22]
 8010276:	7571      	strb	r1, [r6, #21]
 8010278:	60e0      	str	r0, [r4, #12]
 801027a:	4630      	mov	r0, r6
 801027c:	f7fd ffc6 	bl	800e20c <ucdr_align_to>
 8010280:	4630      	mov	r0, r6
 8010282:	9901      	ldr	r1, [sp, #4]
 8010284:	f7fd fff8 	bl	800e278 <ucdr_advance_buffer>
 8010288:	4628      	mov	r0, r5
 801028a:	b003      	add	sp, #12
 801028c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801028e:	bf00      	nop

08010290 <_Header__cdr_serialize>:
 8010290:	b1f8      	cbz	r0, 80102d2 <_Header__cdr_serialize+0x42>
 8010292:	b570      	push	{r4, r5, r6, lr}
 8010294:	4604      	mov	r4, r0
 8010296:	460d      	mov	r5, r1
 8010298:	f000 f9c0 	bl	801061c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801029c:	6843      	ldr	r3, [r0, #4]
 801029e:	4629      	mov	r1, r5
 80102a0:	689b      	ldr	r3, [r3, #8]
 80102a2:	4620      	mov	r0, r4
 80102a4:	4798      	blx	r3
 80102a6:	68a6      	ldr	r6, [r4, #8]
 80102a8:	b156      	cbz	r6, 80102c0 <_Header__cdr_serialize+0x30>
 80102aa:	4630      	mov	r0, r6
 80102ac:	f7ef fff8 	bl	80002a0 <strlen>
 80102b0:	4631      	mov	r1, r6
 80102b2:	60e0      	str	r0, [r4, #12]
 80102b4:	1c42      	adds	r2, r0, #1
 80102b6:	4628      	mov	r0, r5
 80102b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80102bc:	f000 bf2a 	b.w	8011114 <ucdr_serialize_sequence_char>
 80102c0:	4630      	mov	r0, r6
 80102c2:	60e0      	str	r0, [r4, #12]
 80102c4:	4632      	mov	r2, r6
 80102c6:	4631      	mov	r1, r6
 80102c8:	4628      	mov	r0, r5
 80102ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80102ce:	f000 bf21 	b.w	8011114 <ucdr_serialize_sequence_char>
 80102d2:	4770      	bx	lr

080102d4 <_Header__get_serialized_size>:
 80102d4:	b538      	push	{r3, r4, r5, lr}
 80102d6:	4604      	mov	r4, r0
 80102d8:	b150      	cbz	r0, 80102f0 <_Header__get_serialized_size+0x1c>
 80102da:	2100      	movs	r1, #0
 80102dc:	f000 f93a 	bl	8010554 <get_serialized_size_builtin_interfaces__msg__Time>
 80102e0:	2104      	movs	r1, #4
 80102e2:	4605      	mov	r5, r0
 80102e4:	f7fd ff7c 	bl	800e1e0 <ucdr_alignment>
 80102e8:	68e4      	ldr	r4, [r4, #12]
 80102ea:	3405      	adds	r4, #5
 80102ec:	442c      	add	r4, r5
 80102ee:	4420      	add	r0, r4
 80102f0:	bd38      	pop	{r3, r4, r5, pc}
 80102f2:	bf00      	nop

080102f4 <max_serialized_size_std_msgs__msg__Header>:
 80102f4:	b510      	push	{r4, lr}
 80102f6:	2301      	movs	r3, #1
 80102f8:	4604      	mov	r4, r0
 80102fa:	7003      	strb	r3, [r0, #0]
 80102fc:	f000 f97a 	bl	80105f4 <max_serialized_size_builtin_interfaces__msg__Time>
 8010300:	2300      	movs	r3, #0
 8010302:	7023      	strb	r3, [r4, #0]
 8010304:	bd10      	pop	{r4, pc}
 8010306:	bf00      	nop

08010308 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8010308:	4800      	ldr	r0, [pc, #0]	@ (801030c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 801030a:	4770      	bx	lr
 801030c:	2000049c 	.word	0x2000049c

08010310 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 8010310:	4b04      	ldr	r3, [pc, #16]	@ (8010324 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 8010312:	681a      	ldr	r2, [r3, #0]
 8010314:	b10a      	cbz	r2, 801031a <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 8010316:	4803      	ldr	r0, [pc, #12]	@ (8010324 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 8010318:	4770      	bx	lr
 801031a:	4a03      	ldr	r2, [pc, #12]	@ (8010328 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 801031c:	4801      	ldr	r0, [pc, #4]	@ (8010324 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 801031e:	6812      	ldr	r2, [r2, #0]
 8010320:	601a      	str	r2, [r3, #0]
 8010322:	4770      	bx	lr
 8010324:	200004d0 	.word	0x200004d0
 8010328:	20000404 	.word	0x20000404

0801032c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 801032c:	4a02      	ldr	r2, [pc, #8]	@ (8010338 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 801032e:	4b03      	ldr	r3, [pc, #12]	@ (801033c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 8010330:	6812      	ldr	r2, [r2, #0]
 8010332:	601a      	str	r2, [r3, #0]
 8010334:	4770      	bx	lr
 8010336:	bf00      	nop
 8010338:	20000404 	.word	0x20000404
 801033c:	200004d0 	.word	0x200004d0

08010340 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 8010340:	6840      	ldr	r0, [r0, #4]
 8010342:	4770      	bx	lr

08010344 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 8010344:	6803      	ldr	r3, [r0, #0]
 8010346:	2058      	movs	r0, #88	@ 0x58
 8010348:	fb00 3001 	mla	r0, r0, r1, r3
 801034c:	4770      	bx	lr
 801034e:	bf00      	nop

08010350 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 8010350:	b508      	push	{r3, lr}
 8010352:	6800      	ldr	r0, [r0, #0]
 8010354:	4613      	mov	r3, r2
 8010356:	2258      	movs	r2, #88	@ 0x58
 8010358:	fb02 0101 	mla	r1, r2, r1, r0
 801035c:	4618      	mov	r0, r3
 801035e:	f00c fdc0 	bl	801cee2 <memcpy>
 8010362:	bd08      	pop	{r3, pc}

08010364 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 8010364:	b508      	push	{r3, lr}
 8010366:	6800      	ldr	r0, [r0, #0]
 8010368:	468c      	mov	ip, r1
 801036a:	4611      	mov	r1, r2
 801036c:	2258      	movs	r2, #88	@ 0x58
 801036e:	fb02 000c 	mla	r0, r2, ip, r0
 8010372:	f00c fdb6 	bl	801cee2 <memcpy>
 8010376:	bd08      	pop	{r3, pc}

08010378 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 8010378:	f008 bea4 	b.w	80190c4 <tf2_msgs__msg__TFMessage__init>

0801037c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 801037c:	f008 beb2 	b.w	80190e4 <tf2_msgs__msg__TFMessage__fini>

08010380 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 8010380:	b538      	push	{r3, r4, r5, lr}
 8010382:	4604      	mov	r4, r0
 8010384:	460d      	mov	r5, r1
 8010386:	f000 fa0d 	bl	80107a4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 801038a:	4629      	mov	r1, r5
 801038c:	4620      	mov	r0, r4
 801038e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010392:	f000 b98f 	b.w	80106b4 <geometry_msgs__msg__TransformStamped__Sequence__init>
 8010396:	bf00      	nop

08010398 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 8010398:	6803      	ldr	r3, [r0, #0]
 801039a:	2058      	movs	r0, #88	@ 0x58
 801039c:	fb00 3001 	mla	r0, r0, r1, r3
 80103a0:	4770      	bx	lr
 80103a2:	bf00      	nop

080103a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 80103a4:	b508      	push	{r3, lr}
 80103a6:	f000 fb0f 	bl	80109c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80103aa:	4b06      	ldr	r3, [pc, #24]	@ (80103c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 80103ac:	4906      	ldr	r1, [pc, #24]	@ (80103c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 80103ae:	681a      	ldr	r2, [r3, #0]
 80103b0:	60c8      	str	r0, [r1, #12]
 80103b2:	b10a      	cbz	r2, 80103b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 80103b4:	4803      	ldr	r0, [pc, #12]	@ (80103c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 80103b6:	bd08      	pop	{r3, pc}
 80103b8:	4a04      	ldr	r2, [pc, #16]	@ (80103cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 80103ba:	4802      	ldr	r0, [pc, #8]	@ (80103c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 80103bc:	6812      	ldr	r2, [r2, #0]
 80103be:	601a      	str	r2, [r3, #0]
 80103c0:	bd08      	pop	{r3, pc}
 80103c2:	bf00      	nop
 80103c4:	200004f0 	.word	0x200004f0
 80103c8:	20000508 	.word	0x20000508
 80103cc:	20000408 	.word	0x20000408

080103d0 <_TFMessage__max_serialized_size>:
 80103d0:	2000      	movs	r0, #0
 80103d2:	4770      	bx	lr

080103d4 <_TFMessage__cdr_deserialize>:
 80103d4:	b319      	cbz	r1, 801041e <_TFMessage__cdr_deserialize+0x4a>
 80103d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103d8:	460e      	mov	r6, r1
 80103da:	b083      	sub	sp, #12
 80103dc:	a901      	add	r1, sp, #4
 80103de:	4607      	mov	r7, r0
 80103e0:	f7fc ff80 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 80103e4:	9b01      	ldr	r3, [sp, #4]
 80103e6:	68b2      	ldr	r2, [r6, #8]
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d315      	bcc.n	8010418 <_TFMessage__cdr_deserialize+0x44>
 80103ec:	6073      	str	r3, [r6, #4]
 80103ee:	b18b      	cbz	r3, 8010414 <_TFMessage__cdr_deserialize+0x40>
 80103f0:	2400      	movs	r4, #0
 80103f2:	4625      	mov	r5, r4
 80103f4:	e002      	b.n	80103fc <_TFMessage__cdr_deserialize+0x28>
 80103f6:	9b01      	ldr	r3, [sp, #4]
 80103f8:	42ab      	cmp	r3, r5
 80103fa:	d90b      	bls.n	8010414 <_TFMessage__cdr_deserialize+0x40>
 80103fc:	f000 fc40 	bl	8010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010400:	6831      	ldr	r1, [r6, #0]
 8010402:	6843      	ldr	r3, [r0, #4]
 8010404:	4421      	add	r1, r4
 8010406:	68db      	ldr	r3, [r3, #12]
 8010408:	4638      	mov	r0, r7
 801040a:	4798      	blx	r3
 801040c:	3501      	adds	r5, #1
 801040e:	3458      	adds	r4, #88	@ 0x58
 8010410:	2800      	cmp	r0, #0
 8010412:	d1f0      	bne.n	80103f6 <_TFMessage__cdr_deserialize+0x22>
 8010414:	b003      	add	sp, #12
 8010416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010418:	2000      	movs	r0, #0
 801041a:	b003      	add	sp, #12
 801041c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801041e:	2000      	movs	r0, #0
 8010420:	4770      	bx	lr
 8010422:	bf00      	nop

08010424 <_TFMessage__cdr_serialize>:
 8010424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010428:	b1d8      	cbz	r0, 8010462 <_TFMessage__cdr_serialize+0x3e>
 801042a:	6847      	ldr	r7, [r0, #4]
 801042c:	460e      	mov	r6, r1
 801042e:	4605      	mov	r5, r0
 8010430:	4608      	mov	r0, r1
 8010432:	4639      	mov	r1, r7
 8010434:	f7fc fe2c 	bl	800d090 <ucdr_serialize_uint32_t>
 8010438:	4680      	mov	r8, r0
 801043a:	b190      	cbz	r0, 8010462 <_TFMessage__cdr_serialize+0x3e>
 801043c:	b19f      	cbz	r7, 8010466 <_TFMessage__cdr_serialize+0x42>
 801043e:	2400      	movs	r4, #0
 8010440:	f04f 0958 	mov.w	r9, #88	@ 0x58
 8010444:	e002      	b.n	801044c <_TFMessage__cdr_serialize+0x28>
 8010446:	3401      	adds	r4, #1
 8010448:	42a7      	cmp	r7, r4
 801044a:	d00c      	beq.n	8010466 <_TFMessage__cdr_serialize+0x42>
 801044c:	f000 fc18 	bl	8010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010450:	682a      	ldr	r2, [r5, #0]
 8010452:	6843      	ldr	r3, [r0, #4]
 8010454:	4631      	mov	r1, r6
 8010456:	689b      	ldr	r3, [r3, #8]
 8010458:	fb09 2004 	mla	r0, r9, r4, r2
 801045c:	4798      	blx	r3
 801045e:	2800      	cmp	r0, #0
 8010460:	d1f1      	bne.n	8010446 <_TFMessage__cdr_serialize+0x22>
 8010462:	f04f 0800 	mov.w	r8, #0
 8010466:	4640      	mov	r0, r8
 8010468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801046c <get_serialized_size_tf2_msgs__msg__TFMessage>:
 801046c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010470:	4606      	mov	r6, r0
 8010472:	b338      	cbz	r0, 80104c4 <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 8010474:	4689      	mov	r9, r1
 8010476:	4648      	mov	r0, r9
 8010478:	2104      	movs	r1, #4
 801047a:	6877      	ldr	r7, [r6, #4]
 801047c:	f7fd feb0 	bl	800e1e0 <ucdr_alignment>
 8010480:	f109 0504 	add.w	r5, r9, #4
 8010484:	4405      	add	r5, r0
 8010486:	b1df      	cbz	r7, 80104c0 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 8010488:	f04f 0a00 	mov.w	sl, #0
 801048c:	f04f 0858 	mov.w	r8, #88	@ 0x58
 8010490:	f000 fbf6 	bl	8010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010494:	6832      	ldr	r2, [r6, #0]
 8010496:	6843      	ldr	r3, [r0, #4]
 8010498:	4629      	mov	r1, r5
 801049a:	fb08 200a 	mla	r0, r8, sl, r2
 801049e:	695b      	ldr	r3, [r3, #20]
 80104a0:	4798      	blx	r3
 80104a2:	2804      	cmp	r0, #4
 80104a4:	4601      	mov	r1, r0
 80104a6:	4604      	mov	r4, r0
 80104a8:	bf28      	it	cs
 80104aa:	2104      	movcs	r1, #4
 80104ac:	4628      	mov	r0, r5
 80104ae:	f7fd fe97 	bl	800e1e0 <ucdr_alignment>
 80104b2:	f10a 0a01 	add.w	sl, sl, #1
 80104b6:	442c      	add	r4, r5
 80104b8:	4557      	cmp	r7, sl
 80104ba:	eb00 0504 	add.w	r5, r0, r4
 80104be:	d1e7      	bne.n	8010490 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 80104c0:	eba5 0009 	sub.w	r0, r5, r9
 80104c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080104c8 <_TFMessage__get_serialized_size>:
 80104c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104cc:	4607      	mov	r7, r0
 80104ce:	b330      	cbz	r0, 801051e <_TFMessage__get_serialized_size+0x56>
 80104d0:	2104      	movs	r1, #4
 80104d2:	2000      	movs	r0, #0
 80104d4:	f8d7 8004 	ldr.w	r8, [r7, #4]
 80104d8:	f7fd fe82 	bl	800e1e0 <ucdr_alignment>
 80104dc:	1d05      	adds	r5, r0, #4
 80104de:	f1b8 0f00 	cmp.w	r8, #0
 80104e2:	d019      	beq.n	8010518 <_TFMessage__get_serialized_size+0x50>
 80104e4:	2600      	movs	r6, #0
 80104e6:	f04f 0958 	mov.w	r9, #88	@ 0x58
 80104ea:	f000 fbc9 	bl	8010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80104ee:	683a      	ldr	r2, [r7, #0]
 80104f0:	6843      	ldr	r3, [r0, #4]
 80104f2:	4629      	mov	r1, r5
 80104f4:	fb09 2006 	mla	r0, r9, r6, r2
 80104f8:	695b      	ldr	r3, [r3, #20]
 80104fa:	4798      	blx	r3
 80104fc:	2804      	cmp	r0, #4
 80104fe:	4601      	mov	r1, r0
 8010500:	4604      	mov	r4, r0
 8010502:	bf28      	it	cs
 8010504:	2104      	movcs	r1, #4
 8010506:	4628      	mov	r0, r5
 8010508:	f7fd fe6a 	bl	800e1e0 <ucdr_alignment>
 801050c:	3601      	adds	r6, #1
 801050e:	442c      	add	r4, r5
 8010510:	45b0      	cmp	r8, r6
 8010512:	eb00 0504 	add.w	r5, r0, r4
 8010516:	d1e8      	bne.n	80104ea <_TFMessage__get_serialized_size+0x22>
 8010518:	4628      	mov	r0, r5
 801051a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801051e:	4605      	mov	r5, r0
 8010520:	4628      	mov	r0, r5
 8010522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010526:	bf00      	nop

08010528 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 8010528:	4800      	ldr	r0, [pc, #0]	@ (801052c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 801052a:	4770      	bx	lr
 801052c:	20000544 	.word	0x20000544

08010530 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8010530:	f008 be0c 	b.w	801914c <builtin_interfaces__msg__Time__init>

08010534 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8010534:	f008 be0e 	b.w	8019154 <builtin_interfaces__msg__Time__fini>

08010538 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8010538:	4b04      	ldr	r3, [pc, #16]	@ (801054c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 801053a:	681a      	ldr	r2, [r3, #0]
 801053c:	b10a      	cbz	r2, 8010542 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 801053e:	4803      	ldr	r0, [pc, #12]	@ (801054c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010540:	4770      	bx	lr
 8010542:	4a03      	ldr	r2, [pc, #12]	@ (8010550 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8010544:	4801      	ldr	r0, [pc, #4]	@ (801054c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8010546:	6812      	ldr	r2, [r2, #0]
 8010548:	601a      	str	r2, [r3, #0]
 801054a:	4770      	bx	lr
 801054c:	20000578 	.word	0x20000578
 8010550:	20000408 	.word	0x20000408

08010554 <get_serialized_size_builtin_interfaces__msg__Time>:
 8010554:	b180      	cbz	r0, 8010578 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8010556:	b538      	push	{r3, r4, r5, lr}
 8010558:	460d      	mov	r5, r1
 801055a:	4628      	mov	r0, r5
 801055c:	2104      	movs	r1, #4
 801055e:	f7fd fe3f 	bl	800e1e0 <ucdr_alignment>
 8010562:	2104      	movs	r1, #4
 8010564:	186c      	adds	r4, r5, r1
 8010566:	4404      	add	r4, r0
 8010568:	4620      	mov	r0, r4
 801056a:	f7fd fe39 	bl	800e1e0 <ucdr_alignment>
 801056e:	f1c5 0504 	rsb	r5, r5, #4
 8010572:	4405      	add	r5, r0
 8010574:	1928      	adds	r0, r5, r4
 8010576:	bd38      	pop	{r3, r4, r5, pc}
 8010578:	4770      	bx	lr
 801057a:	bf00      	nop

0801057c <_Time__cdr_deserialize>:
 801057c:	b538      	push	{r3, r4, r5, lr}
 801057e:	460c      	mov	r4, r1
 8010580:	b141      	cbz	r1, 8010594 <_Time__cdr_deserialize+0x18>
 8010582:	4605      	mov	r5, r0
 8010584:	f7fd fa30 	bl	800d9e8 <ucdr_deserialize_int32_t>
 8010588:	1d21      	adds	r1, r4, #4
 801058a:	4628      	mov	r0, r5
 801058c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010590:	f7fc bea8 	b.w	800d2e4 <ucdr_deserialize_uint32_t>
 8010594:	4608      	mov	r0, r1
 8010596:	bd38      	pop	{r3, r4, r5, pc}

08010598 <_Time__cdr_serialize>:
 8010598:	b160      	cbz	r0, 80105b4 <_Time__cdr_serialize+0x1c>
 801059a:	b538      	push	{r3, r4, r5, lr}
 801059c:	460d      	mov	r5, r1
 801059e:	4604      	mov	r4, r0
 80105a0:	6801      	ldr	r1, [r0, #0]
 80105a2:	4628      	mov	r0, r5
 80105a4:	f7fd f986 	bl	800d8b4 <ucdr_serialize_int32_t>
 80105a8:	6861      	ldr	r1, [r4, #4]
 80105aa:	4628      	mov	r0, r5
 80105ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105b0:	f7fc bd6e 	b.w	800d090 <ucdr_serialize_uint32_t>
 80105b4:	4770      	bx	lr
 80105b6:	bf00      	nop

080105b8 <_Time__get_serialized_size>:
 80105b8:	b160      	cbz	r0, 80105d4 <_Time__get_serialized_size+0x1c>
 80105ba:	b510      	push	{r4, lr}
 80105bc:	2104      	movs	r1, #4
 80105be:	2000      	movs	r0, #0
 80105c0:	f7fd fe0e 	bl	800e1e0 <ucdr_alignment>
 80105c4:	1d04      	adds	r4, r0, #4
 80105c6:	2104      	movs	r1, #4
 80105c8:	4620      	mov	r0, r4
 80105ca:	f7fd fe09 	bl	800e1e0 <ucdr_alignment>
 80105ce:	3004      	adds	r0, #4
 80105d0:	4420      	add	r0, r4
 80105d2:	bd10      	pop	{r4, pc}
 80105d4:	4770      	bx	lr
 80105d6:	bf00      	nop

080105d8 <_Time__max_serialized_size>:
 80105d8:	b510      	push	{r4, lr}
 80105da:	2104      	movs	r1, #4
 80105dc:	2000      	movs	r0, #0
 80105de:	f7fd fdff 	bl	800e1e0 <ucdr_alignment>
 80105e2:	1d04      	adds	r4, r0, #4
 80105e4:	2104      	movs	r1, #4
 80105e6:	4620      	mov	r0, r4
 80105e8:	f7fd fdfa 	bl	800e1e0 <ucdr_alignment>
 80105ec:	3004      	adds	r0, #4
 80105ee:	4420      	add	r0, r4
 80105f0:	bd10      	pop	{r4, pc}
 80105f2:	bf00      	nop

080105f4 <max_serialized_size_builtin_interfaces__msg__Time>:
 80105f4:	b538      	push	{r3, r4, r5, lr}
 80105f6:	460c      	mov	r4, r1
 80105f8:	2301      	movs	r3, #1
 80105fa:	7003      	strb	r3, [r0, #0]
 80105fc:	2104      	movs	r1, #4
 80105fe:	4620      	mov	r0, r4
 8010600:	f7fd fdee 	bl	800e1e0 <ucdr_alignment>
 8010604:	2104      	movs	r1, #4
 8010606:	1863      	adds	r3, r4, r1
 8010608:	18c5      	adds	r5, r0, r3
 801060a:	4628      	mov	r0, r5
 801060c:	f7fd fde8 	bl	800e1e0 <ucdr_alignment>
 8010610:	f1c4 0404 	rsb	r4, r4, #4
 8010614:	4420      	add	r0, r4
 8010616:	4428      	add	r0, r5
 8010618:	bd38      	pop	{r3, r4, r5, pc}
 801061a:	bf00      	nop

0801061c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 801061c:	4800      	ldr	r0, [pc, #0]	@ (8010620 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 801061e:	4770      	bx	lr
 8010620:	20000608 	.word	0x20000608

08010624 <geometry_msgs__msg__TransformStamped__init>:
 8010624:	b398      	cbz	r0, 801068e <geometry_msgs__msg__TransformStamped__init+0x6a>
 8010626:	b570      	push	{r4, r5, r6, lr}
 8010628:	4604      	mov	r4, r0
 801062a:	f008 fc63 	bl	8018ef4 <std_msgs__msg__Header__init>
 801062e:	b160      	cbz	r0, 801064a <geometry_msgs__msg__TransformStamped__init+0x26>
 8010630:	f104 0514 	add.w	r5, r4, #20
 8010634:	4628      	mov	r0, r5
 8010636:	f008 fbb3 	bl	8018da0 <rosidl_runtime_c__String__init>
 801063a:	b1e8      	cbz	r0, 8010678 <geometry_msgs__msg__TransformStamped__init+0x54>
 801063c:	f104 0620 	add.w	r6, r4, #32
 8010640:	4630      	mov	r0, r6
 8010642:	f008 ff33 	bl	80194ac <geometry_msgs__msg__Transform__init>
 8010646:	b168      	cbz	r0, 8010664 <geometry_msgs__msg__TransformStamped__init+0x40>
 8010648:	bd70      	pop	{r4, r5, r6, pc}
 801064a:	4620      	mov	r0, r4
 801064c:	f008 fc72 	bl	8018f34 <std_msgs__msg__Header__fini>
 8010650:	f104 0014 	add.w	r0, r4, #20
 8010654:	f008 fbbe 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010658:	f104 0020 	add.w	r0, r4, #32
 801065c:	f008 ff46 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 8010660:	2000      	movs	r0, #0
 8010662:	bd70      	pop	{r4, r5, r6, pc}
 8010664:	4620      	mov	r0, r4
 8010666:	f008 fc65 	bl	8018f34 <std_msgs__msg__Header__fini>
 801066a:	4628      	mov	r0, r5
 801066c:	f008 fbb2 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010670:	4630      	mov	r0, r6
 8010672:	f008 ff3b 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 8010676:	e7f3      	b.n	8010660 <geometry_msgs__msg__TransformStamped__init+0x3c>
 8010678:	4620      	mov	r0, r4
 801067a:	f008 fc5b 	bl	8018f34 <std_msgs__msg__Header__fini>
 801067e:	4628      	mov	r0, r5
 8010680:	f008 fba8 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010684:	f104 0020 	add.w	r0, r4, #32
 8010688:	f008 ff30 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 801068c:	e7e8      	b.n	8010660 <geometry_msgs__msg__TransformStamped__init+0x3c>
 801068e:	2000      	movs	r0, #0
 8010690:	4770      	bx	lr
 8010692:	bf00      	nop

08010694 <geometry_msgs__msg__TransformStamped__fini>:
 8010694:	b168      	cbz	r0, 80106b2 <geometry_msgs__msg__TransformStamped__fini+0x1e>
 8010696:	b510      	push	{r4, lr}
 8010698:	4604      	mov	r4, r0
 801069a:	f008 fc4b 	bl	8018f34 <std_msgs__msg__Header__fini>
 801069e:	f104 0014 	add.w	r0, r4, #20
 80106a2:	f008 fb97 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 80106a6:	f104 0020 	add.w	r0, r4, #32
 80106aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106ae:	f008 bf1d 	b.w	80194ec <geometry_msgs__msg__Transform__fini>
 80106b2:	4770      	bx	lr

080106b4 <geometry_msgs__msg__TransformStamped__Sequence__init>:
 80106b4:	2800      	cmp	r0, #0
 80106b6:	d072      	beq.n	801079e <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 80106b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106bc:	b087      	sub	sp, #28
 80106be:	460e      	mov	r6, r1
 80106c0:	4607      	mov	r7, r0
 80106c2:	a801      	add	r0, sp, #4
 80106c4:	f7fe ff24 	bl	800f510 <rcutils_get_default_allocator>
 80106c8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80106cc:	2e00      	cmp	r6, #0
 80106ce:	d049      	beq.n	8010764 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 80106d0:	9b04      	ldr	r3, [sp, #16]
 80106d2:	464a      	mov	r2, r9
 80106d4:	2158      	movs	r1, #88	@ 0x58
 80106d6:	4630      	mov	r0, r6
 80106d8:	4798      	blx	r3
 80106da:	4680      	mov	r8, r0
 80106dc:	2800      	cmp	r0, #0
 80106de:	d03f      	beq.n	8010760 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 80106e0:	4605      	mov	r5, r0
 80106e2:	2400      	movs	r4, #0
 80106e4:	e012      	b.n	801070c <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 80106e6:	f105 0a14 	add.w	sl, r5, #20
 80106ea:	4650      	mov	r0, sl
 80106ec:	f008 fb58 	bl	8018da0 <rosidl_runtime_c__String__init>
 80106f0:	2800      	cmp	r0, #0
 80106f2:	d03f      	beq.n	8010774 <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 80106f4:	f105 0b20 	add.w	fp, r5, #32
 80106f8:	4658      	mov	r0, fp
 80106fa:	f008 fed7 	bl	80194ac <geometry_msgs__msg__Transform__init>
 80106fe:	2800      	cmp	r0, #0
 8010700:	d043      	beq.n	801078a <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 8010702:	3401      	adds	r4, #1
 8010704:	42a6      	cmp	r6, r4
 8010706:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 801070a:	d02c      	beq.n	8010766 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 801070c:	4628      	mov	r0, r5
 801070e:	f008 fbf1 	bl	8018ef4 <std_msgs__msg__Header__init>
 8010712:	2800      	cmp	r0, #0
 8010714:	d1e7      	bne.n	80106e6 <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 8010716:	4628      	mov	r0, r5
 8010718:	f008 fc0c 	bl	8018f34 <std_msgs__msg__Header__fini>
 801071c:	f105 0014 	add.w	r0, r5, #20
 8010720:	f008 fb58 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010724:	f105 0020 	add.w	r0, r5, #32
 8010728:	f008 fee0 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 801072c:	42a6      	cmp	r6, r4
 801072e:	d91a      	bls.n	8010766 <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 8010730:	b194      	cbz	r4, 8010758 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 8010732:	2358      	movs	r3, #88	@ 0x58
 8010734:	fb03 8404 	mla	r4, r3, r4, r8
 8010738:	3c58      	subs	r4, #88	@ 0x58
 801073a:	4620      	mov	r0, r4
 801073c:	f008 fbfa 	bl	8018f34 <std_msgs__msg__Header__fini>
 8010740:	f104 0014 	add.w	r0, r4, #20
 8010744:	f008 fb46 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010748:	f104 0020 	add.w	r0, r4, #32
 801074c:	f008 fece 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 8010750:	4544      	cmp	r4, r8
 8010752:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 8010756:	d1f0      	bne.n	801073a <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 8010758:	9b02      	ldr	r3, [sp, #8]
 801075a:	4649      	mov	r1, r9
 801075c:	4640      	mov	r0, r8
 801075e:	4798      	blx	r3
 8010760:	2000      	movs	r0, #0
 8010762:	e004      	b.n	801076e <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 8010764:	46b0      	mov	r8, r6
 8010766:	e9c7 8600 	strd	r8, r6, [r7]
 801076a:	60be      	str	r6, [r7, #8]
 801076c:	2001      	movs	r0, #1
 801076e:	b007      	add	sp, #28
 8010770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010774:	4628      	mov	r0, r5
 8010776:	f008 fbdd 	bl	8018f34 <std_msgs__msg__Header__fini>
 801077a:	4650      	mov	r0, sl
 801077c:	f008 fb2a 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010780:	f105 0020 	add.w	r0, r5, #32
 8010784:	f008 feb2 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 8010788:	e7d0      	b.n	801072c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 801078a:	4628      	mov	r0, r5
 801078c:	f008 fbd2 	bl	8018f34 <std_msgs__msg__Header__fini>
 8010790:	4650      	mov	r0, sl
 8010792:	f008 fb1f 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8010796:	4658      	mov	r0, fp
 8010798:	f008 fea8 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 801079c:	e7c6      	b.n	801072c <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 801079e:	2000      	movs	r0, #0
 80107a0:	4770      	bx	lr
 80107a2:	bf00      	nop

080107a4 <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 80107a4:	b360      	cbz	r0, 8010800 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 80107a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80107a8:	4606      	mov	r6, r0
 80107aa:	b087      	sub	sp, #28
 80107ac:	a801      	add	r0, sp, #4
 80107ae:	f7fe feaf 	bl	800f510 <rcutils_get_default_allocator>
 80107b2:	6833      	ldr	r3, [r6, #0]
 80107b4:	b1f3      	cbz	r3, 80107f4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 80107b6:	68b2      	ldr	r2, [r6, #8]
 80107b8:	b1a2      	cbz	r2, 80107e4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 80107ba:	2500      	movs	r5, #0
 80107bc:	2758      	movs	r7, #88	@ 0x58
 80107be:	fb07 3405 	mla	r4, r7, r5, r3
 80107c2:	4620      	mov	r0, r4
 80107c4:	b1c4      	cbz	r4, 80107f8 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 80107c6:	f008 fbb5 	bl	8018f34 <std_msgs__msg__Header__fini>
 80107ca:	f104 0014 	add.w	r0, r4, #20
 80107ce:	f008 fb01 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 80107d2:	f104 0020 	add.w	r0, r4, #32
 80107d6:	f008 fe89 	bl	80194ec <geometry_msgs__msg__Transform__fini>
 80107da:	68b2      	ldr	r2, [r6, #8]
 80107dc:	6833      	ldr	r3, [r6, #0]
 80107de:	3501      	adds	r5, #1
 80107e0:	4295      	cmp	r5, r2
 80107e2:	d3ec      	bcc.n	80107be <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 80107e4:	4618      	mov	r0, r3
 80107e6:	9a02      	ldr	r2, [sp, #8]
 80107e8:	9905      	ldr	r1, [sp, #20]
 80107ea:	4790      	blx	r2
 80107ec:	2300      	movs	r3, #0
 80107ee:	e9c6 3300 	strd	r3, r3, [r6]
 80107f2:	60b3      	str	r3, [r6, #8]
 80107f4:	b007      	add	sp, #28
 80107f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107f8:	3501      	adds	r5, #1
 80107fa:	4295      	cmp	r5, r2
 80107fc:	d3df      	bcc.n	80107be <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 80107fe:	e7f1      	b.n	80107e4 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 8010800:	4770      	bx	lr
 8010802:	bf00      	nop

08010804 <geometry_msgs__msg__Twist__get_type_hash>:
 8010804:	4800      	ldr	r0, [pc, #0]	@ (8010808 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 8010806:	4770      	bx	lr
 8010808:	2000063c 	.word	0x2000063c

0801080c <geometry_msgs__msg__Twist__get_type_description>:
 801080c:	b510      	push	{r4, lr}
 801080e:	4c08      	ldr	r4, [pc, #32]	@ (8010830 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 8010810:	7820      	ldrb	r0, [r4, #0]
 8010812:	b108      	cbz	r0, 8010818 <geometry_msgs__msg__Twist__get_type_description+0xc>
 8010814:	4807      	ldr	r0, [pc, #28]	@ (8010834 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 8010816:	bd10      	pop	{r4, pc}
 8010818:	f000 f86c 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 801081c:	300c      	adds	r0, #12
 801081e:	c807      	ldmia	r0, {r0, r1, r2}
 8010820:	4b05      	ldr	r3, [pc, #20]	@ (8010838 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 8010822:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010826:	2301      	movs	r3, #1
 8010828:	4802      	ldr	r0, [pc, #8]	@ (8010834 <geometry_msgs__msg__Twist__get_type_description+0x28>)
 801082a:	7023      	strb	r3, [r4, #0]
 801082c:	bd10      	pop	{r4, pc}
 801082e:	bf00      	nop
 8010830:	20011041 	.word	0x20011041
 8010834:	0802026c 	.word	0x0802026c
 8010838:	200006e4 	.word	0x200006e4

0801083c <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 801083c:	4800      	ldr	r0, [pc, #0]	@ (8010840 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 801083e:	4770      	bx	lr
 8010840:	08020248 	.word	0x08020248

08010844 <geometry_msgs__msg__Twist__get_type_description_sources>:
 8010844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010846:	4e0f      	ldr	r6, [pc, #60]	@ (8010884 <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8010848:	7837      	ldrb	r7, [r6, #0]
 801084a:	b10f      	cbz	r7, 8010850 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 801084c:	480e      	ldr	r0, [pc, #56]	@ (8010888 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 801084e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010850:	4d0e      	ldr	r5, [pc, #56]	@ (801088c <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 8010852:	4c0f      	ldr	r4, [pc, #60]	@ (8010890 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 8010854:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010856:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801085a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801085c:	682b      	ldr	r3, [r5, #0]
 801085e:	f844 3b04 	str.w	r3, [r4], #4
 8010862:	4638      	mov	r0, r7
 8010864:	f000 f852 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010868:	2301      	movs	r3, #1
 801086a:	4684      	mov	ip, r0
 801086c:	7033      	strb	r3, [r6, #0]
 801086e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010874:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010878:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801087a:	f8dc 3000 	ldr.w	r3, [ip]
 801087e:	4802      	ldr	r0, [pc, #8]	@ (8010888 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010880:	6023      	str	r3, [r4, #0]
 8010882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010884:	20011040 	.word	0x20011040
 8010888:	0802023c 	.word	0x0802023c
 801088c:	08020248 	.word	0x08020248
 8010890:	20010ff8 	.word	0x20010ff8

08010894 <geometry_msgs__msg__Twist__init>:
 8010894:	b1d8      	cbz	r0, 80108ce <geometry_msgs__msg__Twist__init+0x3a>
 8010896:	b538      	push	{r3, r4, r5, lr}
 8010898:	4604      	mov	r4, r0
 801089a:	f000 f857 	bl	801094c <geometry_msgs__msg__Vector3__init>
 801089e:	b130      	cbz	r0, 80108ae <geometry_msgs__msg__Twist__init+0x1a>
 80108a0:	f104 0518 	add.w	r5, r4, #24
 80108a4:	4628      	mov	r0, r5
 80108a6:	f000 f851 	bl	801094c <geometry_msgs__msg__Vector3__init>
 80108aa:	b148      	cbz	r0, 80108c0 <geometry_msgs__msg__Twist__init+0x2c>
 80108ac:	bd38      	pop	{r3, r4, r5, pc}
 80108ae:	4620      	mov	r0, r4
 80108b0:	f000 f850 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80108b4:	f104 0018 	add.w	r0, r4, #24
 80108b8:	f000 f84c 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80108bc:	2000      	movs	r0, #0
 80108be:	bd38      	pop	{r3, r4, r5, pc}
 80108c0:	4620      	mov	r0, r4
 80108c2:	f000 f847 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80108c6:	4628      	mov	r0, r5
 80108c8:	f000 f844 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80108cc:	e7f6      	b.n	80108bc <geometry_msgs__msg__Twist__init+0x28>
 80108ce:	2000      	movs	r0, #0
 80108d0:	4770      	bx	lr
 80108d2:	bf00      	nop

080108d4 <geometry_msgs__msg__Twist__fini>:
 80108d4:	b148      	cbz	r0, 80108ea <geometry_msgs__msg__Twist__fini+0x16>
 80108d6:	b510      	push	{r4, lr}
 80108d8:	4604      	mov	r4, r0
 80108da:	f000 f83b 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80108de:	f104 0018 	add.w	r0, r4, #24
 80108e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108e6:	f000 b835 	b.w	8010954 <geometry_msgs__msg__Vector3__fini>
 80108ea:	4770      	bx	lr

080108ec <geometry_msgs__msg__Vector3__get_type_hash>:
 80108ec:	4800      	ldr	r0, [pc, #0]	@ (80108f0 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80108ee:	4770      	bx	lr
 80108f0:	200007c4 	.word	0x200007c4

080108f4 <geometry_msgs__msg__Vector3__get_type_description>:
 80108f4:	4b03      	ldr	r3, [pc, #12]	@ (8010904 <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 80108f6:	781a      	ldrb	r2, [r3, #0]
 80108f8:	b90a      	cbnz	r2, 80108fe <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80108fa:	2201      	movs	r2, #1
 80108fc:	701a      	strb	r2, [r3, #0]
 80108fe:	4802      	ldr	r0, [pc, #8]	@ (8010908 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 8010900:	4770      	bx	lr
 8010902:	bf00      	nop
 8010904:	20011069 	.word	0x20011069
 8010908:	080202c0 	.word	0x080202c0

0801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 801090c:	4800      	ldr	r0, [pc, #0]	@ (8010910 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 801090e:	4770      	bx	lr
 8010910:	0802029c 	.word	0x0802029c

08010914 <geometry_msgs__msg__Vector3__get_type_description_sources>:
 8010914:	4b09      	ldr	r3, [pc, #36]	@ (801093c <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 8010916:	781a      	ldrb	r2, [r3, #0]
 8010918:	b96a      	cbnz	r2, 8010936 <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 801091a:	b430      	push	{r4, r5}
 801091c:	4d08      	ldr	r5, [pc, #32]	@ (8010940 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 801091e:	4c09      	ldr	r4, [pc, #36]	@ (8010944 <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 8010920:	2201      	movs	r2, #1
 8010922:	701a      	strb	r2, [r3, #0]
 8010924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801092a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801092c:	682b      	ldr	r3, [r5, #0]
 801092e:	4806      	ldr	r0, [pc, #24]	@ (8010948 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010930:	6023      	str	r3, [r4, #0]
 8010932:	bc30      	pop	{r4, r5}
 8010934:	4770      	bx	lr
 8010936:	4804      	ldr	r0, [pc, #16]	@ (8010948 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 8010938:	4770      	bx	lr
 801093a:	bf00      	nop
 801093c:	20011068 	.word	0x20011068
 8010940:	0802029c 	.word	0x0802029c
 8010944:	20011044 	.word	0x20011044
 8010948:	08020290 	.word	0x08020290

0801094c <geometry_msgs__msg__Vector3__init>:
 801094c:	3800      	subs	r0, #0
 801094e:	bf18      	it	ne
 8010950:	2001      	movne	r0, #1
 8010952:	4770      	bx	lr

08010954 <geometry_msgs__msg__Vector3__fini>:
 8010954:	4770      	bx	lr
 8010956:	bf00      	nop

08010958 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010958:	2024      	movs	r0, #36	@ 0x24
 801095a:	4770      	bx	lr

0801095c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 801095c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010960:	4770      	bx	lr
 8010962:	bf00      	nop

08010964 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8010964:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010968:	e9d0 0100 	ldrd	r0, r1, [r0]
 801096c:	e9c2 0100 	strd	r0, r1, [r2]
 8010970:	4770      	bx	lr
 8010972:	bf00      	nop

08010974 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8010974:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010978:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801097c:	e9c0 2300 	strd	r2, r3, [r0]
 8010980:	4770      	bx	lr
 8010982:	bf00      	nop

08010984 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8010984:	f008 bcf0 	b.w	8019368 <geometry_msgs__msg__PoseWithCovariance__init>

08010988 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010988:	f008 bcfc 	b.w	8019384 <geometry_msgs__msg__PoseWithCovariance__fini>

0801098c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 801098c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010990:	4770      	bx	lr
 8010992:	bf00      	nop

08010994 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010994:	b508      	push	{r3, lr}
 8010996:	f008 fed3 	bl	8019740 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801099a:	4b06      	ldr	r3, [pc, #24]	@ (80109b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801099c:	4906      	ldr	r1, [pc, #24]	@ (80109b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 801099e:	681a      	ldr	r2, [r3, #0]
 80109a0:	60c8      	str	r0, [r1, #12]
 80109a2:	b10a      	cbz	r2, 80109a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 80109a4:	4803      	ldr	r0, [pc, #12]	@ (80109b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80109a6:	bd08      	pop	{r3, pc}
 80109a8:	4a04      	ldr	r2, [pc, #16]	@ (80109bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 80109aa:	4802      	ldr	r0, [pc, #8]	@ (80109b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 80109ac:	6812      	ldr	r2, [r2, #0]
 80109ae:	601a      	str	r2, [r3, #0]
 80109b0:	bd08      	pop	{r3, pc}
 80109b2:	bf00      	nop
 80109b4:	200009e8 	.word	0x200009e8
 80109b8:	20000a00 	.word	0x20000a00
 80109bc:	20000408 	.word	0x20000408

080109c0 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 80109c0:	f7ff be30 	b.w	8010624 <geometry_msgs__msg__TransformStamped__init>

080109c4 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 80109c4:	f7ff be66 	b.w	8010694 <geometry_msgs__msg__TransformStamped__fini>

080109c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 80109c8:	b510      	push	{r4, lr}
 80109ca:	f7ff fbf7 	bl	80101bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 80109ce:	4c08      	ldr	r4, [pc, #32]	@ (80109f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 80109d0:	60e0      	str	r0, [r4, #12]
 80109d2:	f008 fee3 	bl	801979c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 80109d6:	4b07      	ldr	r3, [pc, #28]	@ (80109f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80109d8:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 80109dc:	681a      	ldr	r2, [r3, #0]
 80109de:	b10a      	cbz	r2, 80109e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 80109e0:	4804      	ldr	r0, [pc, #16]	@ (80109f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80109e2:	bd10      	pop	{r4, pc}
 80109e4:	4a04      	ldr	r2, [pc, #16]	@ (80109f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 80109e6:	4803      	ldr	r0, [pc, #12]	@ (80109f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80109e8:	6812      	ldr	r2, [r2, #0]
 80109ea:	601a      	str	r2, [r3, #0]
 80109ec:	bd10      	pop	{r4, pc}
 80109ee:	bf00      	nop
 80109f0:	20000a90 	.word	0x20000a90
 80109f4:	20000a78 	.word	0x20000a78
 80109f8:	20000408 	.word	0x20000408

080109fc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80109fc:	2024      	movs	r0, #36	@ 0x24
 80109fe:	4770      	bx	lr

08010a00 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 8010a00:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010a04:	4770      	bx	lr
 8010a06:	bf00      	nop

08010a08 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 8010a08:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010a0c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010a10:	e9c2 0100 	strd	r0, r1, [r2]
 8010a14:	4770      	bx	lr
 8010a16:	bf00      	nop

08010a18 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 8010a18:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010a1c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010a20:	e9c0 2300 	strd	r2, r3, [r0]
 8010a24:	4770      	bx	lr
 8010a26:	bf00      	nop

08010a28 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 8010a28:	f008 be74 	b.w	8019714 <geometry_msgs__msg__TwistWithCovariance__init>

08010a2c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 8010a2c:	f008 be80 	b.w	8019730 <geometry_msgs__msg__TwistWithCovariance__fini>

08010a30 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 8010a30:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010a34:	4770      	bx	lr
 8010a36:	bf00      	nop

08010a38 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010a38:	b508      	push	{r3, lr}
 8010a3a:	f7fb ffb5 	bl	800c9a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010a3e:	4b06      	ldr	r3, [pc, #24]	@ (8010a58 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010a40:	4906      	ldr	r1, [pc, #24]	@ (8010a5c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 8010a42:	681a      	ldr	r2, [r3, #0]
 8010a44:	60c8      	str	r0, [r1, #12]
 8010a46:	b10a      	cbz	r2, 8010a4c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8010a48:	4803      	ldr	r0, [pc, #12]	@ (8010a58 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010a4a:	bd08      	pop	{r3, pc}
 8010a4c:	4a04      	ldr	r2, [pc, #16]	@ (8010a60 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 8010a4e:	4802      	ldr	r0, [pc, #8]	@ (8010a58 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010a50:	6812      	ldr	r2, [r2, #0]
 8010a52:	601a      	str	r2, [r3, #0]
 8010a54:	bd08      	pop	{r3, pc}
 8010a56:	bf00      	nop
 8010a58:	20000b44 	.word	0x20000b44
 8010a5c:	20000b5c 	.word	0x20000b5c
 8010a60:	20000408 	.word	0x20000408

08010a64 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010a64:	b538      	push	{r3, r4, r5, lr}
 8010a66:	b158      	cbz	r0, 8010a80 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010a68:	460d      	mov	r5, r1
 8010a6a:	f008 feaf 	bl	80197cc <get_serialized_size_geometry_msgs__msg__Pose>
 8010a6e:	182c      	adds	r4, r5, r0
 8010a70:	2108      	movs	r1, #8
 8010a72:	4620      	mov	r0, r4
 8010a74:	f7fd fbb4 	bl	800e1e0 <ucdr_alignment>
 8010a78:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010a7c:	4405      	add	r5, r0
 8010a7e:	1928      	adds	r0, r5, r4
 8010a80:	bd38      	pop	{r3, r4, r5, pc}
 8010a82:	bf00      	nop

08010a84 <_PoseWithCovariance__cdr_deserialize>:
 8010a84:	b538      	push	{r3, r4, r5, lr}
 8010a86:	460c      	mov	r4, r1
 8010a88:	b179      	cbz	r1, 8010aaa <_PoseWithCovariance__cdr_deserialize+0x26>
 8010a8a:	4605      	mov	r5, r0
 8010a8c:	f008 ff0a 	bl	80198a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010a90:	6843      	ldr	r3, [r0, #4]
 8010a92:	4621      	mov	r1, r4
 8010a94:	68db      	ldr	r3, [r3, #12]
 8010a96:	4628      	mov	r0, r5
 8010a98:	4798      	blx	r3
 8010a9a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010a9e:	4628      	mov	r0, r5
 8010aa0:	2224      	movs	r2, #36	@ 0x24
 8010aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010aa6:	f000 badf 	b.w	8011068 <ucdr_deserialize_array_double>
 8010aaa:	4608      	mov	r0, r1
 8010aac:	bd38      	pop	{r3, r4, r5, pc}
 8010aae:	bf00      	nop

08010ab0 <_PoseWithCovariance__cdr_serialize>:
 8010ab0:	b188      	cbz	r0, 8010ad6 <_PoseWithCovariance__cdr_serialize+0x26>
 8010ab2:	b538      	push	{r3, r4, r5, lr}
 8010ab4:	460d      	mov	r5, r1
 8010ab6:	4604      	mov	r4, r0
 8010ab8:	f008 fef4 	bl	80198a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010abc:	6843      	ldr	r3, [r0, #4]
 8010abe:	4629      	mov	r1, r5
 8010ac0:	689b      	ldr	r3, [r3, #8]
 8010ac2:	4620      	mov	r0, r4
 8010ac4:	4798      	blx	r3
 8010ac6:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010aca:	4628      	mov	r0, r5
 8010acc:	2224      	movs	r2, #36	@ 0x24
 8010ace:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ad2:	f000 ba75 	b.w	8010fc0 <ucdr_serialize_array_double>
 8010ad6:	4770      	bx	lr

08010ad8 <_PoseWithCovariance__get_serialized_size>:
 8010ad8:	b158      	cbz	r0, 8010af2 <_PoseWithCovariance__get_serialized_size+0x1a>
 8010ada:	b510      	push	{r4, lr}
 8010adc:	2100      	movs	r1, #0
 8010ade:	f008 fe75 	bl	80197cc <get_serialized_size_geometry_msgs__msg__Pose>
 8010ae2:	2108      	movs	r1, #8
 8010ae4:	4604      	mov	r4, r0
 8010ae6:	f7fd fb7b 	bl	800e1e0 <ucdr_alignment>
 8010aea:	4420      	add	r0, r4
 8010aec:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010af0:	bd10      	pop	{r4, pc}
 8010af2:	4770      	bx	lr

08010af4 <_PoseWithCovariance__max_serialized_size>:
 8010af4:	b510      	push	{r4, lr}
 8010af6:	b082      	sub	sp, #8
 8010af8:	2301      	movs	r3, #1
 8010afa:	2100      	movs	r1, #0
 8010afc:	f10d 0007 	add.w	r0, sp, #7
 8010b00:	f88d 3007 	strb.w	r3, [sp, #7]
 8010b04:	f008 fec0 	bl	8019888 <max_serialized_size_geometry_msgs__msg__Pose>
 8010b08:	2108      	movs	r1, #8
 8010b0a:	4604      	mov	r4, r0
 8010b0c:	f7fd fb68 	bl	800e1e0 <ucdr_alignment>
 8010b10:	4420      	add	r0, r4
 8010b12:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010b16:	b002      	add	sp, #8
 8010b18:	bd10      	pop	{r4, pc}
 8010b1a:	bf00      	nop

08010b1c <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010b1c:	b538      	push	{r3, r4, r5, lr}
 8010b1e:	2301      	movs	r3, #1
 8010b20:	7003      	strb	r3, [r0, #0]
 8010b22:	460c      	mov	r4, r1
 8010b24:	f008 feb0 	bl	8019888 <max_serialized_size_geometry_msgs__msg__Pose>
 8010b28:	1825      	adds	r5, r4, r0
 8010b2a:	2108      	movs	r1, #8
 8010b2c:	4628      	mov	r0, r5
 8010b2e:	f7fd fb57 	bl	800e1e0 <ucdr_alignment>
 8010b32:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010b36:	4420      	add	r0, r4
 8010b38:	4428      	add	r0, r5
 8010b3a:	bd38      	pop	{r3, r4, r5, pc}

08010b3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010b3c:	4800      	ldr	r0, [pc, #0]	@ (8010b40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 8010b3e:	4770      	bx	lr
 8010b40:	20000bd4 	.word	0x20000bd4

08010b44 <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 8010b44:	b570      	push	{r4, r5, r6, lr}
 8010b46:	4604      	mov	r4, r0
 8010b48:	b198      	cbz	r0, 8010b72 <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 8010b4a:	460d      	mov	r5, r1
 8010b4c:	f7ff fb5a 	bl	8010204 <get_serialized_size_std_msgs__msg__Header>
 8010b50:	182e      	adds	r6, r5, r0
 8010b52:	2104      	movs	r1, #4
 8010b54:	4630      	mov	r0, r6
 8010b56:	f7fd fb43 	bl	800e1e0 <ucdr_alignment>
 8010b5a:	69a3      	ldr	r3, [r4, #24]
 8010b5c:	4602      	mov	r2, r0
 8010b5e:	f104 0020 	add.w	r0, r4, #32
 8010b62:	1d5c      	adds	r4, r3, #5
 8010b64:	4414      	add	r4, r2
 8010b66:	4434      	add	r4, r6
 8010b68:	4621      	mov	r1, r4
 8010b6a:	f008 ff57 	bl	8019a1c <get_serialized_size_geometry_msgs__msg__Transform>
 8010b6e:	1b40      	subs	r0, r0, r5
 8010b70:	4420      	add	r0, r4
 8010b72:	bd70      	pop	{r4, r5, r6, pc}

08010b74 <_TransformStamped__cdr_deserialize>:
 8010b74:	b570      	push	{r4, r5, r6, lr}
 8010b76:	460c      	mov	r4, r1
 8010b78:	b082      	sub	sp, #8
 8010b7a:	b309      	cbz	r1, 8010bc0 <_TransformStamped__cdr_deserialize+0x4c>
 8010b7c:	4605      	mov	r5, r0
 8010b7e:	f7ff fbc3 	bl	8010308 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010b82:	6843      	ldr	r3, [r0, #4]
 8010b84:	4621      	mov	r1, r4
 8010b86:	68db      	ldr	r3, [r3, #12]
 8010b88:	4628      	mov	r0, r5
 8010b8a:	4798      	blx	r3
 8010b8c:	69e6      	ldr	r6, [r4, #28]
 8010b8e:	6961      	ldr	r1, [r4, #20]
 8010b90:	ab01      	add	r3, sp, #4
 8010b92:	4632      	mov	r2, r6
 8010b94:	4628      	mov	r0, r5
 8010b96:	f000 facf 	bl	8011138 <ucdr_deserialize_sequence_char>
 8010b9a:	9b01      	ldr	r3, [sp, #4]
 8010b9c:	b960      	cbnz	r0, 8010bb8 <_TransformStamped__cdr_deserialize+0x44>
 8010b9e:	429e      	cmp	r6, r3
 8010ba0:	d311      	bcc.n	8010bc6 <_TransformStamped__cdr_deserialize+0x52>
 8010ba2:	f008 ffa7 	bl	8019af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010ba6:	6843      	ldr	r3, [r0, #4]
 8010ba8:	68db      	ldr	r3, [r3, #12]
 8010baa:	f104 0120 	add.w	r1, r4, #32
 8010bae:	4628      	mov	r0, r5
 8010bb0:	b002      	add	sp, #8
 8010bb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bb6:	4718      	bx	r3
 8010bb8:	b103      	cbz	r3, 8010bbc <_TransformStamped__cdr_deserialize+0x48>
 8010bba:	3b01      	subs	r3, #1
 8010bbc:	61a3      	str	r3, [r4, #24]
 8010bbe:	e7f0      	b.n	8010ba2 <_TransformStamped__cdr_deserialize+0x2e>
 8010bc0:	4608      	mov	r0, r1
 8010bc2:	b002      	add	sp, #8
 8010bc4:	bd70      	pop	{r4, r5, r6, pc}
 8010bc6:	2101      	movs	r1, #1
 8010bc8:	75a8      	strb	r0, [r5, #22]
 8010bca:	7569      	strb	r1, [r5, #21]
 8010bcc:	61a0      	str	r0, [r4, #24]
 8010bce:	4628      	mov	r0, r5
 8010bd0:	f7fd fb1c 	bl	800e20c <ucdr_align_to>
 8010bd4:	9901      	ldr	r1, [sp, #4]
 8010bd6:	4628      	mov	r0, r5
 8010bd8:	f7fd fb4e 	bl	800e278 <ucdr_advance_buffer>
 8010bdc:	e7e1      	b.n	8010ba2 <_TransformStamped__cdr_deserialize+0x2e>
 8010bde:	bf00      	nop

08010be0 <_TransformStamped__cdr_serialize>:
 8010be0:	b308      	cbz	r0, 8010c26 <_TransformStamped__cdr_serialize+0x46>
 8010be2:	b570      	push	{r4, r5, r6, lr}
 8010be4:	4604      	mov	r4, r0
 8010be6:	460e      	mov	r6, r1
 8010be8:	f7ff fb8e 	bl	8010308 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010bec:	6843      	ldr	r3, [r0, #4]
 8010bee:	4631      	mov	r1, r6
 8010bf0:	689b      	ldr	r3, [r3, #8]
 8010bf2:	4620      	mov	r0, r4
 8010bf4:	4798      	blx	r3
 8010bf6:	6965      	ldr	r5, [r4, #20]
 8010bf8:	b195      	cbz	r5, 8010c20 <_TransformStamped__cdr_serialize+0x40>
 8010bfa:	4628      	mov	r0, r5
 8010bfc:	f7ef fb50 	bl	80002a0 <strlen>
 8010c00:	1c42      	adds	r2, r0, #1
 8010c02:	4629      	mov	r1, r5
 8010c04:	61a0      	str	r0, [r4, #24]
 8010c06:	4630      	mov	r0, r6
 8010c08:	f000 fa84 	bl	8011114 <ucdr_serialize_sequence_char>
 8010c0c:	f008 ff72 	bl	8019af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010c10:	6843      	ldr	r3, [r0, #4]
 8010c12:	4631      	mov	r1, r6
 8010c14:	f104 0020 	add.w	r0, r4, #32
 8010c18:	689b      	ldr	r3, [r3, #8]
 8010c1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010c1e:	4718      	bx	r3
 8010c20:	462a      	mov	r2, r5
 8010c22:	4628      	mov	r0, r5
 8010c24:	e7ed      	b.n	8010c02 <_TransformStamped__cdr_serialize+0x22>
 8010c26:	4770      	bx	lr

08010c28 <_TransformStamped__max_serialized_size>:
 8010c28:	b510      	push	{r4, lr}
 8010c2a:	b082      	sub	sp, #8
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	2100      	movs	r1, #0
 8010c30:	f10d 0007 	add.w	r0, sp, #7
 8010c34:	f88d 3007 	strb.w	r3, [sp, #7]
 8010c38:	f7ff fb5c 	bl	80102f4 <max_serialized_size_std_msgs__msg__Header>
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	4604      	mov	r4, r0
 8010c40:	4601      	mov	r1, r0
 8010c42:	f10d 0007 	add.w	r0, sp, #7
 8010c46:	f88d 3007 	strb.w	r3, [sp, #7]
 8010c4a:	f008 ff45 	bl	8019ad8 <max_serialized_size_geometry_msgs__msg__Transform>
 8010c4e:	4420      	add	r0, r4
 8010c50:	b002      	add	sp, #8
 8010c52:	bd10      	pop	{r4, pc}

08010c54 <_TransformStamped__get_serialized_size>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4604      	mov	r4, r0
 8010c58:	b188      	cbz	r0, 8010c7e <_TransformStamped__get_serialized_size+0x2a>
 8010c5a:	2100      	movs	r1, #0
 8010c5c:	f7ff fad2 	bl	8010204 <get_serialized_size_std_msgs__msg__Header>
 8010c60:	2104      	movs	r1, #4
 8010c62:	4605      	mov	r5, r0
 8010c64:	f7fd fabc 	bl	800e1e0 <ucdr_alignment>
 8010c68:	69a1      	ldr	r1, [r4, #24]
 8010c6a:	4603      	mov	r3, r0
 8010c6c:	f104 0020 	add.w	r0, r4, #32
 8010c70:	1d4c      	adds	r4, r1, #5
 8010c72:	442c      	add	r4, r5
 8010c74:	441c      	add	r4, r3
 8010c76:	4621      	mov	r1, r4
 8010c78:	f008 fed0 	bl	8019a1c <get_serialized_size_geometry_msgs__msg__Transform>
 8010c7c:	4420      	add	r0, r4
 8010c7e:	bd38      	pop	{r3, r4, r5, pc}

08010c80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010c80:	4800      	ldr	r0, [pc, #0]	@ (8010c84 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 8010c82:	4770      	bx	lr
 8010c84:	20000c08 	.word	0x20000c08

08010c88 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010c88:	b538      	push	{r3, r4, r5, lr}
 8010c8a:	b158      	cbz	r0, 8010ca4 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8010c8c:	460d      	mov	r5, r1
 8010c8e:	f7fb feb5 	bl	800c9fc <get_serialized_size_geometry_msgs__msg__Twist>
 8010c92:	182c      	adds	r4, r5, r0
 8010c94:	2108      	movs	r1, #8
 8010c96:	4620      	mov	r0, r4
 8010c98:	f7fd faa2 	bl	800e1e0 <ucdr_alignment>
 8010c9c:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010ca0:	4405      	add	r5, r0
 8010ca2:	1928      	adds	r0, r5, r4
 8010ca4:	bd38      	pop	{r3, r4, r5, pc}
 8010ca6:	bf00      	nop

08010ca8 <_TwistWithCovariance__cdr_deserialize>:
 8010ca8:	b538      	push	{r3, r4, r5, lr}
 8010caa:	460c      	mov	r4, r1
 8010cac:	b179      	cbz	r1, 8010cce <_TwistWithCovariance__cdr_deserialize+0x26>
 8010cae:	4605      	mov	r5, r0
 8010cb0:	f7fb ff10 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010cb4:	6843      	ldr	r3, [r0, #4]
 8010cb6:	4621      	mov	r1, r4
 8010cb8:	68db      	ldr	r3, [r3, #12]
 8010cba:	4628      	mov	r0, r5
 8010cbc:	4798      	blx	r3
 8010cbe:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010cc2:	4628      	mov	r0, r5
 8010cc4:	2224      	movs	r2, #36	@ 0x24
 8010cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cca:	f000 b9cd 	b.w	8011068 <ucdr_deserialize_array_double>
 8010cce:	4608      	mov	r0, r1
 8010cd0:	bd38      	pop	{r3, r4, r5, pc}
 8010cd2:	bf00      	nop

08010cd4 <_TwistWithCovariance__cdr_serialize>:
 8010cd4:	b188      	cbz	r0, 8010cfa <_TwistWithCovariance__cdr_serialize+0x26>
 8010cd6:	b538      	push	{r3, r4, r5, lr}
 8010cd8:	460d      	mov	r5, r1
 8010cda:	4604      	mov	r4, r0
 8010cdc:	f7fb fefa 	bl	800cad4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010ce0:	6843      	ldr	r3, [r0, #4]
 8010ce2:	4629      	mov	r1, r5
 8010ce4:	689b      	ldr	r3, [r3, #8]
 8010ce6:	4620      	mov	r0, r4
 8010ce8:	4798      	blx	r3
 8010cea:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010cee:	4628      	mov	r0, r5
 8010cf0:	2224      	movs	r2, #36	@ 0x24
 8010cf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cf6:	f000 b963 	b.w	8010fc0 <ucdr_serialize_array_double>
 8010cfa:	4770      	bx	lr

08010cfc <_TwistWithCovariance__get_serialized_size>:
 8010cfc:	b158      	cbz	r0, 8010d16 <_TwistWithCovariance__get_serialized_size+0x1a>
 8010cfe:	b510      	push	{r4, lr}
 8010d00:	2100      	movs	r1, #0
 8010d02:	f7fb fe7b 	bl	800c9fc <get_serialized_size_geometry_msgs__msg__Twist>
 8010d06:	2108      	movs	r1, #8
 8010d08:	4604      	mov	r4, r0
 8010d0a:	f7fd fa69 	bl	800e1e0 <ucdr_alignment>
 8010d0e:	4420      	add	r0, r4
 8010d10:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010d14:	bd10      	pop	{r4, pc}
 8010d16:	4770      	bx	lr

08010d18 <_TwistWithCovariance__max_serialized_size>:
 8010d18:	b510      	push	{r4, lr}
 8010d1a:	b082      	sub	sp, #8
 8010d1c:	2301      	movs	r3, #1
 8010d1e:	2100      	movs	r1, #0
 8010d20:	f10d 0007 	add.w	r0, sp, #7
 8010d24:	f88d 3007 	strb.w	r3, [sp, #7]
 8010d28:	f7fb fec6 	bl	800cab8 <max_serialized_size_geometry_msgs__msg__Twist>
 8010d2c:	2108      	movs	r1, #8
 8010d2e:	4604      	mov	r4, r0
 8010d30:	f7fd fa56 	bl	800e1e0 <ucdr_alignment>
 8010d34:	4420      	add	r0, r4
 8010d36:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010d3a:	b002      	add	sp, #8
 8010d3c:	bd10      	pop	{r4, pc}
 8010d3e:	bf00      	nop

08010d40 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010d40:	b538      	push	{r3, r4, r5, lr}
 8010d42:	2301      	movs	r3, #1
 8010d44:	7003      	strb	r3, [r0, #0]
 8010d46:	460c      	mov	r4, r1
 8010d48:	f7fb feb6 	bl	800cab8 <max_serialized_size_geometry_msgs__msg__Twist>
 8010d4c:	1825      	adds	r5, r4, r0
 8010d4e:	2108      	movs	r1, #8
 8010d50:	4628      	mov	r0, r5
 8010d52:	f7fd fa45 	bl	800e1e0 <ucdr_alignment>
 8010d56:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010d5a:	4420      	add	r0, r4
 8010d5c:	4428      	add	r0, r5
 8010d5e:	bd38      	pop	{r3, r4, r5, pc}

08010d60 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010d60:	4800      	ldr	r0, [pc, #0]	@ (8010d64 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010d62:	4770      	bx	lr
 8010d64:	20000c3c 	.word	0x20000c3c

08010d68 <ucdr_serialize_endian_array_char>:
 8010d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	461f      	mov	r7, r3
 8010d70:	4605      	mov	r5, r0
 8010d72:	4690      	mov	r8, r2
 8010d74:	f7fd f9dc 	bl	800e130 <ucdr_check_buffer_available_for>
 8010d78:	b9e0      	cbnz	r0, 8010db4 <ucdr_serialize_endian_array_char+0x4c>
 8010d7a:	463e      	mov	r6, r7
 8010d7c:	e009      	b.n	8010d92 <ucdr_serialize_endian_array_char+0x2a>
 8010d7e:	68a8      	ldr	r0, [r5, #8]
 8010d80:	f00c f8af 	bl	801cee2 <memcpy>
 8010d84:	68ab      	ldr	r3, [r5, #8]
 8010d86:	6928      	ldr	r0, [r5, #16]
 8010d88:	4423      	add	r3, r4
 8010d8a:	4420      	add	r0, r4
 8010d8c:	1b36      	subs	r6, r6, r4
 8010d8e:	60ab      	str	r3, [r5, #8]
 8010d90:	6128      	str	r0, [r5, #16]
 8010d92:	2201      	movs	r2, #1
 8010d94:	4631      	mov	r1, r6
 8010d96:	4628      	mov	r0, r5
 8010d98:	f7fd fa52 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010d9c:	1bb9      	subs	r1, r7, r6
 8010d9e:	4604      	mov	r4, r0
 8010da0:	4602      	mov	r2, r0
 8010da2:	4441      	add	r1, r8
 8010da4:	2800      	cmp	r0, #0
 8010da6:	d1ea      	bne.n	8010d7e <ucdr_serialize_endian_array_char+0x16>
 8010da8:	2301      	movs	r3, #1
 8010daa:	7da8      	ldrb	r0, [r5, #22]
 8010dac:	756b      	strb	r3, [r5, #21]
 8010dae:	4058      	eors	r0, r3
 8010db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010db4:	463a      	mov	r2, r7
 8010db6:	68a8      	ldr	r0, [r5, #8]
 8010db8:	4641      	mov	r1, r8
 8010dba:	f00c f892 	bl	801cee2 <memcpy>
 8010dbe:	68aa      	ldr	r2, [r5, #8]
 8010dc0:	692b      	ldr	r3, [r5, #16]
 8010dc2:	443a      	add	r2, r7
 8010dc4:	443b      	add	r3, r7
 8010dc6:	60aa      	str	r2, [r5, #8]
 8010dc8:	612b      	str	r3, [r5, #16]
 8010dca:	e7ed      	b.n	8010da8 <ucdr_serialize_endian_array_char+0x40>

08010dcc <ucdr_deserialize_endian_array_char>:
 8010dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dd0:	4619      	mov	r1, r3
 8010dd2:	461f      	mov	r7, r3
 8010dd4:	4605      	mov	r5, r0
 8010dd6:	4690      	mov	r8, r2
 8010dd8:	f7fd f9aa 	bl	800e130 <ucdr_check_buffer_available_for>
 8010ddc:	b9e0      	cbnz	r0, 8010e18 <ucdr_deserialize_endian_array_char+0x4c>
 8010dde:	463e      	mov	r6, r7
 8010de0:	e009      	b.n	8010df6 <ucdr_deserialize_endian_array_char+0x2a>
 8010de2:	68a9      	ldr	r1, [r5, #8]
 8010de4:	f00c f87d 	bl	801cee2 <memcpy>
 8010de8:	68aa      	ldr	r2, [r5, #8]
 8010dea:	692b      	ldr	r3, [r5, #16]
 8010dec:	4422      	add	r2, r4
 8010dee:	4423      	add	r3, r4
 8010df0:	1b36      	subs	r6, r6, r4
 8010df2:	60aa      	str	r2, [r5, #8]
 8010df4:	612b      	str	r3, [r5, #16]
 8010df6:	2201      	movs	r2, #1
 8010df8:	4631      	mov	r1, r6
 8010dfa:	4628      	mov	r0, r5
 8010dfc:	f7fd fa20 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010e00:	4604      	mov	r4, r0
 8010e02:	1bb8      	subs	r0, r7, r6
 8010e04:	4622      	mov	r2, r4
 8010e06:	4440      	add	r0, r8
 8010e08:	2c00      	cmp	r4, #0
 8010e0a:	d1ea      	bne.n	8010de2 <ucdr_deserialize_endian_array_char+0x16>
 8010e0c:	2301      	movs	r3, #1
 8010e0e:	7da8      	ldrb	r0, [r5, #22]
 8010e10:	756b      	strb	r3, [r5, #21]
 8010e12:	4058      	eors	r0, r3
 8010e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e18:	463a      	mov	r2, r7
 8010e1a:	68a9      	ldr	r1, [r5, #8]
 8010e1c:	4640      	mov	r0, r8
 8010e1e:	f00c f860 	bl	801cee2 <memcpy>
 8010e22:	68aa      	ldr	r2, [r5, #8]
 8010e24:	692b      	ldr	r3, [r5, #16]
 8010e26:	443a      	add	r2, r7
 8010e28:	443b      	add	r3, r7
 8010e2a:	60aa      	str	r2, [r5, #8]
 8010e2c:	612b      	str	r3, [r5, #16]
 8010e2e:	e7ed      	b.n	8010e0c <ucdr_deserialize_endian_array_char+0x40>

08010e30 <ucdr_serialize_array_uint8_t>:
 8010e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e34:	4688      	mov	r8, r1
 8010e36:	4611      	mov	r1, r2
 8010e38:	4617      	mov	r7, r2
 8010e3a:	4605      	mov	r5, r0
 8010e3c:	f7fd f978 	bl	800e130 <ucdr_check_buffer_available_for>
 8010e40:	b9e0      	cbnz	r0, 8010e7c <ucdr_serialize_array_uint8_t+0x4c>
 8010e42:	463e      	mov	r6, r7
 8010e44:	e009      	b.n	8010e5a <ucdr_serialize_array_uint8_t+0x2a>
 8010e46:	68a8      	ldr	r0, [r5, #8]
 8010e48:	f00c f84b 	bl	801cee2 <memcpy>
 8010e4c:	68aa      	ldr	r2, [r5, #8]
 8010e4e:	692b      	ldr	r3, [r5, #16]
 8010e50:	4422      	add	r2, r4
 8010e52:	4423      	add	r3, r4
 8010e54:	1b36      	subs	r6, r6, r4
 8010e56:	60aa      	str	r2, [r5, #8]
 8010e58:	612b      	str	r3, [r5, #16]
 8010e5a:	2201      	movs	r2, #1
 8010e5c:	4631      	mov	r1, r6
 8010e5e:	4628      	mov	r0, r5
 8010e60:	f7fd f9ee 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010e64:	1bb9      	subs	r1, r7, r6
 8010e66:	4604      	mov	r4, r0
 8010e68:	4602      	mov	r2, r0
 8010e6a:	4441      	add	r1, r8
 8010e6c:	2800      	cmp	r0, #0
 8010e6e:	d1ea      	bne.n	8010e46 <ucdr_serialize_array_uint8_t+0x16>
 8010e70:	2301      	movs	r3, #1
 8010e72:	7da8      	ldrb	r0, [r5, #22]
 8010e74:	756b      	strb	r3, [r5, #21]
 8010e76:	4058      	eors	r0, r3
 8010e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e7c:	463a      	mov	r2, r7
 8010e7e:	68a8      	ldr	r0, [r5, #8]
 8010e80:	4641      	mov	r1, r8
 8010e82:	f00c f82e 	bl	801cee2 <memcpy>
 8010e86:	68aa      	ldr	r2, [r5, #8]
 8010e88:	692b      	ldr	r3, [r5, #16]
 8010e8a:	443a      	add	r2, r7
 8010e8c:	443b      	add	r3, r7
 8010e8e:	60aa      	str	r2, [r5, #8]
 8010e90:	612b      	str	r3, [r5, #16]
 8010e92:	e7ed      	b.n	8010e70 <ucdr_serialize_array_uint8_t+0x40>

08010e94 <ucdr_serialize_endian_array_uint8_t>:
 8010e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e98:	4619      	mov	r1, r3
 8010e9a:	461f      	mov	r7, r3
 8010e9c:	4605      	mov	r5, r0
 8010e9e:	4690      	mov	r8, r2
 8010ea0:	f7fd f946 	bl	800e130 <ucdr_check_buffer_available_for>
 8010ea4:	b9e0      	cbnz	r0, 8010ee0 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8010ea6:	463e      	mov	r6, r7
 8010ea8:	e009      	b.n	8010ebe <ucdr_serialize_endian_array_uint8_t+0x2a>
 8010eaa:	68a8      	ldr	r0, [r5, #8]
 8010eac:	f00c f819 	bl	801cee2 <memcpy>
 8010eb0:	68ab      	ldr	r3, [r5, #8]
 8010eb2:	6928      	ldr	r0, [r5, #16]
 8010eb4:	4423      	add	r3, r4
 8010eb6:	4420      	add	r0, r4
 8010eb8:	1b36      	subs	r6, r6, r4
 8010eba:	60ab      	str	r3, [r5, #8]
 8010ebc:	6128      	str	r0, [r5, #16]
 8010ebe:	2201      	movs	r2, #1
 8010ec0:	4631      	mov	r1, r6
 8010ec2:	4628      	mov	r0, r5
 8010ec4:	f7fd f9bc 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010ec8:	1bb9      	subs	r1, r7, r6
 8010eca:	4604      	mov	r4, r0
 8010ecc:	4602      	mov	r2, r0
 8010ece:	4441      	add	r1, r8
 8010ed0:	2800      	cmp	r0, #0
 8010ed2:	d1ea      	bne.n	8010eaa <ucdr_serialize_endian_array_uint8_t+0x16>
 8010ed4:	2301      	movs	r3, #1
 8010ed6:	7da8      	ldrb	r0, [r5, #22]
 8010ed8:	756b      	strb	r3, [r5, #21]
 8010eda:	4058      	eors	r0, r3
 8010edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ee0:	463a      	mov	r2, r7
 8010ee2:	68a8      	ldr	r0, [r5, #8]
 8010ee4:	4641      	mov	r1, r8
 8010ee6:	f00b fffc 	bl	801cee2 <memcpy>
 8010eea:	68aa      	ldr	r2, [r5, #8]
 8010eec:	692b      	ldr	r3, [r5, #16]
 8010eee:	443a      	add	r2, r7
 8010ef0:	443b      	add	r3, r7
 8010ef2:	60aa      	str	r2, [r5, #8]
 8010ef4:	612b      	str	r3, [r5, #16]
 8010ef6:	e7ed      	b.n	8010ed4 <ucdr_serialize_endian_array_uint8_t+0x40>

08010ef8 <ucdr_deserialize_array_uint8_t>:
 8010ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010efc:	4688      	mov	r8, r1
 8010efe:	4611      	mov	r1, r2
 8010f00:	4617      	mov	r7, r2
 8010f02:	4605      	mov	r5, r0
 8010f04:	f7fd f914 	bl	800e130 <ucdr_check_buffer_available_for>
 8010f08:	b9e0      	cbnz	r0, 8010f44 <ucdr_deserialize_array_uint8_t+0x4c>
 8010f0a:	463e      	mov	r6, r7
 8010f0c:	e009      	b.n	8010f22 <ucdr_deserialize_array_uint8_t+0x2a>
 8010f0e:	68a9      	ldr	r1, [r5, #8]
 8010f10:	f00b ffe7 	bl	801cee2 <memcpy>
 8010f14:	68aa      	ldr	r2, [r5, #8]
 8010f16:	692b      	ldr	r3, [r5, #16]
 8010f18:	4422      	add	r2, r4
 8010f1a:	4423      	add	r3, r4
 8010f1c:	1b36      	subs	r6, r6, r4
 8010f1e:	60aa      	str	r2, [r5, #8]
 8010f20:	612b      	str	r3, [r5, #16]
 8010f22:	2201      	movs	r2, #1
 8010f24:	4631      	mov	r1, r6
 8010f26:	4628      	mov	r0, r5
 8010f28:	f7fd f98a 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010f2c:	4604      	mov	r4, r0
 8010f2e:	1bb8      	subs	r0, r7, r6
 8010f30:	4622      	mov	r2, r4
 8010f32:	4440      	add	r0, r8
 8010f34:	2c00      	cmp	r4, #0
 8010f36:	d1ea      	bne.n	8010f0e <ucdr_deserialize_array_uint8_t+0x16>
 8010f38:	2301      	movs	r3, #1
 8010f3a:	7da8      	ldrb	r0, [r5, #22]
 8010f3c:	756b      	strb	r3, [r5, #21]
 8010f3e:	4058      	eors	r0, r3
 8010f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f44:	463a      	mov	r2, r7
 8010f46:	68a9      	ldr	r1, [r5, #8]
 8010f48:	4640      	mov	r0, r8
 8010f4a:	f00b ffca 	bl	801cee2 <memcpy>
 8010f4e:	68aa      	ldr	r2, [r5, #8]
 8010f50:	692b      	ldr	r3, [r5, #16]
 8010f52:	443a      	add	r2, r7
 8010f54:	443b      	add	r3, r7
 8010f56:	60aa      	str	r2, [r5, #8]
 8010f58:	612b      	str	r3, [r5, #16]
 8010f5a:	e7ed      	b.n	8010f38 <ucdr_deserialize_array_uint8_t+0x40>

08010f5c <ucdr_deserialize_endian_array_uint8_t>:
 8010f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f60:	4619      	mov	r1, r3
 8010f62:	461f      	mov	r7, r3
 8010f64:	4605      	mov	r5, r0
 8010f66:	4690      	mov	r8, r2
 8010f68:	f7fd f8e2 	bl	800e130 <ucdr_check_buffer_available_for>
 8010f6c:	b9e0      	cbnz	r0, 8010fa8 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8010f6e:	463e      	mov	r6, r7
 8010f70:	e009      	b.n	8010f86 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010f72:	68a9      	ldr	r1, [r5, #8]
 8010f74:	f00b ffb5 	bl	801cee2 <memcpy>
 8010f78:	68aa      	ldr	r2, [r5, #8]
 8010f7a:	692b      	ldr	r3, [r5, #16]
 8010f7c:	4422      	add	r2, r4
 8010f7e:	4423      	add	r3, r4
 8010f80:	1b36      	subs	r6, r6, r4
 8010f82:	60aa      	str	r2, [r5, #8]
 8010f84:	612b      	str	r3, [r5, #16]
 8010f86:	2201      	movs	r2, #1
 8010f88:	4631      	mov	r1, r6
 8010f8a:	4628      	mov	r0, r5
 8010f8c:	f7fd f958 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8010f90:	4604      	mov	r4, r0
 8010f92:	1bb8      	subs	r0, r7, r6
 8010f94:	4622      	mov	r2, r4
 8010f96:	4440      	add	r0, r8
 8010f98:	2c00      	cmp	r4, #0
 8010f9a:	d1ea      	bne.n	8010f72 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8010f9c:	2301      	movs	r3, #1
 8010f9e:	7da8      	ldrb	r0, [r5, #22]
 8010fa0:	756b      	strb	r3, [r5, #21]
 8010fa2:	4058      	eors	r0, r3
 8010fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fa8:	463a      	mov	r2, r7
 8010faa:	68a9      	ldr	r1, [r5, #8]
 8010fac:	4640      	mov	r0, r8
 8010fae:	f00b ff98 	bl	801cee2 <memcpy>
 8010fb2:	68aa      	ldr	r2, [r5, #8]
 8010fb4:	692b      	ldr	r3, [r5, #16]
 8010fb6:	443a      	add	r2, r7
 8010fb8:	443b      	add	r3, r7
 8010fba:	60aa      	str	r2, [r5, #8]
 8010fbc:	612b      	str	r3, [r5, #16]
 8010fbe:	e7ed      	b.n	8010f9c <ucdr_deserialize_endian_array_uint8_t+0x40>

08010fc0 <ucdr_serialize_array_double>:
 8010fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fc4:	460e      	mov	r6, r1
 8010fc6:	2108      	movs	r1, #8
 8010fc8:	4604      	mov	r4, r0
 8010fca:	4617      	mov	r7, r2
 8010fcc:	f7fd f910 	bl	800e1f0 <ucdr_buffer_alignment>
 8010fd0:	4601      	mov	r1, r0
 8010fd2:	4620      	mov	r0, r4
 8010fd4:	7d65      	ldrb	r5, [r4, #21]
 8010fd6:	f7fd f94f 	bl	800e278 <ucdr_advance_buffer>
 8010fda:	7d21      	ldrb	r1, [r4, #20]
 8010fdc:	7565      	strb	r5, [r4, #21]
 8010fde:	2901      	cmp	r1, #1
 8010fe0:	d010      	beq.n	8011004 <ucdr_serialize_array_double+0x44>
 8010fe2:	b157      	cbz	r7, 8010ffa <ucdr_serialize_array_double+0x3a>
 8010fe4:	2500      	movs	r5, #0
 8010fe6:	e000      	b.n	8010fea <ucdr_serialize_array_double+0x2a>
 8010fe8:	7d21      	ldrb	r1, [r4, #20]
 8010fea:	ecb6 0b02 	vldmia	r6!, {d0}
 8010fee:	4620      	mov	r0, r4
 8010ff0:	3501      	adds	r5, #1
 8010ff2:	f7fc fe4f 	bl	800dc94 <ucdr_serialize_endian_double>
 8010ff6:	42af      	cmp	r7, r5
 8010ff8:	d1f6      	bne.n	8010fe8 <ucdr_serialize_array_double+0x28>
 8010ffa:	7da0      	ldrb	r0, [r4, #22]
 8010ffc:	f080 0001 	eor.w	r0, r0, #1
 8011000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011004:	00ff      	lsls	r7, r7, #3
 8011006:	4639      	mov	r1, r7
 8011008:	4620      	mov	r0, r4
 801100a:	f7fd f891 	bl	800e130 <ucdr_check_buffer_available_for>
 801100e:	b9f8      	cbnz	r0, 8011050 <ucdr_serialize_array_double+0x90>
 8011010:	46b8      	mov	r8, r7
 8011012:	e00a      	b.n	801102a <ucdr_serialize_array_double+0x6a>
 8011014:	68a0      	ldr	r0, [r4, #8]
 8011016:	f00b ff64 	bl	801cee2 <memcpy>
 801101a:	68a2      	ldr	r2, [r4, #8]
 801101c:	6923      	ldr	r3, [r4, #16]
 801101e:	442a      	add	r2, r5
 8011020:	442b      	add	r3, r5
 8011022:	eba8 0805 	sub.w	r8, r8, r5
 8011026:	60a2      	str	r2, [r4, #8]
 8011028:	6123      	str	r3, [r4, #16]
 801102a:	2208      	movs	r2, #8
 801102c:	4641      	mov	r1, r8
 801102e:	4620      	mov	r0, r4
 8011030:	f7fd f906 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 8011034:	eba7 0108 	sub.w	r1, r7, r8
 8011038:	4605      	mov	r5, r0
 801103a:	4602      	mov	r2, r0
 801103c:	4431      	add	r1, r6
 801103e:	2800      	cmp	r0, #0
 8011040:	d1e8      	bne.n	8011014 <ucdr_serialize_array_double+0x54>
 8011042:	7da0      	ldrb	r0, [r4, #22]
 8011044:	2308      	movs	r3, #8
 8011046:	7563      	strb	r3, [r4, #21]
 8011048:	f080 0001 	eor.w	r0, r0, #1
 801104c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011050:	463a      	mov	r2, r7
 8011052:	68a0      	ldr	r0, [r4, #8]
 8011054:	4631      	mov	r1, r6
 8011056:	f00b ff44 	bl	801cee2 <memcpy>
 801105a:	68a2      	ldr	r2, [r4, #8]
 801105c:	6923      	ldr	r3, [r4, #16]
 801105e:	443a      	add	r2, r7
 8011060:	443b      	add	r3, r7
 8011062:	60a2      	str	r2, [r4, #8]
 8011064:	6123      	str	r3, [r4, #16]
 8011066:	e7ec      	b.n	8011042 <ucdr_serialize_array_double+0x82>

08011068 <ucdr_deserialize_array_double>:
 8011068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801106c:	460e      	mov	r6, r1
 801106e:	2108      	movs	r1, #8
 8011070:	4604      	mov	r4, r0
 8011072:	4617      	mov	r7, r2
 8011074:	f7fd f8bc 	bl	800e1f0 <ucdr_buffer_alignment>
 8011078:	4601      	mov	r1, r0
 801107a:	4620      	mov	r0, r4
 801107c:	7d65      	ldrb	r5, [r4, #21]
 801107e:	f7fd f8fb 	bl	800e278 <ucdr_advance_buffer>
 8011082:	7d21      	ldrb	r1, [r4, #20]
 8011084:	7565      	strb	r5, [r4, #21]
 8011086:	2901      	cmp	r1, #1
 8011088:	d011      	beq.n	80110ae <ucdr_deserialize_array_double+0x46>
 801108a:	b15f      	cbz	r7, 80110a4 <ucdr_deserialize_array_double+0x3c>
 801108c:	2500      	movs	r5, #0
 801108e:	e000      	b.n	8011092 <ucdr_deserialize_array_double+0x2a>
 8011090:	7d21      	ldrb	r1, [r4, #20]
 8011092:	4632      	mov	r2, r6
 8011094:	4620      	mov	r0, r4
 8011096:	3501      	adds	r5, #1
 8011098:	f7fc ff82 	bl	800dfa0 <ucdr_deserialize_endian_double>
 801109c:	42af      	cmp	r7, r5
 801109e:	f106 0608 	add.w	r6, r6, #8
 80110a2:	d1f5      	bne.n	8011090 <ucdr_deserialize_array_double+0x28>
 80110a4:	7da0      	ldrb	r0, [r4, #22]
 80110a6:	f080 0001 	eor.w	r0, r0, #1
 80110aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110ae:	00ff      	lsls	r7, r7, #3
 80110b0:	4639      	mov	r1, r7
 80110b2:	4620      	mov	r0, r4
 80110b4:	f7fd f83c 	bl	800e130 <ucdr_check_buffer_available_for>
 80110b8:	b9f8      	cbnz	r0, 80110fa <ucdr_deserialize_array_double+0x92>
 80110ba:	46b8      	mov	r8, r7
 80110bc:	e00a      	b.n	80110d4 <ucdr_deserialize_array_double+0x6c>
 80110be:	68a1      	ldr	r1, [r4, #8]
 80110c0:	f00b ff0f 	bl	801cee2 <memcpy>
 80110c4:	68a2      	ldr	r2, [r4, #8]
 80110c6:	6923      	ldr	r3, [r4, #16]
 80110c8:	442a      	add	r2, r5
 80110ca:	442b      	add	r3, r5
 80110cc:	eba8 0805 	sub.w	r8, r8, r5
 80110d0:	60a2      	str	r2, [r4, #8]
 80110d2:	6123      	str	r3, [r4, #16]
 80110d4:	2208      	movs	r2, #8
 80110d6:	4641      	mov	r1, r8
 80110d8:	4620      	mov	r0, r4
 80110da:	f7fd f8b1 	bl	800e240 <ucdr_check_final_buffer_behavior_array>
 80110de:	4605      	mov	r5, r0
 80110e0:	eba7 0008 	sub.w	r0, r7, r8
 80110e4:	462a      	mov	r2, r5
 80110e6:	4430      	add	r0, r6
 80110e8:	2d00      	cmp	r5, #0
 80110ea:	d1e8      	bne.n	80110be <ucdr_deserialize_array_double+0x56>
 80110ec:	7da0      	ldrb	r0, [r4, #22]
 80110ee:	2308      	movs	r3, #8
 80110f0:	7563      	strb	r3, [r4, #21]
 80110f2:	f080 0001 	eor.w	r0, r0, #1
 80110f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110fa:	463a      	mov	r2, r7
 80110fc:	68a1      	ldr	r1, [r4, #8]
 80110fe:	4630      	mov	r0, r6
 8011100:	f00b feef 	bl	801cee2 <memcpy>
 8011104:	68a2      	ldr	r2, [r4, #8]
 8011106:	6923      	ldr	r3, [r4, #16]
 8011108:	443a      	add	r2, r7
 801110a:	443b      	add	r3, r7
 801110c:	60a2      	str	r2, [r4, #8]
 801110e:	6123      	str	r3, [r4, #16]
 8011110:	e7ec      	b.n	80110ec <ucdr_deserialize_array_double+0x84>
 8011112:	bf00      	nop

08011114 <ucdr_serialize_sequence_char>:
 8011114:	b570      	push	{r4, r5, r6, lr}
 8011116:	460e      	mov	r6, r1
 8011118:	4615      	mov	r5, r2
 801111a:	7d01      	ldrb	r1, [r0, #20]
 801111c:	4604      	mov	r4, r0
 801111e:	f7fc f851 	bl	800d1c4 <ucdr_serialize_endian_uint32_t>
 8011122:	b90d      	cbnz	r5, 8011128 <ucdr_serialize_sequence_char+0x14>
 8011124:	2001      	movs	r0, #1
 8011126:	bd70      	pop	{r4, r5, r6, pc}
 8011128:	7d21      	ldrb	r1, [r4, #20]
 801112a:	462b      	mov	r3, r5
 801112c:	4632      	mov	r2, r6
 801112e:	4620      	mov	r0, r4
 8011130:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011134:	f7ff be18 	b.w	8010d68 <ucdr_serialize_endian_array_char>

08011138 <ucdr_deserialize_sequence_char>:
 8011138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801113c:	461d      	mov	r5, r3
 801113e:	4616      	mov	r6, r2
 8011140:	460f      	mov	r7, r1
 8011142:	461a      	mov	r2, r3
 8011144:	7d01      	ldrb	r1, [r0, #20]
 8011146:	4604      	mov	r4, r0
 8011148:	f7fc f95a 	bl	800d400 <ucdr_deserialize_endian_uint32_t>
 801114c:	682b      	ldr	r3, [r5, #0]
 801114e:	429e      	cmp	r6, r3
 8011150:	d208      	bcs.n	8011164 <ucdr_deserialize_sequence_char+0x2c>
 8011152:	2201      	movs	r2, #1
 8011154:	75a2      	strb	r2, [r4, #22]
 8011156:	7d21      	ldrb	r1, [r4, #20]
 8011158:	463a      	mov	r2, r7
 801115a:	4620      	mov	r0, r4
 801115c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011160:	f7ff be34 	b.w	8010dcc <ucdr_deserialize_endian_array_char>
 8011164:	2b00      	cmp	r3, #0
 8011166:	d1f6      	bne.n	8011156 <ucdr_deserialize_sequence_char+0x1e>
 8011168:	2001      	movs	r0, #1
 801116a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801116e:	bf00      	nop

08011170 <ucdr_serialize_sequence_uint8_t>:
 8011170:	b570      	push	{r4, r5, r6, lr}
 8011172:	460e      	mov	r6, r1
 8011174:	4615      	mov	r5, r2
 8011176:	7d01      	ldrb	r1, [r0, #20]
 8011178:	4604      	mov	r4, r0
 801117a:	f7fc f823 	bl	800d1c4 <ucdr_serialize_endian_uint32_t>
 801117e:	b90d      	cbnz	r5, 8011184 <ucdr_serialize_sequence_uint8_t+0x14>
 8011180:	2001      	movs	r0, #1
 8011182:	bd70      	pop	{r4, r5, r6, pc}
 8011184:	7d21      	ldrb	r1, [r4, #20]
 8011186:	462b      	mov	r3, r5
 8011188:	4632      	mov	r2, r6
 801118a:	4620      	mov	r0, r4
 801118c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011190:	f7ff be80 	b.w	8010e94 <ucdr_serialize_endian_array_uint8_t>

08011194 <ucdr_deserialize_sequence_uint8_t>:
 8011194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011198:	461d      	mov	r5, r3
 801119a:	4616      	mov	r6, r2
 801119c:	460f      	mov	r7, r1
 801119e:	461a      	mov	r2, r3
 80111a0:	7d01      	ldrb	r1, [r0, #20]
 80111a2:	4604      	mov	r4, r0
 80111a4:	f7fc f92c 	bl	800d400 <ucdr_deserialize_endian_uint32_t>
 80111a8:	682b      	ldr	r3, [r5, #0]
 80111aa:	429e      	cmp	r6, r3
 80111ac:	d208      	bcs.n	80111c0 <ucdr_deserialize_sequence_uint8_t+0x2c>
 80111ae:	2201      	movs	r2, #1
 80111b0:	75a2      	strb	r2, [r4, #22]
 80111b2:	7d21      	ldrb	r1, [r4, #20]
 80111b4:	463a      	mov	r2, r7
 80111b6:	4620      	mov	r0, r4
 80111b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80111bc:	f7ff bece 	b.w	8010f5c <ucdr_deserialize_endian_array_uint8_t>
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d1f6      	bne.n	80111b2 <ucdr_deserialize_sequence_uint8_t+0x1e>
 80111c4:	2001      	movs	r0, #1
 80111c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111ca:	bf00      	nop

080111cc <uxr_buffer_delete_entity>:
 80111cc:	b510      	push	{r4, lr}
 80111ce:	2300      	movs	r3, #0
 80111d0:	b08e      	sub	sp, #56	@ 0x38
 80111d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80111d6:	2303      	movs	r3, #3
 80111d8:	9300      	str	r3, [sp, #0]
 80111da:	2204      	movs	r2, #4
 80111dc:	ab06      	add	r3, sp, #24
 80111de:	4604      	mov	r4, r0
 80111e0:	f001 f93c 	bl	801245c <uxr_prepare_stream_to_write_submessage>
 80111e4:	b918      	cbnz	r0, 80111ee <uxr_buffer_delete_entity+0x22>
 80111e6:	4604      	mov	r4, r0
 80111e8:	4620      	mov	r0, r4
 80111ea:	b00e      	add	sp, #56	@ 0x38
 80111ec:	bd10      	pop	{r4, pc}
 80111ee:	9902      	ldr	r1, [sp, #8]
 80111f0:	aa05      	add	r2, sp, #20
 80111f2:	4620      	mov	r0, r4
 80111f4:	f001 fa6c 	bl	80126d0 <uxr_init_base_object_request>
 80111f8:	a905      	add	r1, sp, #20
 80111fa:	4604      	mov	r4, r0
 80111fc:	a806      	add	r0, sp, #24
 80111fe:	f002 fc79 	bl	8013af4 <uxr_serialize_DELETE_Payload>
 8011202:	4620      	mov	r0, r4
 8011204:	b00e      	add	sp, #56	@ 0x38
 8011206:	bd10      	pop	{r4, pc}

08011208 <uxr_common_create_entity>:
 8011208:	b510      	push	{r4, lr}
 801120a:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801120e:	b08c      	sub	sp, #48	@ 0x30
 8011210:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8011214:	f1bc 0f01 	cmp.w	ip, #1
 8011218:	bf08      	it	eq
 801121a:	f003 0201 	andeq.w	r2, r3, #1
 801121e:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8011222:	bf18      	it	ne
 8011224:	2200      	movne	r2, #0
 8011226:	330e      	adds	r3, #14
 8011228:	441a      	add	r2, r3
 801122a:	2301      	movs	r3, #1
 801122c:	e9cd 3100 	strd	r3, r1, [sp]
 8011230:	b292      	uxth	r2, r2
 8011232:	9903      	ldr	r1, [sp, #12]
 8011234:	ab04      	add	r3, sp, #16
 8011236:	4604      	mov	r4, r0
 8011238:	f001 f910 	bl	801245c <uxr_prepare_stream_to_write_submessage>
 801123c:	b918      	cbnz	r0, 8011246 <uxr_common_create_entity+0x3e>
 801123e:	4604      	mov	r4, r0
 8011240:	4620      	mov	r0, r4
 8011242:	b00c      	add	sp, #48	@ 0x30
 8011244:	bd10      	pop	{r4, pc}
 8011246:	9902      	ldr	r1, [sp, #8]
 8011248:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801124a:	4620      	mov	r0, r4
 801124c:	f001 fa40 	bl	80126d0 <uxr_init_base_object_request>
 8011250:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011252:	4604      	mov	r4, r0
 8011254:	a804      	add	r0, sp, #16
 8011256:	f002 fbab 	bl	80139b0 <uxr_serialize_CREATE_Payload>
 801125a:	4620      	mov	r0, r4
 801125c:	b00c      	add	sp, #48	@ 0x30
 801125e:	bd10      	pop	{r4, pc}

08011260 <uxr_buffer_create_participant_bin>:
 8011260:	b570      	push	{r4, r5, r6, lr}
 8011262:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8011266:	ac11      	add	r4, sp, #68	@ 0x44
 8011268:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 801126c:	2303      	movs	r3, #3
 801126e:	7223      	strb	r3, [r4, #8]
 8011270:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 8011272:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8011276:	e9cd 2102 	strd	r2, r1, [sp, #8]
 801127a:	2201      	movs	r2, #1
 801127c:	2100      	movs	r1, #0
 801127e:	4605      	mov	r5, r0
 8011280:	7122      	strb	r2, [r4, #4]
 8011282:	f88d 1014 	strb.w	r1, [sp, #20]
 8011286:	b1cb      	cbz	r3, 80112bc <uxr_buffer_create_participant_bin+0x5c>
 8011288:	f88d 201c 	strb.w	r2, [sp, #28]
 801128c:	9308      	str	r3, [sp, #32]
 801128e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011292:	a915      	add	r1, sp, #84	@ 0x54
 8011294:	a809      	add	r0, sp, #36	@ 0x24
 8011296:	f7fc ff9f 	bl	800e1d8 <ucdr_init_buffer>
 801129a:	a905      	add	r1, sp, #20
 801129c:	a809      	add	r0, sp, #36	@ 0x24
 801129e:	f001 ff8f 	bl	80131c0 <uxr_serialize_OBJK_DomainParticipant_Binary>
 80112a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112a4:	9600      	str	r6, [sp, #0]
 80112a6:	9401      	str	r4, [sp, #4]
 80112a8:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80112ac:	60e3      	str	r3, [r4, #12]
 80112ae:	4628      	mov	r0, r5
 80112b0:	b29b      	uxth	r3, r3
 80112b2:	f7ff ffa9 	bl	8011208 <uxr_common_create_entity>
 80112b6:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 80112ba:	bd70      	pop	{r4, r5, r6, pc}
 80112bc:	f88d 301c 	strb.w	r3, [sp, #28]
 80112c0:	e7e5      	b.n	801128e <uxr_buffer_create_participant_bin+0x2e>
 80112c2:	bf00      	nop

080112c4 <uxr_buffer_create_topic_bin>:
 80112c4:	b570      	push	{r4, r5, r6, lr}
 80112c6:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80112ca:	4605      	mov	r5, r0
 80112cc:	9105      	str	r1, [sp, #20]
 80112ce:	4618      	mov	r0, r3
 80112d0:	a997      	add	r1, sp, #604	@ 0x25c
 80112d2:	2302      	movs	r3, #2
 80112d4:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80112d8:	9204      	str	r2, [sp, #16]
 80112da:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80112de:	f000 f96f 	bl	80115c0 <uxr_object_id_to_raw>
 80112e2:	2303      	movs	r3, #3
 80112e4:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80112e8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80112ea:	9306      	str	r3, [sp, #24]
 80112ec:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80112ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80112f0:	2301      	movs	r3, #1
 80112f2:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80112f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80112fa:	2300      	movs	r3, #0
 80112fc:	a917      	add	r1, sp, #92	@ 0x5c
 80112fe:	a80b      	add	r0, sp, #44	@ 0x2c
 8011300:	f88d 301c 	strb.w	r3, [sp, #28]
 8011304:	f7fc ff68 	bl	800e1d8 <ucdr_init_buffer>
 8011308:	a906      	add	r1, sp, #24
 801130a:	a80b      	add	r0, sp, #44	@ 0x2c
 801130c:	f001 ff7a 	bl	8013204 <uxr_serialize_OBJK_Topic_Binary>
 8011310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011312:	9316      	str	r3, [sp, #88]	@ 0x58
 8011314:	ac13      	add	r4, sp, #76	@ 0x4c
 8011316:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801131a:	9600      	str	r6, [sp, #0]
 801131c:	9401      	str	r4, [sp, #4]
 801131e:	b29b      	uxth	r3, r3
 8011320:	4628      	mov	r0, r5
 8011322:	f7ff ff71 	bl	8011208 <uxr_common_create_entity>
 8011326:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 801132a:	bd70      	pop	{r4, r5, r6, pc}

0801132c <uxr_buffer_create_publisher_bin>:
 801132c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801132e:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 8011332:	4605      	mov	r5, r0
 8011334:	9105      	str	r1, [sp, #20]
 8011336:	4618      	mov	r0, r3
 8011338:	2603      	movs	r6, #3
 801133a:	a992      	add	r1, sp, #584	@ 0x248
 801133c:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 8011340:	9204      	str	r2, [sp, #16]
 8011342:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8011346:	f000 f93b 	bl	80115c0 <uxr_object_id_to_raw>
 801134a:	2300      	movs	r3, #0
 801134c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011350:	a912      	add	r1, sp, #72	@ 0x48
 8011352:	a806      	add	r0, sp, #24
 8011354:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011358:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 801135c:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8011360:	f7fc ff3a 	bl	800e1d8 <ucdr_init_buffer>
 8011364:	a993      	add	r1, sp, #588	@ 0x24c
 8011366:	a806      	add	r0, sp, #24
 8011368:	f002 f802 	bl	8013370 <uxr_serialize_OBJK_Publisher_Binary>
 801136c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801136e:	9311      	str	r3, [sp, #68]	@ 0x44
 8011370:	ac0e      	add	r4, sp, #56	@ 0x38
 8011372:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011376:	9700      	str	r7, [sp, #0]
 8011378:	9401      	str	r4, [sp, #4]
 801137a:	b29b      	uxth	r3, r3
 801137c:	4628      	mov	r0, r5
 801137e:	f7ff ff43 	bl	8011208 <uxr_common_create_entity>
 8011382:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8011386:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011388 <uxr_buffer_create_subscriber_bin>:
 8011388:	b570      	push	{r4, r5, r6, lr}
 801138a:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801138e:	4605      	mov	r5, r0
 8011390:	9105      	str	r1, [sp, #20]
 8011392:	4618      	mov	r0, r3
 8011394:	a992      	add	r1, sp, #584	@ 0x248
 8011396:	2304      	movs	r3, #4
 8011398:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 801139c:	9204      	str	r2, [sp, #16]
 801139e:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 80113a2:	f000 f90d 	bl	80115c0 <uxr_object_id_to_raw>
 80113a6:	2203      	movs	r2, #3
 80113a8:	2300      	movs	r3, #0
 80113aa:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 80113ae:	a912      	add	r1, sp, #72	@ 0x48
 80113b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80113b4:	a806      	add	r0, sp, #24
 80113b6:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 80113ba:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80113be:	f7fc ff0b 	bl	800e1d8 <ucdr_init_buffer>
 80113c2:	a993      	add	r1, sp, #588	@ 0x24c
 80113c4:	a806      	add	r0, sp, #24
 80113c6:	f002 f885 	bl	80134d4 <uxr_serialize_OBJK_Subscriber_Binary>
 80113ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113cc:	9311      	str	r3, [sp, #68]	@ 0x44
 80113ce:	ac0e      	add	r4, sp, #56	@ 0x38
 80113d0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80113d4:	9600      	str	r6, [sp, #0]
 80113d6:	9401      	str	r4, [sp, #4]
 80113d8:	b29b      	uxth	r3, r3
 80113da:	4628      	mov	r0, r5
 80113dc:	f7ff ff14 	bl	8011208 <uxr_common_create_entity>
 80113e0:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80113e4:	bd70      	pop	{r4, r5, r6, pc}
 80113e6:	bf00      	nop

080113e8 <uxr_buffer_create_datawriter_bin>:
 80113e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80113ea:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80113ee:	ac1d      	add	r4, sp, #116	@ 0x74
 80113f0:	9105      	str	r1, [sp, #20]
 80113f2:	4605      	mov	r5, r0
 80113f4:	a9a1      	add	r1, sp, #644	@ 0x284
 80113f6:	4618      	mov	r0, r3
 80113f8:	2305      	movs	r3, #5
 80113fa:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 80113fe:	9204      	str	r2, [sp, #16]
 8011400:	7123      	strb	r3, [r4, #4]
 8011402:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 8011406:	f000 f8db 	bl	80115c0 <uxr_object_id_to_raw>
 801140a:	2303      	movs	r3, #3
 801140c:	a90e      	add	r1, sp, #56	@ 0x38
 801140e:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 8011410:	7223      	strb	r3, [r4, #8]
 8011412:	f000 f8d5 	bl	80115c0 <uxr_object_id_to_raw>
 8011416:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 801141a:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 801141e:	2200      	movs	r2, #0
 8011420:	3f00      	subs	r7, #0
 8011422:	fab3 f383 	clz	r3, r3
 8011426:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 801142a:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 801142e:	bf18      	it	ne
 8011430:	2701      	movne	r7, #1
 8011432:	095b      	lsrs	r3, r3, #5
 8011434:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8011438:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 801143c:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 8011440:	2201      	movs	r2, #1
 8011442:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8011446:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801144a:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 801144e:	b919      	cbnz	r1, 8011458 <uxr_buffer_create_datawriter_bin+0x70>
 8011450:	f043 0302 	orr.w	r3, r3, #2
 8011454:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011458:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 801145c:	2a01      	cmp	r2, #1
 801145e:	d022      	beq.n	80114a6 <uxr_buffer_create_datawriter_bin+0xbe>
 8011460:	2a03      	cmp	r2, #3
 8011462:	d01b      	beq.n	801149c <uxr_buffer_create_datawriter_bin+0xb4>
 8011464:	b91a      	cbnz	r2, 801146e <uxr_buffer_create_datawriter_bin+0x86>
 8011466:	f043 0308 	orr.w	r3, r3, #8
 801146a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801146e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011472:	a921      	add	r1, sp, #132	@ 0x84
 8011474:	a806      	add	r0, sp, #24
 8011476:	f7fc feaf 	bl	800e1d8 <ucdr_init_buffer>
 801147a:	a90e      	add	r1, sp, #56	@ 0x38
 801147c:	a806      	add	r0, sp, #24
 801147e:	f002 f8cb 	bl	8013618 <uxr_serialize_OBJK_DataWriter_Binary>
 8011482:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011484:	9600      	str	r6, [sp, #0]
 8011486:	9401      	str	r4, [sp, #4]
 8011488:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801148c:	60e3      	str	r3, [r4, #12]
 801148e:	4628      	mov	r0, r5
 8011490:	b29b      	uxth	r3, r3
 8011492:	f7ff feb9 	bl	8011208 <uxr_common_create_entity>
 8011496:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801149a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801149c:	f043 0320 	orr.w	r3, r3, #32
 80114a0:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80114a4:	e7e3      	b.n	801146e <uxr_buffer_create_datawriter_bin+0x86>
 80114a6:	f043 0310 	orr.w	r3, r3, #16
 80114aa:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80114ae:	e7de      	b.n	801146e <uxr_buffer_create_datawriter_bin+0x86>

080114b0 <uxr_buffer_create_datareader_bin>:
 80114b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114b2:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 80114b6:	ac1f      	add	r4, sp, #124	@ 0x7c
 80114b8:	9105      	str	r1, [sp, #20]
 80114ba:	4605      	mov	r5, r0
 80114bc:	a9a3      	add	r1, sp, #652	@ 0x28c
 80114be:	4618      	mov	r0, r3
 80114c0:	2306      	movs	r3, #6
 80114c2:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 80114c6:	9204      	str	r2, [sp, #16]
 80114c8:	7123      	strb	r3, [r4, #4]
 80114ca:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 80114ce:	f000 f877 	bl	80115c0 <uxr_object_id_to_raw>
 80114d2:	2303      	movs	r3, #3
 80114d4:	a90e      	add	r1, sp, #56	@ 0x38
 80114d6:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 80114d8:	7223      	strb	r3, [r4, #8]
 80114da:	f000 f871 	bl	80115c0 <uxr_object_id_to_raw>
 80114de:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 80114e2:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80114e6:	2200      	movs	r2, #0
 80114e8:	3f00      	subs	r7, #0
 80114ea:	fab3 f383 	clz	r3, r3
 80114ee:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 80114f2:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 80114f6:	bf18      	it	ne
 80114f8:	2701      	movne	r7, #1
 80114fa:	095b      	lsrs	r3, r3, #5
 80114fc:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 8011500:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 8011504:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 8011508:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 801150c:	2201      	movs	r2, #1
 801150e:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8011512:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011516:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 801151a:	b919      	cbnz	r1, 8011524 <uxr_buffer_create_datareader_bin+0x74>
 801151c:	f043 0302 	orr.w	r3, r3, #2
 8011520:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011524:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 8011528:	2a01      	cmp	r2, #1
 801152a:	d022      	beq.n	8011572 <uxr_buffer_create_datareader_bin+0xc2>
 801152c:	2a03      	cmp	r2, #3
 801152e:	d01b      	beq.n	8011568 <uxr_buffer_create_datareader_bin+0xb8>
 8011530:	b91a      	cbnz	r2, 801153a <uxr_buffer_create_datareader_bin+0x8a>
 8011532:	f043 0308 	orr.w	r3, r3, #8
 8011536:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801153a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801153e:	a923      	add	r1, sp, #140	@ 0x8c
 8011540:	a806      	add	r0, sp, #24
 8011542:	f7fc fe49 	bl	800e1d8 <ucdr_init_buffer>
 8011546:	a90e      	add	r1, sp, #56	@ 0x38
 8011548:	a806      	add	r0, sp, #24
 801154a:	f002 f829 	bl	80135a0 <uxr_serialize_OBJK_DataReader_Binary>
 801154e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011550:	9600      	str	r6, [sp, #0]
 8011552:	9401      	str	r4, [sp, #4]
 8011554:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011558:	60e3      	str	r3, [r4, #12]
 801155a:	4628      	mov	r0, r5
 801155c:	b29b      	uxth	r3, r3
 801155e:	f7ff fe53 	bl	8011208 <uxr_common_create_entity>
 8011562:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8011566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011568:	f043 0320 	orr.w	r3, r3, #32
 801156c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011570:	e7e3      	b.n	801153a <uxr_buffer_create_datareader_bin+0x8a>
 8011572:	f043 0310 	orr.w	r3, r3, #16
 8011576:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801157a:	e7de      	b.n	801153a <uxr_buffer_create_datareader_bin+0x8a>

0801157c <uxr_object_id>:
 801157c:	b082      	sub	sp, #8
 801157e:	2300      	movs	r3, #0
 8011580:	f88d 1006 	strb.w	r1, [sp, #6]
 8011584:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011588:	f360 030f 	bfi	r3, r0, #0, #16
 801158c:	f362 431f 	bfi	r3, r2, #16, #16
 8011590:	4618      	mov	r0, r3
 8011592:	b002      	add	sp, #8
 8011594:	4770      	bx	lr
 8011596:	bf00      	nop

08011598 <uxr_object_id_from_raw>:
 8011598:	7843      	ldrb	r3, [r0, #1]
 801159a:	7801      	ldrb	r1, [r0, #0]
 801159c:	b082      	sub	sp, #8
 801159e:	f003 020f 	and.w	r2, r3, #15
 80115a2:	f88d 2006 	strb.w	r2, [sp, #6]
 80115a6:	091b      	lsrs	r3, r3, #4
 80115a8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80115ac:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80115b0:	2000      	movs	r0, #0
 80115b2:	f363 000f 	bfi	r0, r3, #0, #16
 80115b6:	f362 401f 	bfi	r0, r2, #16, #16
 80115ba:	b002      	add	sp, #8
 80115bc:	4770      	bx	lr
 80115be:	bf00      	nop

080115c0 <uxr_object_id_to_raw>:
 80115c0:	f3c0 4303 	ubfx	r3, r0, #16, #4
 80115c4:	b082      	sub	sp, #8
 80115c6:	f3c0 120b 	ubfx	r2, r0, #4, #12
 80115ca:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80115ce:	700a      	strb	r2, [r1, #0]
 80115d0:	704b      	strb	r3, [r1, #1]
 80115d2:	b002      	add	sp, #8
 80115d4:	4770      	bx	lr
 80115d6:	bf00      	nop

080115d8 <on_get_fragmentation_info>:
 80115d8:	b500      	push	{lr}
 80115da:	b08b      	sub	sp, #44	@ 0x2c
 80115dc:	4601      	mov	r1, r0
 80115de:	2204      	movs	r2, #4
 80115e0:	a802      	add	r0, sp, #8
 80115e2:	f7fc fdf9 	bl	800e1d8 <ucdr_init_buffer>
 80115e6:	f10d 0305 	add.w	r3, sp, #5
 80115ea:	f10d 0206 	add.w	r2, sp, #6
 80115ee:	a901      	add	r1, sp, #4
 80115f0:	a802      	add	r0, sp, #8
 80115f2:	f001 f9d1 	bl	8012998 <uxr_read_submessage_header>
 80115f6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80115fa:	2b0d      	cmp	r3, #13
 80115fc:	d003      	beq.n	8011606 <on_get_fragmentation_info+0x2e>
 80115fe:	2000      	movs	r0, #0
 8011600:	b00b      	add	sp, #44	@ 0x2c
 8011602:	f85d fb04 	ldr.w	pc, [sp], #4
 8011606:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801160a:	f013 0f02 	tst.w	r3, #2
 801160e:	bf0c      	ite	eq
 8011610:	2001      	moveq	r0, #1
 8011612:	2002      	movne	r0, #2
 8011614:	b00b      	add	sp, #44	@ 0x2c
 8011616:	f85d fb04 	ldr.w	pc, [sp], #4
 801161a:	bf00      	nop

0801161c <read_submessage_get_info>:
 801161c:	b570      	push	{r4, r5, r6, lr}
 801161e:	2500      	movs	r5, #0
 8011620:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8011624:	4604      	mov	r4, r0
 8011626:	f44f 7224 	mov.w	r2, #656	@ 0x290
 801162a:	460e      	mov	r6, r1
 801162c:	a810      	add	r0, sp, #64	@ 0x40
 801162e:	4629      	mov	r1, r5
 8011630:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8011634:	f00b fb1c 	bl	801cc70 <memset>
 8011638:	a903      	add	r1, sp, #12
 801163a:	4630      	mov	r0, r6
 801163c:	f002 fa46 	bl	8013acc <uxr_deserialize_GET_INFO_Payload>
 8011640:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8011644:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011648:	4620      	mov	r0, r4
 801164a:	f001 f839 	bl	80126c0 <uxr_session_header_offset>
 801164e:	462b      	mov	r3, r5
 8011650:	9000      	str	r0, [sp, #0]
 8011652:	220c      	movs	r2, #12
 8011654:	a905      	add	r1, sp, #20
 8011656:	a808      	add	r0, sp, #32
 8011658:	f7fc fdac 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801165c:	a910      	add	r1, sp, #64	@ 0x40
 801165e:	a808      	add	r0, sp, #32
 8011660:	f002 faa6 	bl	8013bb0 <uxr_serialize_INFO_Payload>
 8011664:	9b08      	ldr	r3, [sp, #32]
 8011666:	462a      	mov	r2, r5
 8011668:	4629      	mov	r1, r5
 801166a:	4620      	mov	r0, r4
 801166c:	f000 ffd4 	bl	8012618 <uxr_stamp_session_header>
 8011670:	a808      	add	r0, sp, #32
 8011672:	f7fc fddd 	bl	800e230 <ucdr_buffer_length>
 8011676:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011678:	4602      	mov	r2, r0
 801167a:	a905      	add	r1, sp, #20
 801167c:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011680:	47a0      	blx	r4
 8011682:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8011686:	bd70      	pop	{r4, r5, r6, pc}

08011688 <write_submessage_acknack.isra.0>:
 8011688:	b570      	push	{r4, r5, r6, lr}
 801168a:	b092      	sub	sp, #72	@ 0x48
 801168c:	4605      	mov	r5, r0
 801168e:	460e      	mov	r6, r1
 8011690:	4614      	mov	r4, r2
 8011692:	f001 f815 	bl	80126c0 <uxr_session_header_offset>
 8011696:	a905      	add	r1, sp, #20
 8011698:	9000      	str	r0, [sp, #0]
 801169a:	2300      	movs	r3, #0
 801169c:	a80a      	add	r0, sp, #40	@ 0x28
 801169e:	2211      	movs	r2, #17
 80116a0:	f7fc fd88 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 80116a4:	2318      	movs	r3, #24
 80116a6:	fb03 5404 	mla	r4, r3, r4, r5
 80116aa:	2205      	movs	r2, #5
 80116ac:	2300      	movs	r3, #0
 80116ae:	3450      	adds	r4, #80	@ 0x50
 80116b0:	210a      	movs	r1, #10
 80116b2:	a80a      	add	r0, sp, #40	@ 0x28
 80116b4:	f001 f956 	bl	8012964 <uxr_buffer_submessage_header>
 80116b8:	a903      	add	r1, sp, #12
 80116ba:	4620      	mov	r0, r4
 80116bc:	f008 fc8c 	bl	8019fd8 <uxr_compute_acknack>
 80116c0:	ba40      	rev16	r0, r0
 80116c2:	f8ad 000e 	strh.w	r0, [sp, #14]
 80116c6:	a903      	add	r1, sp, #12
 80116c8:	a80a      	add	r0, sp, #40	@ 0x28
 80116ca:	f88d 6010 	strb.w	r6, [sp, #16]
 80116ce:	f002 fadf 	bl	8013c90 <uxr_serialize_ACKNACK_Payload>
 80116d2:	2200      	movs	r2, #0
 80116d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80116d6:	4611      	mov	r1, r2
 80116d8:	4628      	mov	r0, r5
 80116da:	f000 ff9d 	bl	8012618 <uxr_stamp_session_header>
 80116de:	a80a      	add	r0, sp, #40	@ 0x28
 80116e0:	f7fc fda6 	bl	800e230 <ucdr_buffer_length>
 80116e4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80116e6:	4602      	mov	r2, r0
 80116e8:	a905      	add	r1, sp, #20
 80116ea:	e9d3 0400 	ldrd	r0, r4, [r3]
 80116ee:	47a0      	blx	r4
 80116f0:	b012      	add	sp, #72	@ 0x48
 80116f2:	bd70      	pop	{r4, r5, r6, pc}
 80116f4:	0000      	movs	r0, r0
	...

080116f8 <uxr_init_session>:
 80116f8:	b510      	push	{r4, lr}
 80116fa:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8011730 <uxr_init_session+0x38>
 80116fe:	2300      	movs	r3, #0
 8011700:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8011704:	4604      	mov	r4, r0
 8011706:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 801170a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 801170e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8011712:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8011716:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 801171a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 801171e:	2181      	movs	r1, #129	@ 0x81
 8011720:	f000 fede 	bl	80124e0 <uxr_init_session_info>
 8011724:	f104 0008 	add.w	r0, r4, #8
 8011728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801172c:	f001 b836 	b.w	801279c <uxr_init_stream_storage>
	...

08011738 <uxr_set_status_callback>:
 8011738:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop

08011740 <uxr_set_topic_callback>:
 8011740:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8011744:	4770      	bx	lr
 8011746:	bf00      	nop

08011748 <uxr_set_request_callback>:
 8011748:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 801174c:	4770      	bx	lr
 801174e:	bf00      	nop

08011750 <uxr_set_reply_callback>:
 8011750:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8011754:	4770      	bx	lr
 8011756:	bf00      	nop

08011758 <uxr_create_output_best_effort_stream>:
 8011758:	b570      	push	{r4, r5, r6, lr}
 801175a:	b082      	sub	sp, #8
 801175c:	4604      	mov	r4, r0
 801175e:	460d      	mov	r5, r1
 8011760:	4616      	mov	r6, r2
 8011762:	f000 ffad 	bl	80126c0 <uxr_session_header_offset>
 8011766:	4632      	mov	r2, r6
 8011768:	4603      	mov	r3, r0
 801176a:	4629      	mov	r1, r5
 801176c:	f104 0008 	add.w	r0, r4, #8
 8011770:	b002      	add	sp, #8
 8011772:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011776:	f001 b85b 	b.w	8012830 <uxr_add_output_best_effort_buffer>
 801177a:	bf00      	nop

0801177c <uxr_create_output_reliable_stream>:
 801177c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801177e:	b085      	sub	sp, #20
 8011780:	4604      	mov	r4, r0
 8011782:	460d      	mov	r5, r1
 8011784:	4616      	mov	r6, r2
 8011786:	461f      	mov	r7, r3
 8011788:	f000 ff9a 	bl	80126c0 <uxr_session_header_offset>
 801178c:	463b      	mov	r3, r7
 801178e:	9000      	str	r0, [sp, #0]
 8011790:	4632      	mov	r2, r6
 8011792:	4629      	mov	r1, r5
 8011794:	f104 0008 	add.w	r0, r4, #8
 8011798:	f001 f85e 	bl	8012858 <uxr_add_output_reliable_buffer>
 801179c:	b005      	add	sp, #20
 801179e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080117a0 <uxr_create_input_best_effort_stream>:
 80117a0:	b082      	sub	sp, #8
 80117a2:	3008      	adds	r0, #8
 80117a4:	b002      	add	sp, #8
 80117a6:	f001 b871 	b.w	801288c <uxr_add_input_best_effort_buffer>
 80117aa:	bf00      	nop

080117ac <uxr_create_input_reliable_stream>:
 80117ac:	b510      	push	{r4, lr}
 80117ae:	b084      	sub	sp, #16
 80117b0:	4c03      	ldr	r4, [pc, #12]	@ (80117c0 <uxr_create_input_reliable_stream+0x14>)
 80117b2:	9400      	str	r4, [sp, #0]
 80117b4:	3008      	adds	r0, #8
 80117b6:	f001 f87f 	bl	80128b8 <uxr_add_input_reliable_buffer>
 80117ba:	b004      	add	sp, #16
 80117bc:	bd10      	pop	{r4, pc}
 80117be:	bf00      	nop
 80117c0:	080115d9 	.word	0x080115d9

080117c4 <uxr_epoch_nanos>:
 80117c4:	b510      	push	{r4, lr}
 80117c6:	4604      	mov	r4, r0
 80117c8:	f001 f92c 	bl	8012a24 <uxr_nanos>
 80117cc:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 80117d0:	1ac0      	subs	r0, r0, r3
 80117d2:	eb61 0102 	sbc.w	r1, r1, r2
 80117d6:	bd10      	pop	{r4, pc}

080117d8 <uxr_flash_output_streams>:
 80117d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80117dc:	7e03      	ldrb	r3, [r0, #24]
 80117de:	b084      	sub	sp, #16
 80117e0:	4604      	mov	r4, r0
 80117e2:	b373      	cbz	r3, 8011842 <uxr_flash_output_streams+0x6a>
 80117e4:	2500      	movs	r5, #0
 80117e6:	f100 0908 	add.w	r9, r0, #8
 80117ea:	f10d 0802 	add.w	r8, sp, #2
 80117ee:	4628      	mov	r0, r5
 80117f0:	af03      	add	r7, sp, #12
 80117f2:	ae02      	add	r6, sp, #8
 80117f4:	e006      	b.n	8011804 <uxr_flash_output_streams+0x2c>
 80117f6:	7e23      	ldrb	r3, [r4, #24]
 80117f8:	3501      	adds	r5, #1
 80117fa:	b2e8      	uxtb	r0, r5
 80117fc:	4283      	cmp	r3, r0
 80117fe:	f109 0910 	add.w	r9, r9, #16
 8011802:	d91e      	bls.n	8011842 <uxr_flash_output_streams+0x6a>
 8011804:	2201      	movs	r2, #1
 8011806:	4611      	mov	r1, r2
 8011808:	f000 ff90 	bl	801272c <uxr_stream_id>
 801180c:	4643      	mov	r3, r8
 801180e:	4684      	mov	ip, r0
 8011810:	463a      	mov	r2, r7
 8011812:	4631      	mov	r1, r6
 8011814:	4648      	mov	r0, r9
 8011816:	f8cd c004 	str.w	ip, [sp, #4]
 801181a:	f008 fc61 	bl	801a0e0 <uxr_prepare_best_effort_buffer_to_send>
 801181e:	2800      	cmp	r0, #0
 8011820:	d0e9      	beq.n	80117f6 <uxr_flash_output_streams+0x1e>
 8011822:	9b02      	ldr	r3, [sp, #8]
 8011824:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011828:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801182c:	4620      	mov	r0, r4
 801182e:	f000 fef3 	bl	8012618 <uxr_stamp_session_header>
 8011832:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011834:	9a03      	ldr	r2, [sp, #12]
 8011836:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801183a:	9902      	ldr	r1, [sp, #8]
 801183c:	6818      	ldr	r0, [r3, #0]
 801183e:	47d0      	blx	sl
 8011840:	e7d9      	b.n	80117f6 <uxr_flash_output_streams+0x1e>
 8011842:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011846:	b37b      	cbz	r3, 80118a8 <uxr_flash_output_streams+0xd0>
 8011848:	f04f 0900 	mov.w	r9, #0
 801184c:	f104 0520 	add.w	r5, r4, #32
 8011850:	f10d 0802 	add.w	r8, sp, #2
 8011854:	af03      	add	r7, sp, #12
 8011856:	ae02      	add	r6, sp, #8
 8011858:	4648      	mov	r0, r9
 801185a:	2201      	movs	r2, #1
 801185c:	2102      	movs	r1, #2
 801185e:	f000 ff65 	bl	801272c <uxr_stream_id>
 8011862:	9001      	str	r0, [sp, #4]
 8011864:	e00e      	b.n	8011884 <uxr_flash_output_streams+0xac>
 8011866:	9b02      	ldr	r3, [sp, #8]
 8011868:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801186c:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011870:	4620      	mov	r0, r4
 8011872:	f000 fed1 	bl	8012618 <uxr_stamp_session_header>
 8011876:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011878:	9a03      	ldr	r2, [sp, #12]
 801187a:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801187e:	9902      	ldr	r1, [sp, #8]
 8011880:	6818      	ldr	r0, [r3, #0]
 8011882:	47d0      	blx	sl
 8011884:	4643      	mov	r3, r8
 8011886:	463a      	mov	r2, r7
 8011888:	4631      	mov	r1, r6
 801188a:	4628      	mov	r0, r5
 801188c:	f008 fe3c 	bl	801a508 <uxr_prepare_next_reliable_buffer_to_send>
 8011890:	2800      	cmp	r0, #0
 8011892:	d1e8      	bne.n	8011866 <uxr_flash_output_streams+0x8e>
 8011894:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011898:	f109 0901 	add.w	r9, r9, #1
 801189c:	fa5f f089 	uxtb.w	r0, r9
 80118a0:	4283      	cmp	r3, r0
 80118a2:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 80118a6:	d8d8      	bhi.n	801185a <uxr_flash_output_streams+0x82>
 80118a8:	b004      	add	sp, #16
 80118aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118ae:	bf00      	nop

080118b0 <read_submessage_info>:
 80118b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80118b4:	460d      	mov	r5, r1
 80118b6:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80118ba:	4669      	mov	r1, sp
 80118bc:	4607      	mov	r7, r0
 80118be:	4628      	mov	r0, r5
 80118c0:	f002 f814 	bl	80138ec <uxr_deserialize_BaseObjectReply>
 80118c4:	a902      	add	r1, sp, #8
 80118c6:	4604      	mov	r4, r0
 80118c8:	4628      	mov	r0, r5
 80118ca:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80118ce:	f7fb f9ab 	bl	800cc28 <ucdr_deserialize_bool>
 80118d2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80118d6:	4004      	ands	r4, r0
 80118d8:	b2e4      	uxtb	r4, r4
 80118da:	b95b      	cbnz	r3, 80118f4 <read_submessage_info+0x44>
 80118dc:	a987      	add	r1, sp, #540	@ 0x21c
 80118de:	4628      	mov	r0, r5
 80118e0:	f7fb f9a2 	bl	800cc28 <ucdr_deserialize_bool>
 80118e4:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80118e8:	4606      	mov	r6, r0
 80118ea:	b94b      	cbnz	r3, 8011900 <read_submessage_info+0x50>
 80118ec:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80118f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118f4:	a903      	add	r1, sp, #12
 80118f6:	4628      	mov	r0, r5
 80118f8:	f001 feba 	bl	8013670 <uxr_deserialize_ObjectVariant>
 80118fc:	4004      	ands	r4, r0
 80118fe:	e7ed      	b.n	80118dc <read_submessage_info+0x2c>
 8011900:	a988      	add	r1, sp, #544	@ 0x220
 8011902:	4628      	mov	r0, r5
 8011904:	f7fb f9be 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8011908:	4234      	tst	r4, r6
 801190a:	d0ef      	beq.n	80118ec <read_submessage_info+0x3c>
 801190c:	2800      	cmp	r0, #0
 801190e:	d0ed      	beq.n	80118ec <read_submessage_info+0x3c>
 8011910:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8011914:	2b0d      	cmp	r3, #13
 8011916:	d1e9      	bne.n	80118ec <read_submessage_info+0x3c>
 8011918:	a98a      	add	r1, sp, #552	@ 0x228
 801191a:	4628      	mov	r0, r5
 801191c:	f7fb ff4e 	bl	800d7bc <ucdr_deserialize_int16_t>
 8011920:	b140      	cbz	r0, 8011934 <read_submessage_info+0x84>
 8011922:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8011926:	2b00      	cmp	r3, #0
 8011928:	dd07      	ble.n	801193a <read_submessage_info+0x8a>
 801192a:	f1b8 0f00 	cmp.w	r8, #0
 801192e:	bf0c      	ite	eq
 8011930:	2002      	moveq	r0, #2
 8011932:	2001      	movne	r0, #1
 8011934:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8011938:	e7d8      	b.n	80118ec <read_submessage_info+0x3c>
 801193a:	2000      	movs	r0, #0
 801193c:	e7fa      	b.n	8011934 <read_submessage_info+0x84>
 801193e:	bf00      	nop

08011940 <read_submessage_list>:
 8011940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011944:	b097      	sub	sp, #92	@ 0x5c
 8011946:	4604      	mov	r4, r0
 8011948:	460d      	mov	r5, r1
 801194a:	9209      	str	r2, [sp, #36]	@ 0x24
 801194c:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011950:	aa0c      	add	r2, sp, #48	@ 0x30
 8011952:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8011956:	4628      	mov	r0, r5
 8011958:	f001 f81e 	bl	8012998 <uxr_read_submessage_header>
 801195c:	2800      	cmp	r0, #0
 801195e:	f000 812c 	beq.w	8011bba <read_submessage_list+0x27a>
 8011962:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 8011966:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011968:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 801196c:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011970:	3902      	subs	r1, #2
 8011972:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8011976:	290d      	cmp	r1, #13
 8011978:	d8e8      	bhi.n	801194c <read_submessage_list+0xc>
 801197a:	a201      	add	r2, pc, #4	@ (adr r2, 8011980 <read_submessage_list+0x40>)
 801197c:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011980:	08011bb1 	.word	0x08011bb1
 8011984:	0801194d 	.word	0x0801194d
 8011988:	08011ba1 	.word	0x08011ba1
 801198c:	08011b43 	.word	0x08011b43
 8011990:	08011b39 	.word	0x08011b39
 8011994:	0801194d 	.word	0x0801194d
 8011998:	0801194d 	.word	0x0801194d
 801199c:	08011abd 	.word	0x08011abd
 80119a0:	08011a55 	.word	0x08011a55
 80119a4:	08011a15 	.word	0x08011a15
 80119a8:	0801194d 	.word	0x0801194d
 80119ac:	0801194d 	.word	0x0801194d
 80119b0:	0801194d 	.word	0x0801194d
 80119b4:	080119b9 	.word	0x080119b9
 80119b8:	a910      	add	r1, sp, #64	@ 0x40
 80119ba:	4628      	mov	r0, r5
 80119bc:	f002 f9c6 	bl	8013d4c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80119c0:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 80119c4:	2e00      	cmp	r6, #0
 80119c6:	f000 8100 	beq.w	8011bca <read_submessage_list+0x28a>
 80119ca:	f001 f82b 	bl	8012a24 <uxr_nanos>
 80119ce:	f04f 0800 	mov.w	r8, #0
 80119d2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80119d4:	4602      	mov	r2, r0
 80119d6:	460b      	mov	r3, r1
 80119d8:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80119da:	4990      	ldr	r1, [pc, #576]	@ (8011c1c <read_submessage_list+0x2dc>)
 80119dc:	46c4      	mov	ip, r8
 80119de:	fbc0 7c01 	smlal	r7, ip, r0, r1
 80119e2:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80119e6:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80119e8:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80119ea:	46c6      	mov	lr, r8
 80119ec:	fbc0 7e01 	smlal	r7, lr, r0, r1
 80119f0:	46bc      	mov	ip, r7
 80119f2:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80119f6:	fbc0 7801 	smlal	r7, r8, r0, r1
 80119fa:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80119fe:	e9cd 7800 	strd	r7, r8, [sp]
 8011a02:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8011a06:	9106      	str	r1, [sp, #24]
 8011a08:	4620      	mov	r0, r4
 8011a0a:	47b0      	blx	r6
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8011a12:	e79b      	b.n	801194c <read_submessage_list+0xc>
 8011a14:	a910      	add	r1, sp, #64	@ 0x40
 8011a16:	4628      	mov	r0, r5
 8011a18:	f002 f978 	bl	8013d0c <uxr_deserialize_HEARTBEAT_Payload>
 8011a1c:	2100      	movs	r1, #0
 8011a1e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011a22:	f000 fe9f 	bl	8012764 <uxr_stream_id_from_raw>
 8011a26:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011a2a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8011a2c:	4631      	mov	r1, r6
 8011a2e:	f104 0008 	add.w	r0, r4, #8
 8011a32:	f000 ff77 	bl	8012924 <uxr_get_input_reliable_stream>
 8011a36:	2800      	cmp	r0, #0
 8011a38:	d088      	beq.n	801194c <read_submessage_list+0xc>
 8011a3a:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8011a3e:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8011a42:	f008 fabd 	bl	8019fc0 <uxr_process_heartbeat>
 8011a46:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8011a4a:	4632      	mov	r2, r6
 8011a4c:	4620      	mov	r0, r4
 8011a4e:	f7ff fe1b 	bl	8011688 <write_submessage_acknack.isra.0>
 8011a52:	e77b      	b.n	801194c <read_submessage_list+0xc>
 8011a54:	a910      	add	r1, sp, #64	@ 0x40
 8011a56:	4628      	mov	r0, r5
 8011a58:	f002 f930 	bl	8013cbc <uxr_deserialize_ACKNACK_Payload>
 8011a5c:	2100      	movs	r1, #0
 8011a5e:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011a62:	f000 fe7f 	bl	8012764 <uxr_stream_id_from_raw>
 8011a66:	900d      	str	r0, [sp, #52]	@ 0x34
 8011a68:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8011a6c:	f104 0008 	add.w	r0, r4, #8
 8011a70:	f000 ff44 	bl	80128fc <uxr_get_output_reliable_stream>
 8011a74:	4606      	mov	r6, r0
 8011a76:	2800      	cmp	r0, #0
 8011a78:	f43f af68 	beq.w	801194c <read_submessage_list+0xc>
 8011a7c:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011a80:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011a84:	ba49      	rev16	r1, r1
 8011a86:	b289      	uxth	r1, r1
 8011a88:	f008 fde8 	bl	801a65c <uxr_process_acknack>
 8011a8c:	4630      	mov	r0, r6
 8011a8e:	f008 fda9 	bl	801a5e4 <uxr_begin_output_nack_buffer_it>
 8011a92:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011a96:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8011a9a:	e005      	b.n	8011aa8 <read_submessage_list+0x168>
 8011a9c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011a9e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011aa0:	685f      	ldr	r7, [r3, #4]
 8011aa2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011aa4:	6818      	ldr	r0, [r3, #0]
 8011aa6:	47b8      	blx	r7
 8011aa8:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011aac:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011aae:	4641      	mov	r1, r8
 8011ab0:	4630      	mov	r0, r6
 8011ab2:	f008 fd99 	bl	801a5e8 <uxr_next_reliable_nack_buffer_to_send>
 8011ab6:	2800      	cmp	r0, #0
 8011ab8:	d1f0      	bne.n	8011a9c <read_submessage_list+0x15c>
 8011aba:	e747      	b.n	801194c <read_submessage_list+0xc>
 8011abc:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011ac0:	4641      	mov	r1, r8
 8011ac2:	900d      	str	r0, [sp, #52]	@ 0x34
 8011ac4:	4628      	mov	r0, r5
 8011ac6:	f001 fe73 	bl	80137b0 <uxr_deserialize_BaseObjectRequest>
 8011aca:	3e04      	subs	r6, #4
 8011acc:	4640      	mov	r0, r8
 8011ace:	a90f      	add	r1, sp, #60	@ 0x3c
 8011ad0:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8011ad4:	f000 fe1a 	bl	801270c <uxr_parse_base_object_request>
 8011ad8:	fa1f f886 	uxth.w	r8, r6
 8011adc:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011ae0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011ae2:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 8011ae6:	9110      	str	r1, [sp, #64]	@ 0x40
 8011ae8:	f007 070e 	and.w	r7, r7, #14
 8011aec:	b136      	cbz	r6, 8011afc <read_submessage_list+0x1bc>
 8011aee:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011af2:	9300      	str	r3, [sp, #0]
 8011af4:	464a      	mov	r2, r9
 8011af6:	2300      	movs	r3, #0
 8011af8:	4620      	mov	r0, r4
 8011afa:	47b0      	blx	r6
 8011afc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8011afe:	b16b      	cbz	r3, 8011b1c <read_submessage_list+0x1dc>
 8011b00:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011b02:	2100      	movs	r1, #0
 8011b04:	3802      	subs	r0, #2
 8011b06:	e002      	b.n	8011b0e <read_submessage_list+0x1ce>
 8011b08:	3101      	adds	r1, #1
 8011b0a:	428b      	cmp	r3, r1
 8011b0c:	d006      	beq.n	8011b1c <read_submessage_list+0x1dc>
 8011b0e:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011b12:	454e      	cmp	r6, r9
 8011b14:	d1f8      	bne.n	8011b08 <read_submessage_list+0x1c8>
 8011b16:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011b18:	2200      	movs	r2, #0
 8011b1a:	545a      	strb	r2, [r3, r1]
 8011b1c:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011b20:	9102      	str	r1, [sp, #8]
 8011b22:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011b24:	9101      	str	r1, [sp, #4]
 8011b26:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011b28:	9100      	str	r1, [sp, #0]
 8011b2a:	463b      	mov	r3, r7
 8011b2c:	4642      	mov	r2, r8
 8011b2e:	4629      	mov	r1, r5
 8011b30:	4620      	mov	r0, r4
 8011b32:	f008 fe4b 	bl	801a7cc <read_submessage_format>
 8011b36:	e709      	b.n	801194c <read_submessage_list+0xc>
 8011b38:	4629      	mov	r1, r5
 8011b3a:	4620      	mov	r0, r4
 8011b3c:	f7ff feb8 	bl	80118b0 <read_submessage_info>
 8011b40:	e704      	b.n	801194c <read_submessage_list+0xc>
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d03c      	beq.n	8011bc0 <read_submessage_list+0x280>
 8011b46:	a910      	add	r1, sp, #64	@ 0x40
 8011b48:	4628      	mov	r0, r5
 8011b4a:	f002 f813 	bl	8013b74 <uxr_deserialize_STATUS_Payload>
 8011b4e:	a90e      	add	r1, sp, #56	@ 0x38
 8011b50:	a810      	add	r0, sp, #64	@ 0x40
 8011b52:	aa0d      	add	r2, sp, #52	@ 0x34
 8011b54:	f000 fdda 	bl	801270c <uxr_parse_base_object_request>
 8011b58:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011b5c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011b5e:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 8011b62:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011b66:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011b68:	b136      	cbz	r6, 8011b78 <read_submessage_list+0x238>
 8011b6a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011b6e:	9300      	str	r3, [sp, #0]
 8011b70:	463a      	mov	r2, r7
 8011b72:	4643      	mov	r3, r8
 8011b74:	4620      	mov	r0, r4
 8011b76:	47b0      	blx	r6
 8011b78:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011b7a:	2a00      	cmp	r2, #0
 8011b7c:	f43f aee6 	beq.w	801194c <read_submessage_list+0xc>
 8011b80:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011b82:	2100      	movs	r1, #0
 8011b84:	3802      	subs	r0, #2
 8011b86:	e003      	b.n	8011b90 <read_submessage_list+0x250>
 8011b88:	3101      	adds	r1, #1
 8011b8a:	4291      	cmp	r1, r2
 8011b8c:	f43f aede 	beq.w	801194c <read_submessage_list+0xc>
 8011b90:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011b94:	42be      	cmp	r6, r7
 8011b96:	d1f7      	bne.n	8011b88 <read_submessage_list+0x248>
 8011b98:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011b9a:	f803 8001 	strb.w	r8, [r3, r1]
 8011b9e:	e6d5      	b.n	801194c <read_submessage_list+0xc>
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	f47f aed3 	bne.w	801194c <read_submessage_list+0xc>
 8011ba6:	4629      	mov	r1, r5
 8011ba8:	4620      	mov	r0, r4
 8011baa:	f000 fcf7 	bl	801259c <uxr_read_create_session_status>
 8011bae:	e6cd      	b.n	801194c <read_submessage_list+0xc>
 8011bb0:	4629      	mov	r1, r5
 8011bb2:	4620      	mov	r0, r4
 8011bb4:	f7ff fd32 	bl	801161c <read_submessage_get_info>
 8011bb8:	e6c8      	b.n	801194c <read_submessage_list+0xc>
 8011bba:	b017      	add	sp, #92	@ 0x5c
 8011bbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011bc0:	4629      	mov	r1, r5
 8011bc2:	4620      	mov	r0, r4
 8011bc4:	f000 fcf8 	bl	80125b8 <uxr_read_delete_session_status>
 8011bc8:	e6c0      	b.n	801194c <read_submessage_list+0xc>
 8011bca:	f000 ff2b 	bl	8012a24 <uxr_nanos>
 8011bce:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 8011bd2:	f8df c048 	ldr.w	ip, [pc, #72]	@ 8011c1c <read_submessage_list+0x2dc>
 8011bd6:	4633      	mov	r3, r6
 8011bd8:	fbc7 230c 	smlal	r2, r3, r7, ip
 8011bdc:	1810      	adds	r0, r2, r0
 8011bde:	eb43 0301 	adc.w	r3, r3, r1
 8011be2:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8011be6:	46b6      	mov	lr, r6
 8011be8:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 8011bec:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 8011bf0:	fbc1 760c 	smlal	r7, r6, r1, ip
 8011bf4:	19d2      	adds	r2, r2, r7
 8011bf6:	eb4e 0106 	adc.w	r1, lr, r6
 8011bfa:	1a80      	subs	r0, r0, r2
 8011bfc:	eb63 0301 	sbc.w	r3, r3, r1
 8011c00:	0fda      	lsrs	r2, r3, #31
 8011c02:	1812      	adds	r2, r2, r0
 8011c04:	f143 0300 	adc.w	r3, r3, #0
 8011c08:	0852      	lsrs	r2, r2, #1
 8011c0a:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8011c0e:	105b      	asrs	r3, r3, #1
 8011c10:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011c14:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011c18:	e6f8      	b.n	8011a0c <read_submessage_list+0xcc>
 8011c1a:	bf00      	nop
 8011c1c:	3b9aca00 	.word	0x3b9aca00

08011c20 <listen_message_reliably>:
 8011c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c24:	f1b1 0b00 	subs.w	fp, r1, #0
 8011c28:	b09f      	sub	sp, #124	@ 0x7c
 8011c2a:	4606      	mov	r6, r0
 8011c2c:	bfb8      	it	lt
 8011c2e:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 8011c32:	f000 fedd 	bl	80129f0 <uxr_millis>
 8011c36:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011c3a:	9003      	str	r0, [sp, #12]
 8011c3c:	9104      	str	r1, [sp, #16]
 8011c3e:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8011c42:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	f000 80a4 	beq.w	8011d94 <listen_message_reliably+0x174>
 8011c4c:	2500      	movs	r5, #0
 8011c4e:	e9cd b806 	strd	fp, r8, [sp, #24]
 8011c52:	f106 0420 	add.w	r4, r6, #32
 8011c56:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011c5a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 8011c5e:	4628      	mov	r0, r5
 8011c60:	e011      	b.n	8011c86 <listen_message_reliably+0x66>
 8011c62:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011c66:	42ba      	cmp	r2, r7
 8011c68:	eb73 0109 	sbcs.w	r1, r3, r9
 8011c6c:	bfb8      	it	lt
 8011c6e:	4699      	movlt	r9, r3
 8011c70:	f105 0501 	add.w	r5, r5, #1
 8011c74:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011c78:	b2e8      	uxtb	r0, r5
 8011c7a:	bfb8      	it	lt
 8011c7c:	4617      	movlt	r7, r2
 8011c7e:	4283      	cmp	r3, r0
 8011c80:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011c84:	d94a      	bls.n	8011d1c <listen_message_reliably+0xfc>
 8011c86:	2201      	movs	r2, #1
 8011c88:	2102      	movs	r1, #2
 8011c8a:	f000 fd4f 	bl	801272c <uxr_stream_id>
 8011c8e:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011c92:	4601      	mov	r1, r0
 8011c94:	4620      	mov	r0, r4
 8011c96:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011c98:	f008 fc74 	bl	801a584 <uxr_update_output_stream_heartbeat_timestamp>
 8011c9c:	2800      	cmp	r0, #0
 8011c9e:	d0e0      	beq.n	8011c62 <listen_message_reliably+0x42>
 8011ca0:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8011ca4:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8011ca8:	9305      	str	r3, [sp, #20]
 8011caa:	4630      	mov	r0, r6
 8011cac:	f000 fd08 	bl	80126c0 <uxr_session_header_offset>
 8011cb0:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 8011cb4:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8011cb8:	9000      	str	r0, [sp, #0]
 8011cba:	a90e      	add	r1, sp, #56	@ 0x38
 8011cbc:	4640      	mov	r0, r8
 8011cbe:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	2211      	movs	r2, #17
 8011cc6:	f7fc fa75 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 8011cca:	2300      	movs	r3, #0
 8011ccc:	2205      	movs	r2, #5
 8011cce:	210b      	movs	r1, #11
 8011cd0:	4640      	mov	r0, r8
 8011cd2:	f000 fe47 	bl	8012964 <uxr_buffer_submessage_header>
 8011cd6:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 8011cda:	2101      	movs	r1, #1
 8011cdc:	f008 fe4a 	bl	801a974 <uxr_seq_num_add>
 8011ce0:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 8011ce4:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8011ce8:	4602      	mov	r2, r0
 8011cea:	9b05      	ldr	r3, [sp, #20]
 8011cec:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 8011cf0:	a90c      	add	r1, sp, #48	@ 0x30
 8011cf2:	4640      	mov	r0, r8
 8011cf4:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011cf8:	f001 fff4 	bl	8013ce4 <uxr_serialize_HEARTBEAT_Payload>
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011d00:	4611      	mov	r1, r2
 8011d02:	4630      	mov	r0, r6
 8011d04:	f000 fc88 	bl	8012618 <uxr_stamp_session_header>
 8011d08:	4640      	mov	r0, r8
 8011d0a:	f7fc fa91 	bl	800e230 <ucdr_buffer_length>
 8011d0e:	4602      	mov	r2, r0
 8011d10:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8011d12:	a90e      	add	r1, sp, #56	@ 0x38
 8011d14:	e9d0 0300 	ldrd	r0, r3, [r0]
 8011d18:	4798      	blx	r3
 8011d1a:	e7a2      	b.n	8011c62 <listen_message_reliably+0x42>
 8011d1c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011d20:	4599      	cmp	r9, r3
 8011d22:	bf08      	it	eq
 8011d24:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 8011d28:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 8011d2c:	d032      	beq.n	8011d94 <listen_message_reliably+0x174>
 8011d2e:	9b03      	ldr	r3, [sp, #12]
 8011d30:	1aff      	subs	r7, r7, r3
 8011d32:	2f00      	cmp	r7, #0
 8011d34:	bf08      	it	eq
 8011d36:	2701      	moveq	r7, #1
 8011d38:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8011d3a:	455f      	cmp	r7, fp
 8011d3c:	bfa8      	it	ge
 8011d3e:	465f      	movge	r7, fp
 8011d40:	689c      	ldr	r4, [r3, #8]
 8011d42:	6818      	ldr	r0, [r3, #0]
 8011d44:	4642      	mov	r2, r8
 8011d46:	463b      	mov	r3, r7
 8011d48:	4651      	mov	r1, sl
 8011d4a:	47a0      	blx	r4
 8011d4c:	ebab 0b07 	sub.w	fp, fp, r7
 8011d50:	b958      	cbnz	r0, 8011d6a <listen_message_reliably+0x14a>
 8011d52:	f1bb 0f00 	cmp.w	fp, #0
 8011d56:	dd44      	ble.n	8011de2 <listen_message_reliably+0x1c2>
 8011d58:	f000 fe4a 	bl	80129f0 <uxr_millis>
 8011d5c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d03c      	beq.n	8011dde <listen_message_reliably+0x1be>
 8011d64:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011d68:	e770      	b.n	8011c4c <listen_message_reliably+0x2c>
 8011d6a:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8011d6e:	4604      	mov	r4, r0
 8011d70:	a80e      	add	r0, sp, #56	@ 0x38
 8011d72:	f7fc fa31 	bl	800e1d8 <ucdr_init_buffer>
 8011d76:	2500      	movs	r5, #0
 8011d78:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 8011d7c:	aa08      	add	r2, sp, #32
 8011d7e:	a90e      	add	r1, sp, #56	@ 0x38
 8011d80:	4630      	mov	r0, r6
 8011d82:	f88d 5020 	strb.w	r5, [sp, #32]
 8011d86:	f000 fc5d 	bl	8012644 <uxr_read_session_header>
 8011d8a:	b928      	cbnz	r0, 8011d98 <listen_message_reliably+0x178>
 8011d8c:	4620      	mov	r0, r4
 8011d8e:	b01f      	add	sp, #124	@ 0x7c
 8011d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d94:	465f      	mov	r7, fp
 8011d96:	e7cc      	b.n	8011d32 <listen_message_reliably+0x112>
 8011d98:	4629      	mov	r1, r5
 8011d9a:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8011d9e:	f000 fce1 	bl	8012764 <uxr_stream_id_from_raw>
 8011da2:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011da6:	2f01      	cmp	r7, #1
 8011da8:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8011dac:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 8011db0:	fa5f f880 	uxtb.w	r8, r0
 8011db4:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8011db8:	d050      	beq.n	8011e5c <listen_message_reliably+0x23c>
 8011dba:	2f02      	cmp	r7, #2
 8011dbc:	d016      	beq.n	8011dec <listen_message_reliably+0x1cc>
 8011dbe:	2f00      	cmp	r7, #0
 8011dc0:	d1e4      	bne.n	8011d8c <listen_message_reliably+0x16c>
 8011dc2:	4639      	mov	r1, r7
 8011dc4:	4638      	mov	r0, r7
 8011dc6:	f000 fccd 	bl	8012764 <uxr_stream_id_from_raw>
 8011dca:	a90e      	add	r1, sp, #56	@ 0x38
 8011dcc:	4602      	mov	r2, r0
 8011dce:	4630      	mov	r0, r6
 8011dd0:	920c      	str	r2, [sp, #48]	@ 0x30
 8011dd2:	f7ff fdb5 	bl	8011940 <read_submessage_list>
 8011dd6:	4620      	mov	r0, r4
 8011dd8:	b01f      	add	sp, #124	@ 0x7c
 8011dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dde:	465f      	mov	r7, fp
 8011de0:	e7aa      	b.n	8011d38 <listen_message_reliably+0x118>
 8011de2:	4604      	mov	r4, r0
 8011de4:	4620      	mov	r0, r4
 8011de6:	b01f      	add	sp, #124	@ 0x7c
 8011de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dec:	4629      	mov	r1, r5
 8011dee:	f106 0008 	add.w	r0, r6, #8
 8011df2:	f000 fd97 	bl	8012924 <uxr_get_input_reliable_stream>
 8011df6:	4681      	mov	r9, r0
 8011df8:	b338      	cbz	r0, 8011e4a <listen_message_reliably+0x22a>
 8011dfa:	a80e      	add	r0, sp, #56	@ 0x38
 8011dfc:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8011e00:	f7fc fa1a 	bl	800e238 <ucdr_buffer_remaining>
 8011e04:	4603      	mov	r3, r0
 8011e06:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 8011e0a:	9000      	str	r0, [sp, #0]
 8011e0c:	465a      	mov	r2, fp
 8011e0e:	4651      	mov	r1, sl
 8011e10:	4648      	mov	r0, r9
 8011e12:	f007 ffe3 	bl	8019ddc <uxr_receive_reliable_message>
 8011e16:	b1c0      	cbz	r0, 8011e4a <listen_message_reliably+0x22a>
 8011e18:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8011e1c:	b393      	cbz	r3, 8011e84 <listen_message_reliably+0x264>
 8011e1e:	af16      	add	r7, sp, #88	@ 0x58
 8011e20:	f04f 0a02 	mov.w	sl, #2
 8011e24:	e00a      	b.n	8011e3c <listen_message_reliably+0x21c>
 8011e26:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 8011e2a:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 8011e2e:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 8011e32:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e34:	4639      	mov	r1, r7
 8011e36:	4630      	mov	r0, r6
 8011e38:	f7ff fd82 	bl	8011940 <read_submessage_list>
 8011e3c:	2204      	movs	r2, #4
 8011e3e:	4639      	mov	r1, r7
 8011e40:	4648      	mov	r0, r9
 8011e42:	f008 f845 	bl	8019ed0 <uxr_next_input_reliable_buffer_available>
 8011e46:	2800      	cmp	r0, #0
 8011e48:	d1ed      	bne.n	8011e26 <listen_message_reliably+0x206>
 8011e4a:	4630      	mov	r0, r6
 8011e4c:	462a      	mov	r2, r5
 8011e4e:	4641      	mov	r1, r8
 8011e50:	f7ff fc1a 	bl	8011688 <write_submessage_acknack.isra.0>
 8011e54:	4620      	mov	r0, r4
 8011e56:	b01f      	add	sp, #124	@ 0x7c
 8011e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e5c:	4629      	mov	r1, r5
 8011e5e:	f106 0008 	add.w	r0, r6, #8
 8011e62:	f000 fd55 	bl	8012910 <uxr_get_input_best_effort_stream>
 8011e66:	2800      	cmp	r0, #0
 8011e68:	d090      	beq.n	8011d8c <listen_message_reliably+0x16c>
 8011e6a:	4651      	mov	r1, sl
 8011e6c:	f007 ff26 	bl	8019cbc <uxr_receive_best_effort_message>
 8011e70:	2800      	cmp	r0, #0
 8011e72:	d08b      	beq.n	8011d8c <listen_message_reliably+0x16c>
 8011e74:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011e78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e7a:	a90e      	add	r1, sp, #56	@ 0x38
 8011e7c:	4630      	mov	r0, r6
 8011e7e:	f7ff fd5f 	bl	8011940 <read_submessage_list>
 8011e82:	e783      	b.n	8011d8c <listen_message_reliably+0x16c>
 8011e84:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011e88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e8a:	a90e      	add	r1, sp, #56	@ 0x38
 8011e8c:	4630      	mov	r0, r6
 8011e8e:	f7ff fd57 	bl	8011940 <read_submessage_list>
 8011e92:	e7c4      	b.n	8011e1e <listen_message_reliably+0x1fe>

08011e94 <uxr_run_session_timeout>:
 8011e94:	b570      	push	{r4, r5, r6, lr}
 8011e96:	4604      	mov	r4, r0
 8011e98:	460d      	mov	r5, r1
 8011e9a:	f000 fda9 	bl	80129f0 <uxr_millis>
 8011e9e:	4606      	mov	r6, r0
 8011ea0:	4620      	mov	r0, r4
 8011ea2:	f7ff fc99 	bl	80117d8 <uxr_flash_output_streams>
 8011ea6:	4629      	mov	r1, r5
 8011ea8:	4620      	mov	r0, r4
 8011eaa:	f7ff feb9 	bl	8011c20 <listen_message_reliably>
 8011eae:	f000 fd9f 	bl	80129f0 <uxr_millis>
 8011eb2:	1b81      	subs	r1, r0, r6
 8011eb4:	1a69      	subs	r1, r5, r1
 8011eb6:	2900      	cmp	r1, #0
 8011eb8:	dcf6      	bgt.n	8011ea8 <uxr_run_session_timeout+0x14>
 8011eba:	f104 0008 	add.w	r0, r4, #8
 8011ebe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011ec2:	f000 bd39 	b.w	8012938 <uxr_output_streams_confirmed>
 8011ec6:	bf00      	nop

08011ec8 <uxr_run_session_until_data>:
 8011ec8:	b570      	push	{r4, r5, r6, lr}
 8011eca:	4604      	mov	r4, r0
 8011ecc:	460d      	mov	r5, r1
 8011ece:	f000 fd8f 	bl	80129f0 <uxr_millis>
 8011ed2:	4606      	mov	r6, r0
 8011ed4:	4620      	mov	r0, r4
 8011ed6:	f7ff fc7f 	bl	80117d8 <uxr_flash_output_streams>
 8011eda:	2300      	movs	r3, #0
 8011edc:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011ee0:	4629      	mov	r1, r5
 8011ee2:	e005      	b.n	8011ef0 <uxr_run_session_until_data+0x28>
 8011ee4:	f000 fd84 	bl	80129f0 <uxr_millis>
 8011ee8:	1b81      	subs	r1, r0, r6
 8011eea:	1a69      	subs	r1, r5, r1
 8011eec:	2900      	cmp	r1, #0
 8011eee:	dd07      	ble.n	8011f00 <uxr_run_session_until_data+0x38>
 8011ef0:	4620      	mov	r0, r4
 8011ef2:	f7ff fe95 	bl	8011c20 <listen_message_reliably>
 8011ef6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011efa:	2800      	cmp	r0, #0
 8011efc:	d0f2      	beq.n	8011ee4 <uxr_run_session_until_data+0x1c>
 8011efe:	bd70      	pop	{r4, r5, r6, pc}
 8011f00:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011f04:	bd70      	pop	{r4, r5, r6, pc}
 8011f06:	bf00      	nop

08011f08 <uxr_run_session_until_confirm_delivery>:
 8011f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f0c:	4606      	mov	r6, r0
 8011f0e:	460d      	mov	r5, r1
 8011f10:	f000 fd6e 	bl	80129f0 <uxr_millis>
 8011f14:	4607      	mov	r7, r0
 8011f16:	4630      	mov	r0, r6
 8011f18:	f7ff fc5e 	bl	80117d8 <uxr_flash_output_streams>
 8011f1c:	2d00      	cmp	r5, #0
 8011f1e:	db16      	blt.n	8011f4e <uxr_run_session_until_confirm_delivery+0x46>
 8011f20:	462c      	mov	r4, r5
 8011f22:	f106 0808 	add.w	r8, r6, #8
 8011f26:	e008      	b.n	8011f3a <uxr_run_session_until_confirm_delivery+0x32>
 8011f28:	4621      	mov	r1, r4
 8011f2a:	4630      	mov	r0, r6
 8011f2c:	f7ff fe78 	bl	8011c20 <listen_message_reliably>
 8011f30:	f000 fd5e 	bl	80129f0 <uxr_millis>
 8011f34:	1bc1      	subs	r1, r0, r7
 8011f36:	1a6c      	subs	r4, r5, r1
 8011f38:	d404      	bmi.n	8011f44 <uxr_run_session_until_confirm_delivery+0x3c>
 8011f3a:	4640      	mov	r0, r8
 8011f3c:	f000 fcfc 	bl	8012938 <uxr_output_streams_confirmed>
 8011f40:	2800      	cmp	r0, #0
 8011f42:	d0f1      	beq.n	8011f28 <uxr_run_session_until_confirm_delivery+0x20>
 8011f44:	4640      	mov	r0, r8
 8011f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f4a:	f000 bcf5 	b.w	8012938 <uxr_output_streams_confirmed>
 8011f4e:	f106 0808 	add.w	r8, r6, #8
 8011f52:	e7f7      	b.n	8011f44 <uxr_run_session_until_confirm_delivery+0x3c>

08011f54 <uxr_run_session_until_all_status>:
 8011f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f58:	9c08      	ldr	r4, [sp, #32]
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	460f      	mov	r7, r1
 8011f5e:	4690      	mov	r8, r2
 8011f60:	461e      	mov	r6, r3
 8011f62:	f7ff fc39 	bl	80117d8 <uxr_flash_output_streams>
 8011f66:	b124      	cbz	r4, 8011f72 <uxr_run_session_until_all_status+0x1e>
 8011f68:	4622      	mov	r2, r4
 8011f6a:	21ff      	movs	r1, #255	@ 0xff
 8011f6c:	4630      	mov	r0, r6
 8011f6e:	f00a fe7f 	bl	801cc70 <memset>
 8011f72:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011f76:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011f78:	f000 fd3a 	bl	80129f0 <uxr_millis>
 8011f7c:	4639      	mov	r1, r7
 8011f7e:	4681      	mov	r9, r0
 8011f80:	4628      	mov	r0, r5
 8011f82:	f7ff fe4d 	bl	8011c20 <listen_message_reliably>
 8011f86:	f000 fd33 	bl	80129f0 <uxr_millis>
 8011f8a:	eba0 0109 	sub.w	r1, r0, r9
 8011f8e:	1a79      	subs	r1, r7, r1
 8011f90:	b36c      	cbz	r4, 8011fee <uxr_run_session_until_all_status+0x9a>
 8011f92:	1e70      	subs	r0, r6, #1
 8011f94:	46c6      	mov	lr, r8
 8011f96:	1902      	adds	r2, r0, r4
 8011f98:	4684      	mov	ip, r0
 8011f9a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011f9e:	2bff      	cmp	r3, #255	@ 0xff
 8011fa0:	d007      	beq.n	8011fb2 <uxr_run_session_until_all_status+0x5e>
 8011fa2:	4594      	cmp	ip, r2
 8011fa4:	d00f      	beq.n	8011fc6 <uxr_run_session_until_all_status+0x72>
 8011fa6:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011faa:	2bff      	cmp	r3, #255	@ 0xff
 8011fac:	f10e 0e02 	add.w	lr, lr, #2
 8011fb0:	d1f7      	bne.n	8011fa2 <uxr_run_session_until_all_status+0x4e>
 8011fb2:	4594      	cmp	ip, r2
 8011fb4:	f8be 3000 	ldrh.w	r3, [lr]
 8011fb8:	d014      	beq.n	8011fe4 <uxr_run_session_until_all_status+0x90>
 8011fba:	f10e 0e02 	add.w	lr, lr, #2
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d0eb      	beq.n	8011f9a <uxr_run_session_until_all_status+0x46>
 8011fc2:	2900      	cmp	r1, #0
 8011fc4:	dcdc      	bgt.n	8011f80 <uxr_run_session_until_all_status+0x2c>
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	67eb      	str	r3, [r5, #124]	@ 0x7c
 8011fca:	e001      	b.n	8011fd0 <uxr_run_session_until_all_status+0x7c>
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d812      	bhi.n	8011ff6 <uxr_run_session_until_all_status+0xa2>
 8011fd0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011fd4:	4290      	cmp	r0, r2
 8011fd6:	d1f9      	bne.n	8011fcc <uxr_run_session_until_all_status+0x78>
 8011fd8:	2b01      	cmp	r3, #1
 8011fda:	bf8c      	ite	hi
 8011fdc:	2000      	movhi	r0, #0
 8011fde:	2001      	movls	r0, #1
 8011fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fe4:	2900      	cmp	r1, #0
 8011fe6:	ddee      	ble.n	8011fc6 <uxr_run_session_until_all_status+0x72>
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d1c9      	bne.n	8011f80 <uxr_run_session_until_all_status+0x2c>
 8011fec:	e7eb      	b.n	8011fc6 <uxr_run_session_until_all_status+0x72>
 8011fee:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011ff0:	2001      	movs	r0, #1
 8011ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ff6:	2000      	movs	r0, #0
 8011ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ffc:	0000      	movs	r0, r0
	...

08012000 <uxr_sync_session>:
 8012000:	b570      	push	{r4, r5, r6, lr}
 8012002:	b092      	sub	sp, #72	@ 0x48
 8012004:	4604      	mov	r4, r0
 8012006:	460d      	mov	r5, r1
 8012008:	f000 fb5a 	bl	80126c0 <uxr_session_header_offset>
 801200c:	2214      	movs	r2, #20
 801200e:	eb0d 0102 	add.w	r1, sp, r2
 8012012:	9000      	str	r0, [sp, #0]
 8012014:	2300      	movs	r3, #0
 8012016:	a80a      	add	r0, sp, #40	@ 0x28
 8012018:	f7fc f8cc 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801201c:	2300      	movs	r3, #0
 801201e:	2208      	movs	r2, #8
 8012020:	210e      	movs	r1, #14
 8012022:	a80a      	add	r0, sp, #40	@ 0x28
 8012024:	f000 fc9e 	bl	8012964 <uxr_buffer_submessage_header>
 8012028:	f000 fcfc 	bl	8012a24 <uxr_nanos>
 801202c:	a318      	add	r3, pc, #96	@ (adr r3, 8012090 <uxr_sync_session+0x90>)
 801202e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012032:	f7ee fe41 	bl	8000cb8 <__aeabi_ldivmod>
 8012036:	a903      	add	r1, sp, #12
 8012038:	e9cd 0203 	strd	r0, r2, [sp, #12]
 801203c:	a80a      	add	r0, sp, #40	@ 0x28
 801203e:	f001 fe77 	bl	8013d30 <uxr_serialize_TIMESTAMP_Payload>
 8012042:	2200      	movs	r2, #0
 8012044:	4611      	mov	r1, r2
 8012046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012048:	4620      	mov	r0, r4
 801204a:	f000 fae5 	bl	8012618 <uxr_stamp_session_header>
 801204e:	a80a      	add	r0, sp, #40	@ 0x28
 8012050:	f7fc f8ee 	bl	800e230 <ucdr_buffer_length>
 8012054:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012056:	4602      	mov	r2, r0
 8012058:	a905      	add	r1, sp, #20
 801205a:	e9d3 0600 	ldrd	r0, r6, [r3]
 801205e:	47b0      	blx	r6
 8012060:	f000 fcc6 	bl	80129f0 <uxr_millis>
 8012064:	2300      	movs	r3, #0
 8012066:	4606      	mov	r6, r0
 8012068:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 801206c:	4629      	mov	r1, r5
 801206e:	e000      	b.n	8012072 <uxr_sync_session+0x72>
 8012070:	b950      	cbnz	r0, 8012088 <uxr_sync_session+0x88>
 8012072:	4620      	mov	r0, r4
 8012074:	f7ff fdd4 	bl	8011c20 <listen_message_reliably>
 8012078:	f000 fcba 	bl	80129f0 <uxr_millis>
 801207c:	1b81      	subs	r1, r0, r6
 801207e:	1a69      	subs	r1, r5, r1
 8012080:	2900      	cmp	r1, #0
 8012082:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8012086:	dcf3      	bgt.n	8012070 <uxr_sync_session+0x70>
 8012088:	b012      	add	sp, #72	@ 0x48
 801208a:	bd70      	pop	{r4, r5, r6, pc}
 801208c:	f3af 8000 	nop.w
 8012090:	3b9aca00 	.word	0x3b9aca00
 8012094:	00000000 	.word	0x00000000

08012098 <wait_session_status>:
 8012098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801209c:	4604      	mov	r4, r0
 801209e:	20ff      	movs	r0, #255	@ 0xff
 80120a0:	b09f      	sub	sp, #124	@ 0x7c
 80120a2:	7160      	strb	r0, [r4, #5]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	f000 80bb 	beq.w	8012220 <wait_session_status+0x188>
 80120aa:	4692      	mov	sl, r2
 80120ac:	469b      	mov	fp, r3
 80120ae:	f04f 0800 	mov.w	r8, #0
 80120b2:	9105      	str	r1, [sp, #20]
 80120b4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80120b6:	9905      	ldr	r1, [sp, #20]
 80120b8:	e9d3 0500 	ldrd	r0, r5, [r3]
 80120bc:	4652      	mov	r2, sl
 80120be:	47a8      	blx	r5
 80120c0:	f000 fc96 	bl	80129f0 <uxr_millis>
 80120c4:	2700      	movs	r7, #0
 80120c6:	4605      	mov	r5, r0
 80120c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80120cc:	e009      	b.n	80120e2 <wait_session_status+0x4a>
 80120ce:	f000 fc8f 	bl	80129f0 <uxr_millis>
 80120d2:	1b43      	subs	r3, r0, r5
 80120d4:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80120d8:	2b00      	cmp	r3, #0
 80120da:	7962      	ldrb	r2, [r4, #5]
 80120dc:	dd3d      	ble.n	801215a <wait_session_status+0xc2>
 80120de:	2aff      	cmp	r2, #255	@ 0xff
 80120e0:	d13b      	bne.n	801215a <wait_session_status+0xc2>
 80120e2:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80120e4:	a90a      	add	r1, sp, #40	@ 0x28
 80120e6:	6896      	ldr	r6, [r2, #8]
 80120e8:	6810      	ldr	r0, [r2, #0]
 80120ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80120ec:	47b0      	blx	r6
 80120ee:	2800      	cmp	r0, #0
 80120f0:	d0ed      	beq.n	80120ce <wait_session_status+0x36>
 80120f2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 80120f6:	a80e      	add	r0, sp, #56	@ 0x38
 80120f8:	f7fc f86e 	bl	800e1d8 <ucdr_init_buffer>
 80120fc:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 8012100:	aa09      	add	r2, sp, #36	@ 0x24
 8012102:	a90e      	add	r1, sp, #56	@ 0x38
 8012104:	4620      	mov	r0, r4
 8012106:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 801210a:	f000 fa9b 	bl	8012644 <uxr_read_session_header>
 801210e:	2800      	cmp	r0, #0
 8012110:	d0dd      	beq.n	80120ce <wait_session_status+0x36>
 8012112:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8012116:	2100      	movs	r1, #0
 8012118:	f000 fb24 	bl	8012764 <uxr_stream_id_from_raw>
 801211c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8012120:	9304      	str	r3, [sp, #16]
 8012122:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8012126:	b2c3      	uxtb	r3, r0
 8012128:	f1b9 0f01 	cmp.w	r9, #1
 801212c:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8012130:	9303      	str	r3, [sp, #12]
 8012132:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012136:	d05d      	beq.n	80121f4 <wait_session_status+0x15c>
 8012138:	f1b9 0f02 	cmp.w	r9, #2
 801213c:	d01a      	beq.n	8012174 <wait_session_status+0xdc>
 801213e:	f1b9 0f00 	cmp.w	r9, #0
 8012142:	d1c4      	bne.n	80120ce <wait_session_status+0x36>
 8012144:	4649      	mov	r1, r9
 8012146:	4648      	mov	r0, r9
 8012148:	f000 fb0c 	bl	8012764 <uxr_stream_id_from_raw>
 801214c:	a90e      	add	r1, sp, #56	@ 0x38
 801214e:	4602      	mov	r2, r0
 8012150:	900d      	str	r0, [sp, #52]	@ 0x34
 8012152:	4620      	mov	r0, r4
 8012154:	f7ff fbf4 	bl	8011940 <read_submessage_list>
 8012158:	e7b9      	b.n	80120ce <wait_session_status+0x36>
 801215a:	f108 0801 	add.w	r8, r8, #1
 801215e:	45c3      	cmp	fp, r8
 8012160:	d001      	beq.n	8012166 <wait_session_status+0xce>
 8012162:	2aff      	cmp	r2, #255	@ 0xff
 8012164:	d0a6      	beq.n	80120b4 <wait_session_status+0x1c>
 8012166:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 801216a:	bf18      	it	ne
 801216c:	2001      	movne	r0, #1
 801216e:	b01f      	add	sp, #124	@ 0x7c
 8012170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012174:	4631      	mov	r1, r6
 8012176:	f104 0008 	add.w	r0, r4, #8
 801217a:	f000 fbd3 	bl	8012924 <uxr_get_input_reliable_stream>
 801217e:	9006      	str	r0, [sp, #24]
 8012180:	2800      	cmp	r0, #0
 8012182:	d031      	beq.n	80121e8 <wait_session_status+0x150>
 8012184:	aa0e      	add	r2, sp, #56	@ 0x38
 8012186:	4610      	mov	r0, r2
 8012188:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801218a:	9207      	str	r2, [sp, #28]
 801218c:	f7fc f854 	bl	800e238 <ucdr_buffer_remaining>
 8012190:	4603      	mov	r3, r0
 8012192:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 8012196:	9000      	str	r0, [sp, #0]
 8012198:	9a07      	ldr	r2, [sp, #28]
 801219a:	9904      	ldr	r1, [sp, #16]
 801219c:	9806      	ldr	r0, [sp, #24]
 801219e:	f007 fe1d 	bl	8019ddc <uxr_receive_reliable_message>
 80121a2:	b308      	cbz	r0, 80121e8 <wait_session_status+0x150>
 80121a4:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d041      	beq.n	8012230 <wait_session_status+0x198>
 80121ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80121b0:	9507      	str	r5, [sp, #28]
 80121b2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80121b6:	9d06      	ldr	r5, [sp, #24]
 80121b8:	f04f 0902 	mov.w	r9, #2
 80121bc:	e00a      	b.n	80121d4 <wait_session_status+0x13c>
 80121be:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 80121c2:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 80121c6:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80121ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121cc:	a916      	add	r1, sp, #88	@ 0x58
 80121ce:	4620      	mov	r0, r4
 80121d0:	f7ff fbb6 	bl	8011940 <read_submessage_list>
 80121d4:	2204      	movs	r2, #4
 80121d6:	a916      	add	r1, sp, #88	@ 0x58
 80121d8:	4628      	mov	r0, r5
 80121da:	f007 fe79 	bl	8019ed0 <uxr_next_input_reliable_buffer_available>
 80121de:	2800      	cmp	r0, #0
 80121e0:	d1ed      	bne.n	80121be <wait_session_status+0x126>
 80121e2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80121e6:	9d07      	ldr	r5, [sp, #28]
 80121e8:	9903      	ldr	r1, [sp, #12]
 80121ea:	4632      	mov	r2, r6
 80121ec:	4620      	mov	r0, r4
 80121ee:	f7ff fa4b 	bl	8011688 <write_submessage_acknack.isra.0>
 80121f2:	e76c      	b.n	80120ce <wait_session_status+0x36>
 80121f4:	4631      	mov	r1, r6
 80121f6:	f104 0008 	add.w	r0, r4, #8
 80121fa:	f000 fb89 	bl	8012910 <uxr_get_input_best_effort_stream>
 80121fe:	2800      	cmp	r0, #0
 8012200:	f43f af65 	beq.w	80120ce <wait_session_status+0x36>
 8012204:	9904      	ldr	r1, [sp, #16]
 8012206:	f007 fd59 	bl	8019cbc <uxr_receive_best_effort_message>
 801220a:	2800      	cmp	r0, #0
 801220c:	f43f af5f 	beq.w	80120ce <wait_session_status+0x36>
 8012210:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8012214:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012216:	a90e      	add	r1, sp, #56	@ 0x38
 8012218:	4620      	mov	r0, r4
 801221a:	f7ff fb91 	bl	8011940 <read_submessage_list>
 801221e:	e756      	b.n	80120ce <wait_session_status+0x36>
 8012220:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012222:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012226:	47a0      	blx	r4
 8012228:	2001      	movs	r0, #1
 801222a:	b01f      	add	sp, #124	@ 0x7c
 801222c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012230:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8012234:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012236:	a90e      	add	r1, sp, #56	@ 0x38
 8012238:	4620      	mov	r0, r4
 801223a:	f7ff fb81 	bl	8011940 <read_submessage_list>
 801223e:	e7b5      	b.n	80121ac <wait_session_status+0x114>

08012240 <uxr_delete_session_retries>:
 8012240:	b530      	push	{r4, r5, lr}
 8012242:	b08f      	sub	sp, #60	@ 0x3c
 8012244:	4604      	mov	r4, r0
 8012246:	460d      	mov	r5, r1
 8012248:	f000 fa3a 	bl	80126c0 <uxr_session_header_offset>
 801224c:	2300      	movs	r3, #0
 801224e:	2210      	movs	r2, #16
 8012250:	9000      	str	r0, [sp, #0]
 8012252:	a902      	add	r1, sp, #8
 8012254:	a806      	add	r0, sp, #24
 8012256:	f7fb ffad 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801225a:	a906      	add	r1, sp, #24
 801225c:	4620      	mov	r0, r4
 801225e:	f000 f981 	bl	8012564 <uxr_buffer_delete_session>
 8012262:	2200      	movs	r2, #0
 8012264:	4611      	mov	r1, r2
 8012266:	9b06      	ldr	r3, [sp, #24]
 8012268:	4620      	mov	r0, r4
 801226a:	f000 f9d5 	bl	8012618 <uxr_stamp_session_header>
 801226e:	a806      	add	r0, sp, #24
 8012270:	f7fb ffde 	bl	800e230 <ucdr_buffer_length>
 8012274:	462b      	mov	r3, r5
 8012276:	4602      	mov	r2, r0
 8012278:	a902      	add	r1, sp, #8
 801227a:	4620      	mov	r0, r4
 801227c:	f7ff ff0c 	bl	8012098 <wait_session_status>
 8012280:	b118      	cbz	r0, 801228a <uxr_delete_session_retries+0x4a>
 8012282:	7960      	ldrb	r0, [r4, #5]
 8012284:	fab0 f080 	clz	r0, r0
 8012288:	0940      	lsrs	r0, r0, #5
 801228a:	b00f      	add	sp, #60	@ 0x3c
 801228c:	bd30      	pop	{r4, r5, pc}
 801228e:	bf00      	nop

08012290 <uxr_create_session>:
 8012290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012294:	f100 0308 	add.w	r3, r0, #8
 8012298:	b0ab      	sub	sp, #172	@ 0xac
 801229a:	4604      	mov	r4, r0
 801229c:	4618      	mov	r0, r3
 801229e:	9303      	str	r3, [sp, #12]
 80122a0:	f000 fa86 	bl	80127b0 <uxr_reset_stream_storage>
 80122a4:	4620      	mov	r0, r4
 80122a6:	f000 fa0b 	bl	80126c0 <uxr_session_header_offset>
 80122aa:	2300      	movs	r3, #0
 80122ac:	9000      	str	r0, [sp, #0]
 80122ae:	221c      	movs	r2, #28
 80122b0:	a90b      	add	r1, sp, #44	@ 0x2c
 80122b2:	a812      	add	r0, sp, #72	@ 0x48
 80122b4:	f7fb ff7e 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 80122b8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80122ba:	8a1a      	ldrh	r2, [r3, #16]
 80122bc:	3a04      	subs	r2, #4
 80122be:	b292      	uxth	r2, r2
 80122c0:	a912      	add	r1, sp, #72	@ 0x48
 80122c2:	4620      	mov	r0, r4
 80122c4:	f000 f924 	bl	8012510 <uxr_buffer_create_session>
 80122c8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80122ca:	4620      	mov	r0, r4
 80122cc:	f000 f990 	bl	80125f0 <uxr_stamp_create_session_header>
 80122d0:	a812      	add	r0, sp, #72	@ 0x48
 80122d2:	f7fb ffad 	bl	800e230 <ucdr_buffer_length>
 80122d6:	23ff      	movs	r3, #255	@ 0xff
 80122d8:	4683      	mov	fp, r0
 80122da:	7163      	strb	r3, [r4, #5]
 80122dc:	f04f 080a 	mov.w	r8, #10
 80122e0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80122e2:	465a      	mov	r2, fp
 80122e4:	e9d3 0500 	ldrd	r0, r5, [r3]
 80122e8:	a90b      	add	r1, sp, #44	@ 0x2c
 80122ea:	47a8      	blx	r5
 80122ec:	f000 fb80 	bl	80129f0 <uxr_millis>
 80122f0:	2700      	movs	r7, #0
 80122f2:	4605      	mov	r5, r0
 80122f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80122f8:	e009      	b.n	801230e <uxr_create_session+0x7e>
 80122fa:	f000 fb79 	bl	80129f0 <uxr_millis>
 80122fe:	1b43      	subs	r3, r0, r5
 8012300:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8012304:	2b00      	cmp	r3, #0
 8012306:	7962      	ldrb	r2, [r4, #5]
 8012308:	dd3d      	ble.n	8012386 <uxr_create_session+0xf6>
 801230a:	2aff      	cmp	r2, #255	@ 0xff
 801230c:	d13b      	bne.n	8012386 <uxr_create_session+0xf6>
 801230e:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8012310:	a907      	add	r1, sp, #28
 8012312:	6896      	ldr	r6, [r2, #8]
 8012314:	6810      	ldr	r0, [r2, #0]
 8012316:	aa08      	add	r2, sp, #32
 8012318:	47b0      	blx	r6
 801231a:	2800      	cmp	r0, #0
 801231c:	d0ed      	beq.n	80122fa <uxr_create_session+0x6a>
 801231e:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8012322:	a81a      	add	r0, sp, #104	@ 0x68
 8012324:	f7fb ff58 	bl	800e1d8 <ucdr_init_buffer>
 8012328:	f10d 031a 	add.w	r3, sp, #26
 801232c:	aa06      	add	r2, sp, #24
 801232e:	a91a      	add	r1, sp, #104	@ 0x68
 8012330:	4620      	mov	r0, r4
 8012332:	f88d 7018 	strb.w	r7, [sp, #24]
 8012336:	f000 f985 	bl	8012644 <uxr_read_session_header>
 801233a:	2800      	cmp	r0, #0
 801233c:	d0dd      	beq.n	80122fa <uxr_create_session+0x6a>
 801233e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012342:	2100      	movs	r1, #0
 8012344:	f000 fa0e 	bl	8012764 <uxr_stream_id_from_raw>
 8012348:	f3c0 4907 	ubfx	r9, r0, #16, #8
 801234c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8012350:	9302      	str	r3, [sp, #8]
 8012352:	f1b9 0f01 	cmp.w	r9, #1
 8012356:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801235a:	fa5f fa80 	uxtb.w	sl, r0
 801235e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012362:	d056      	beq.n	8012412 <uxr_create_session+0x182>
 8012364:	f1b9 0f02 	cmp.w	r9, #2
 8012368:	d018      	beq.n	801239c <uxr_create_session+0x10c>
 801236a:	f1b9 0f00 	cmp.w	r9, #0
 801236e:	d1c4      	bne.n	80122fa <uxr_create_session+0x6a>
 8012370:	4649      	mov	r1, r9
 8012372:	4648      	mov	r0, r9
 8012374:	f000 f9f6 	bl	8012764 <uxr_stream_id_from_raw>
 8012378:	a91a      	add	r1, sp, #104	@ 0x68
 801237a:	4602      	mov	r2, r0
 801237c:	900a      	str	r0, [sp, #40]	@ 0x28
 801237e:	4620      	mov	r0, r4
 8012380:	f7ff fade 	bl	8011940 <read_submessage_list>
 8012384:	e7b9      	b.n	80122fa <uxr_create_session+0x6a>
 8012386:	f1b8 0801 	subs.w	r8, r8, #1
 801238a:	d001      	beq.n	8012390 <uxr_create_session+0x100>
 801238c:	2aff      	cmp	r2, #255	@ 0xff
 801238e:	d0a7      	beq.n	80122e0 <uxr_create_session+0x50>
 8012390:	2a00      	cmp	r2, #0
 8012392:	d05b      	beq.n	801244c <uxr_create_session+0x1bc>
 8012394:	2000      	movs	r0, #0
 8012396:	b02b      	add	sp, #172	@ 0xac
 8012398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801239c:	9803      	ldr	r0, [sp, #12]
 801239e:	4631      	mov	r1, r6
 80123a0:	f000 fac0 	bl	8012924 <uxr_get_input_reliable_stream>
 80123a4:	9004      	str	r0, [sp, #16]
 80123a6:	b370      	cbz	r0, 8012406 <uxr_create_session+0x176>
 80123a8:	aa1a      	add	r2, sp, #104	@ 0x68
 80123aa:	4610      	mov	r0, r2
 80123ac:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80123ae:	9205      	str	r2, [sp, #20]
 80123b0:	f7fb ff42 	bl	800e238 <ucdr_buffer_remaining>
 80123b4:	4603      	mov	r3, r0
 80123b6:	f10d 0019 	add.w	r0, sp, #25
 80123ba:	9000      	str	r0, [sp, #0]
 80123bc:	9a05      	ldr	r2, [sp, #20]
 80123be:	9902      	ldr	r1, [sp, #8]
 80123c0:	9804      	ldr	r0, [sp, #16]
 80123c2:	f007 fd0b 	bl	8019ddc <uxr_receive_reliable_message>
 80123c6:	b1f0      	cbz	r0, 8012406 <uxr_create_session+0x176>
 80123c8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d035      	beq.n	801243c <uxr_create_session+0x1ac>
 80123d0:	f8cd b008 	str.w	fp, [sp, #8]
 80123d4:	f04f 0902 	mov.w	r9, #2
 80123d8:	f8dd b010 	ldr.w	fp, [sp, #16]
 80123dc:	e00a      	b.n	80123f4 <uxr_create_session+0x164>
 80123de:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 80123e2:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80123e6:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80123ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123ec:	a922      	add	r1, sp, #136	@ 0x88
 80123ee:	4620      	mov	r0, r4
 80123f0:	f7ff faa6 	bl	8011940 <read_submessage_list>
 80123f4:	2204      	movs	r2, #4
 80123f6:	a922      	add	r1, sp, #136	@ 0x88
 80123f8:	4658      	mov	r0, fp
 80123fa:	f007 fd69 	bl	8019ed0 <uxr_next_input_reliable_buffer_available>
 80123fe:	2800      	cmp	r0, #0
 8012400:	d1ed      	bne.n	80123de <uxr_create_session+0x14e>
 8012402:	f8dd b008 	ldr.w	fp, [sp, #8]
 8012406:	4632      	mov	r2, r6
 8012408:	4651      	mov	r1, sl
 801240a:	4620      	mov	r0, r4
 801240c:	f7ff f93c 	bl	8011688 <write_submessage_acknack.isra.0>
 8012410:	e773      	b.n	80122fa <uxr_create_session+0x6a>
 8012412:	9803      	ldr	r0, [sp, #12]
 8012414:	4631      	mov	r1, r6
 8012416:	f000 fa7b 	bl	8012910 <uxr_get_input_best_effort_stream>
 801241a:	2800      	cmp	r0, #0
 801241c:	f43f af6d 	beq.w	80122fa <uxr_create_session+0x6a>
 8012420:	9902      	ldr	r1, [sp, #8]
 8012422:	f007 fc4b 	bl	8019cbc <uxr_receive_best_effort_message>
 8012426:	2800      	cmp	r0, #0
 8012428:	f43f af67 	beq.w	80122fa <uxr_create_session+0x6a>
 801242c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8012430:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012432:	a91a      	add	r1, sp, #104	@ 0x68
 8012434:	4620      	mov	r0, r4
 8012436:	f7ff fa83 	bl	8011940 <read_submessage_list>
 801243a:	e75e      	b.n	80122fa <uxr_create_session+0x6a>
 801243c:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 8012440:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012442:	a91a      	add	r1, sp, #104	@ 0x68
 8012444:	4620      	mov	r0, r4
 8012446:	f7ff fa7b 	bl	8011940 <read_submessage_list>
 801244a:	e7c1      	b.n	80123d0 <uxr_create_session+0x140>
 801244c:	9803      	ldr	r0, [sp, #12]
 801244e:	f000 f9af 	bl	80127b0 <uxr_reset_stream_storage>
 8012452:	2001      	movs	r0, #1
 8012454:	b02b      	add	sp, #172	@ 0xac
 8012456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801245a:	bf00      	nop

0801245c <uxr_prepare_stream_to_write_submessage>:
 801245c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012460:	b082      	sub	sp, #8
 8012462:	4606      	mov	r6, r0
 8012464:	4610      	mov	r0, r2
 8012466:	4614      	mov	r4, r2
 8012468:	9101      	str	r1, [sp, #4]
 801246a:	461f      	mov	r7, r3
 801246c:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8012470:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8012474:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8012478:	f000 fab4 	bl	80129e4 <uxr_submessage_padding>
 801247c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012480:	1d21      	adds	r1, r4, #4
 8012482:	2b01      	cmp	r3, #1
 8012484:	eb01 0a00 	add.w	sl, r1, r0
 8012488:	d012      	beq.n	80124b0 <uxr_prepare_stream_to_write_submessage+0x54>
 801248a:	2b02      	cmp	r3, #2
 801248c:	d003      	beq.n	8012496 <uxr_prepare_stream_to_write_submessage+0x3a>
 801248e:	2000      	movs	r0, #0
 8012490:	b002      	add	sp, #8
 8012492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012496:	4629      	mov	r1, r5
 8012498:	f106 0008 	add.w	r0, r6, #8
 801249c:	f000 fa2e 	bl	80128fc <uxr_get_output_reliable_stream>
 80124a0:	2800      	cmp	r0, #0
 80124a2:	d0f4      	beq.n	801248e <uxr_prepare_stream_to_write_submessage+0x32>
 80124a4:	4651      	mov	r1, sl
 80124a6:	463a      	mov	r2, r7
 80124a8:	f007 fec8 	bl	801a23c <uxr_prepare_reliable_buffer_to_write>
 80124ac:	b968      	cbnz	r0, 80124ca <uxr_prepare_stream_to_write_submessage+0x6e>
 80124ae:	e7ee      	b.n	801248e <uxr_prepare_stream_to_write_submessage+0x32>
 80124b0:	4629      	mov	r1, r5
 80124b2:	f106 0008 	add.w	r0, r6, #8
 80124b6:	f000 fa19 	bl	80128ec <uxr_get_output_best_effort_stream>
 80124ba:	2800      	cmp	r0, #0
 80124bc:	d0e7      	beq.n	801248e <uxr_prepare_stream_to_write_submessage+0x32>
 80124be:	4651      	mov	r1, sl
 80124c0:	463a      	mov	r2, r7
 80124c2:	f007 fded 	bl	801a0a0 <uxr_prepare_best_effort_buffer_to_write>
 80124c6:	2800      	cmp	r0, #0
 80124c8:	d0e1      	beq.n	801248e <uxr_prepare_stream_to_write_submessage+0x32>
 80124ca:	464b      	mov	r3, r9
 80124cc:	b2a2      	uxth	r2, r4
 80124ce:	4641      	mov	r1, r8
 80124d0:	4638      	mov	r0, r7
 80124d2:	f000 fa47 	bl	8012964 <uxr_buffer_submessage_header>
 80124d6:	2001      	movs	r0, #1
 80124d8:	b002      	add	sp, #8
 80124da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124de:	bf00      	nop

080124e0 <uxr_init_session_info>:
 80124e0:	2300      	movs	r3, #0
 80124e2:	f361 0307 	bfi	r3, r1, #0, #8
 80124e6:	0e11      	lsrs	r1, r2, #24
 80124e8:	f361 230f 	bfi	r3, r1, #8, #8
 80124ec:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80124f0:	f361 4317 	bfi	r3, r1, #16, #8
 80124f4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80124f8:	f361 631f 	bfi	r3, r1, #24, #8
 80124fc:	f04f 0c09 	mov.w	ip, #9
 8012500:	21ff      	movs	r1, #255	@ 0xff
 8012502:	6003      	str	r3, [r0, #0]
 8012504:	7102      	strb	r2, [r0, #4]
 8012506:	f8a0 c006 	strh.w	ip, [r0, #6]
 801250a:	7141      	strb	r1, [r0, #5]
 801250c:	4770      	bx	lr
 801250e:	bf00      	nop

08012510 <uxr_buffer_create_session>:
 8012510:	b530      	push	{r4, r5, lr}
 8012512:	4d13      	ldr	r5, [pc, #76]	@ (8012560 <uxr_buffer_create_session+0x50>)
 8012514:	b089      	sub	sp, #36	@ 0x24
 8012516:	2300      	movs	r3, #0
 8012518:	9307      	str	r3, [sp, #28]
 801251a:	f8ad 201c 	strh.w	r2, [sp, #28]
 801251e:	682a      	ldr	r2, [r5, #0]
 8012520:	9200      	str	r2, [sp, #0]
 8012522:	460c      	mov	r4, r1
 8012524:	2201      	movs	r2, #1
 8012526:	88a9      	ldrh	r1, [r5, #4]
 8012528:	9301      	str	r3, [sp, #4]
 801252a:	80c2      	strh	r2, [r0, #6]
 801252c:	f8ad 1006 	strh.w	r1, [sp, #6]
 8012530:	f8d0 1001 	ldr.w	r1, [r0, #1]
 8012534:	7800      	ldrb	r0, [r0, #0]
 8012536:	9303      	str	r3, [sp, #12]
 8012538:	f88d 2004 	strb.w	r2, [sp, #4]
 801253c:	9102      	str	r1, [sp, #8]
 801253e:	2210      	movs	r2, #16
 8012540:	4619      	mov	r1, r3
 8012542:	f88d 000c 	strb.w	r0, [sp, #12]
 8012546:	4620      	mov	r0, r4
 8012548:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801254c:	9306      	str	r3, [sp, #24]
 801254e:	f000 fa09 	bl	8012964 <uxr_buffer_submessage_header>
 8012552:	4669      	mov	r1, sp
 8012554:	4620      	mov	r0, r4
 8012556:	f001 fa29 	bl	80139ac <uxr_serialize_CREATE_CLIENT_Payload>
 801255a:	b009      	add	sp, #36	@ 0x24
 801255c:	bd30      	pop	{r4, r5, pc}
 801255e:	bf00      	nop
 8012560:	0801f444 	.word	0x0801f444

08012564 <uxr_buffer_delete_session>:
 8012564:	b510      	push	{r4, lr}
 8012566:	4a0c      	ldr	r2, [pc, #48]	@ (8012598 <uxr_buffer_delete_session+0x34>)
 8012568:	b082      	sub	sp, #8
 801256a:	460c      	mov	r4, r1
 801256c:	2302      	movs	r3, #2
 801256e:	8911      	ldrh	r1, [r2, #8]
 8012570:	80c3      	strh	r3, [r0, #6]
 8012572:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8012576:	2300      	movs	r3, #0
 8012578:	2204      	movs	r2, #4
 801257a:	f8ad 1006 	strh.w	r1, [sp, #6]
 801257e:	4620      	mov	r0, r4
 8012580:	2103      	movs	r1, #3
 8012582:	f8ad c004 	strh.w	ip, [sp, #4]
 8012586:	f000 f9ed 	bl	8012964 <uxr_buffer_submessage_header>
 801258a:	a901      	add	r1, sp, #4
 801258c:	4620      	mov	r0, r4
 801258e:	f001 fab1 	bl	8013af4 <uxr_serialize_DELETE_Payload>
 8012592:	b002      	add	sp, #8
 8012594:	bd10      	pop	{r4, pc}
 8012596:	bf00      	nop
 8012598:	0801f444 	.word	0x0801f444

0801259c <uxr_read_create_session_status>:
 801259c:	b510      	push	{r4, lr}
 801259e:	460b      	mov	r3, r1
 80125a0:	b088      	sub	sp, #32
 80125a2:	4604      	mov	r4, r0
 80125a4:	a901      	add	r1, sp, #4
 80125a6:	4618      	mov	r0, r3
 80125a8:	f001 fab4 	bl	8013b14 <uxr_deserialize_STATUS_AGENT_Payload>
 80125ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80125b0:	7163      	strb	r3, [r4, #5]
 80125b2:	b008      	add	sp, #32
 80125b4:	bd10      	pop	{r4, pc}
 80125b6:	bf00      	nop

080125b8 <uxr_read_delete_session_status>:
 80125b8:	b510      	push	{r4, lr}
 80125ba:	460b      	mov	r3, r1
 80125bc:	b082      	sub	sp, #8
 80125be:	4604      	mov	r4, r0
 80125c0:	4669      	mov	r1, sp
 80125c2:	4618      	mov	r0, r3
 80125c4:	f001 fad6 	bl	8013b74 <uxr_deserialize_STATUS_Payload>
 80125c8:	88e3      	ldrh	r3, [r4, #6]
 80125ca:	2b02      	cmp	r3, #2
 80125cc:	d001      	beq.n	80125d2 <uxr_read_delete_session_status+0x1a>
 80125ce:	b002      	add	sp, #8
 80125d0:	bd10      	pop	{r4, pc}
 80125d2:	f10d 0002 	add.w	r0, sp, #2
 80125d6:	f7fe ffdf 	bl	8011598 <uxr_object_id_from_raw>
 80125da:	f8bd 3000 	ldrh.w	r3, [sp]
 80125de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80125e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80125e6:	bf08      	it	eq
 80125e8:	7162      	strbeq	r2, [r4, #5]
 80125ea:	b002      	add	sp, #8
 80125ec:	bd10      	pop	{r4, pc}
 80125ee:	bf00      	nop

080125f0 <uxr_stamp_create_session_header>:
 80125f0:	b510      	push	{r4, lr}
 80125f2:	2208      	movs	r2, #8
 80125f4:	b08a      	sub	sp, #40	@ 0x28
 80125f6:	4604      	mov	r4, r0
 80125f8:	eb0d 0002 	add.w	r0, sp, r2
 80125fc:	f7fb fdec 	bl	800e1d8 <ucdr_init_buffer>
 8012600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012604:	9400      	str	r4, [sp, #0]
 8012606:	2300      	movs	r3, #0
 8012608:	461a      	mov	r2, r3
 801260a:	a802      	add	r0, sp, #8
 801260c:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8012610:	f000 fba6 	bl	8012d60 <uxr_serialize_message_header>
 8012614:	b00a      	add	sp, #40	@ 0x28
 8012616:	bd10      	pop	{r4, pc}

08012618 <uxr_stamp_session_header>:
 8012618:	b570      	push	{r4, r5, r6, lr}
 801261a:	4604      	mov	r4, r0
 801261c:	b08a      	sub	sp, #40	@ 0x28
 801261e:	4616      	mov	r6, r2
 8012620:	2208      	movs	r2, #8
 8012622:	eb0d 0002 	add.w	r0, sp, r2
 8012626:	460d      	mov	r5, r1
 8012628:	4619      	mov	r1, r3
 801262a:	f7fb fdd5 	bl	800e1d8 <ucdr_init_buffer>
 801262e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012632:	9400      	str	r4, [sp, #0]
 8012634:	4633      	mov	r3, r6
 8012636:	462a      	mov	r2, r5
 8012638:	a802      	add	r0, sp, #8
 801263a:	f000 fb91 	bl	8012d60 <uxr_serialize_message_header>
 801263e:	b00a      	add	sp, #40	@ 0x28
 8012640:	bd70      	pop	{r4, r5, r6, pc}
 8012642:	bf00      	nop

08012644 <uxr_read_session_header>:
 8012644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012646:	4607      	mov	r7, r0
 8012648:	b085      	sub	sp, #20
 801264a:	4608      	mov	r0, r1
 801264c:	460c      	mov	r4, r1
 801264e:	4615      	mov	r5, r2
 8012650:	461e      	mov	r6, r3
 8012652:	f7fb fdf1 	bl	800e238 <ucdr_buffer_remaining>
 8012656:	2808      	cmp	r0, #8
 8012658:	d802      	bhi.n	8012660 <uxr_read_session_header+0x1c>
 801265a:	2000      	movs	r0, #0
 801265c:	b005      	add	sp, #20
 801265e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012660:	ab03      	add	r3, sp, #12
 8012662:	9300      	str	r3, [sp, #0]
 8012664:	462a      	mov	r2, r5
 8012666:	4633      	mov	r3, r6
 8012668:	f10d 010b 	add.w	r1, sp, #11
 801266c:	4620      	mov	r0, r4
 801266e:	f000 fb95 	bl	8012d9c <uxr_deserialize_message_header>
 8012672:	783a      	ldrb	r2, [r7, #0]
 8012674:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012678:	4293      	cmp	r3, r2
 801267a:	d1ee      	bne.n	801265a <uxr_read_session_header+0x16>
 801267c:	061b      	lsls	r3, r3, #24
 801267e:	d41c      	bmi.n	80126ba <uxr_read_session_header+0x76>
 8012680:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8012684:	787b      	ldrb	r3, [r7, #1]
 8012686:	429a      	cmp	r2, r3
 8012688:	d003      	beq.n	8012692 <uxr_read_session_header+0x4e>
 801268a:	2001      	movs	r0, #1
 801268c:	f080 0001 	eor.w	r0, r0, #1
 8012690:	e7e4      	b.n	801265c <uxr_read_session_header+0x18>
 8012692:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8012696:	78bb      	ldrb	r3, [r7, #2]
 8012698:	429a      	cmp	r2, r3
 801269a:	f107 0102 	add.w	r1, r7, #2
 801269e:	d1f4      	bne.n	801268a <uxr_read_session_header+0x46>
 80126a0:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80126a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80126a8:	429a      	cmp	r2, r3
 80126aa:	d1ee      	bne.n	801268a <uxr_read_session_header+0x46>
 80126ac:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80126b0:	784b      	ldrb	r3, [r1, #1]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d1e9      	bne.n	801268a <uxr_read_session_header+0x46>
 80126b6:	2000      	movs	r0, #0
 80126b8:	e7e8      	b.n	801268c <uxr_read_session_header+0x48>
 80126ba:	2001      	movs	r0, #1
 80126bc:	e7ce      	b.n	801265c <uxr_read_session_header+0x18>
 80126be:	bf00      	nop

080126c0 <uxr_session_header_offset>:
 80126c0:	f990 3000 	ldrsb.w	r3, [r0]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	bfb4      	ite	lt
 80126c8:	2004      	movlt	r0, #4
 80126ca:	2008      	movge	r0, #8
 80126cc:	4770      	bx	lr
 80126ce:	bf00      	nop

080126d0 <uxr_init_base_object_request>:
 80126d0:	b510      	push	{r4, lr}
 80126d2:	88c3      	ldrh	r3, [r0, #6]
 80126d4:	b082      	sub	sp, #8
 80126d6:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 80126da:	9101      	str	r1, [sp, #4]
 80126dc:	f1a3 010a 	sub.w	r1, r3, #10
 80126e0:	b289      	uxth	r1, r1
 80126e2:	42a1      	cmp	r1, r4
 80126e4:	d80e      	bhi.n	8012704 <uxr_init_base_object_request+0x34>
 80126e6:	3301      	adds	r3, #1
 80126e8:	b29c      	uxth	r4, r3
 80126ea:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80126ee:	b2db      	uxtb	r3, r3
 80126f0:	80c4      	strh	r4, [r0, #6]
 80126f2:	9801      	ldr	r0, [sp, #4]
 80126f4:	7011      	strb	r1, [r2, #0]
 80126f6:	7053      	strb	r3, [r2, #1]
 80126f8:	1c91      	adds	r1, r2, #2
 80126fa:	f7fe ff61 	bl	80115c0 <uxr_object_id_to_raw>
 80126fe:	4620      	mov	r0, r4
 8012700:	b002      	add	sp, #8
 8012702:	bd10      	pop	{r4, pc}
 8012704:	230a      	movs	r3, #10
 8012706:	2100      	movs	r1, #0
 8012708:	461c      	mov	r4, r3
 801270a:	e7f1      	b.n	80126f0 <uxr_init_base_object_request+0x20>

0801270c <uxr_parse_base_object_request>:
 801270c:	b570      	push	{r4, r5, r6, lr}
 801270e:	4604      	mov	r4, r0
 8012710:	3002      	adds	r0, #2
 8012712:	460d      	mov	r5, r1
 8012714:	4616      	mov	r6, r2
 8012716:	f7fe ff3f 	bl	8011598 <uxr_object_id_from_raw>
 801271a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 801271e:	8028      	strh	r0, [r5, #0]
 8012720:	806b      	strh	r3, [r5, #2]
 8012722:	8823      	ldrh	r3, [r4, #0]
 8012724:	ba5b      	rev16	r3, r3
 8012726:	8033      	strh	r3, [r6, #0]
 8012728:	bd70      	pop	{r4, r5, r6, pc}
 801272a:	bf00      	nop

0801272c <uxr_stream_id>:
 801272c:	2901      	cmp	r1, #1
 801272e:	b082      	sub	sp, #8
 8012730:	4603      	mov	r3, r0
 8012732:	d011      	beq.n	8012758 <uxr_stream_id+0x2c>
 8012734:	2902      	cmp	r1, #2
 8012736:	f04f 0c00 	mov.w	ip, #0
 801273a:	d00a      	beq.n	8012752 <uxr_stream_id+0x26>
 801273c:	2000      	movs	r0, #0
 801273e:	f36c 0007 	bfi	r0, ip, #0, #8
 8012742:	f363 200f 	bfi	r0, r3, #8, #8
 8012746:	f361 4017 	bfi	r0, r1, #16, #8
 801274a:	f362 601f 	bfi	r0, r2, #24, #8
 801274e:	b002      	add	sp, #8
 8012750:	4770      	bx	lr
 8012752:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8012756:	e7f1      	b.n	801273c <uxr_stream_id+0x10>
 8012758:	f100 0c01 	add.w	ip, r0, #1
 801275c:	fa5f fc8c 	uxtb.w	ip, ip
 8012760:	e7ec      	b.n	801273c <uxr_stream_id+0x10>
 8012762:	bf00      	nop

08012764 <uxr_stream_id_from_raw>:
 8012764:	b082      	sub	sp, #8
 8012766:	4603      	mov	r3, r0
 8012768:	b130      	cbz	r0, 8012778 <uxr_stream_id_from_raw+0x14>
 801276a:	0602      	lsls	r2, r0, #24
 801276c:	d411      	bmi.n	8012792 <uxr_stream_id_from_raw+0x2e>
 801276e:	1e42      	subs	r2, r0, #1
 8012770:	b2d2      	uxtb	r2, r2
 8012772:	f04f 0c01 	mov.w	ip, #1
 8012776:	e001      	b.n	801277c <uxr_stream_id_from_raw+0x18>
 8012778:	4684      	mov	ip, r0
 801277a:	4602      	mov	r2, r0
 801277c:	2000      	movs	r0, #0
 801277e:	f363 0007 	bfi	r0, r3, #0, #8
 8012782:	f362 200f 	bfi	r0, r2, #8, #8
 8012786:	f36c 4017 	bfi	r0, ip, #16, #8
 801278a:	f361 601f 	bfi	r0, r1, #24, #8
 801278e:	b002      	add	sp, #8
 8012790:	4770      	bx	lr
 8012792:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8012796:	f04f 0c02 	mov.w	ip, #2
 801279a:	e7ef      	b.n	801277c <uxr_stream_id_from_raw+0x18>

0801279c <uxr_init_stream_storage>:
 801279c:	2300      	movs	r3, #0
 801279e:	7403      	strb	r3, [r0, #16]
 80127a0:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80127a4:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 80127a8:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 80127ac:	4770      	bx	lr
 80127ae:	bf00      	nop

080127b0 <uxr_reset_stream_storage>:
 80127b0:	b570      	push	{r4, r5, r6, lr}
 80127b2:	7c03      	ldrb	r3, [r0, #16]
 80127b4:	4604      	mov	r4, r0
 80127b6:	b153      	cbz	r3, 80127ce <uxr_reset_stream_storage+0x1e>
 80127b8:	4606      	mov	r6, r0
 80127ba:	2500      	movs	r5, #0
 80127bc:	4630      	mov	r0, r6
 80127be:	f007 fc69 	bl	801a094 <uxr_reset_output_best_effort_stream>
 80127c2:	7c23      	ldrb	r3, [r4, #16]
 80127c4:	3501      	adds	r5, #1
 80127c6:	42ab      	cmp	r3, r5
 80127c8:	f106 0610 	add.w	r6, r6, #16
 80127cc:	d8f6      	bhi.n	80127bc <uxr_reset_stream_storage+0xc>
 80127ce:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80127d2:	b163      	cbz	r3, 80127ee <uxr_reset_stream_storage+0x3e>
 80127d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80127d8:	2500      	movs	r5, #0
 80127da:	4630      	mov	r0, r6
 80127dc:	f007 fa6a 	bl	8019cb4 <uxr_reset_input_best_effort_stream>
 80127e0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80127e4:	3501      	adds	r5, #1
 80127e6:	42ab      	cmp	r3, r5
 80127e8:	f106 0602 	add.w	r6, r6, #2
 80127ec:	d8f5      	bhi.n	80127da <uxr_reset_stream_storage+0x2a>
 80127ee:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80127f2:	b163      	cbz	r3, 801280e <uxr_reset_stream_storage+0x5e>
 80127f4:	f104 0618 	add.w	r6, r4, #24
 80127f8:	2500      	movs	r5, #0
 80127fa:	4630      	mov	r0, r6
 80127fc:	f007 fcf4 	bl	801a1e8 <uxr_reset_output_reliable_stream>
 8012800:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012804:	3501      	adds	r5, #1
 8012806:	42ab      	cmp	r3, r5
 8012808:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 801280c:	d8f5      	bhi.n	80127fa <uxr_reset_stream_storage+0x4a>
 801280e:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012812:	b163      	cbz	r3, 801282e <uxr_reset_stream_storage+0x7e>
 8012814:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8012818:	2500      	movs	r5, #0
 801281a:	4630      	mov	r0, r6
 801281c:	f007 faba 	bl	8019d94 <uxr_reset_input_reliable_stream>
 8012820:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8012824:	3501      	adds	r5, #1
 8012826:	42ab      	cmp	r3, r5
 8012828:	f106 0618 	add.w	r6, r6, #24
 801282c:	d8f5      	bhi.n	801281a <uxr_reset_stream_storage+0x6a>
 801282e:	bd70      	pop	{r4, r5, r6, pc}

08012830 <uxr_add_output_best_effort_buffer>:
 8012830:	b510      	push	{r4, lr}
 8012832:	7c04      	ldrb	r4, [r0, #16]
 8012834:	f104 0c01 	add.w	ip, r4, #1
 8012838:	b082      	sub	sp, #8
 801283a:	f880 c010 	strb.w	ip, [r0, #16]
 801283e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8012842:	f007 fc1d 	bl	801a080 <uxr_init_output_best_effort_stream>
 8012846:	2201      	movs	r2, #1
 8012848:	4611      	mov	r1, r2
 801284a:	4620      	mov	r0, r4
 801284c:	b002      	add	sp, #8
 801284e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012852:	f7ff bf6b 	b.w	801272c <uxr_stream_id>
 8012856:	bf00      	nop

08012858 <uxr_add_output_reliable_buffer>:
 8012858:	b510      	push	{r4, lr}
 801285a:	b084      	sub	sp, #16
 801285c:	4684      	mov	ip, r0
 801285e:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012862:	9000      	str	r0, [sp, #0]
 8012864:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012868:	2028      	movs	r0, #40	@ 0x28
 801286a:	fb00 c004 	mla	r0, r0, r4, ip
 801286e:	f104 0e01 	add.w	lr, r4, #1
 8012872:	3018      	adds	r0, #24
 8012874:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012878:	f007 fc7e 	bl	801a178 <uxr_init_output_reliable_stream>
 801287c:	2201      	movs	r2, #1
 801287e:	2102      	movs	r1, #2
 8012880:	4620      	mov	r0, r4
 8012882:	b004      	add	sp, #16
 8012884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012888:	f7ff bf50 	b.w	801272c <uxr_stream_id>

0801288c <uxr_add_input_best_effort_buffer>:
 801288c:	b510      	push	{r4, lr}
 801288e:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012892:	1c62      	adds	r2, r4, #1
 8012894:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012898:	b082      	sub	sp, #8
 801289a:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 801289e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80128a2:	f007 fa03 	bl	8019cac <uxr_init_input_best_effort_stream>
 80128a6:	2200      	movs	r2, #0
 80128a8:	2101      	movs	r1, #1
 80128aa:	4620      	mov	r0, r4
 80128ac:	b002      	add	sp, #8
 80128ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128b2:	f7ff bf3b 	b.w	801272c <uxr_stream_id>
 80128b6:	bf00      	nop

080128b8 <uxr_add_input_reliable_buffer>:
 80128b8:	b510      	push	{r4, lr}
 80128ba:	b084      	sub	sp, #16
 80128bc:	4684      	mov	ip, r0
 80128be:	9806      	ldr	r0, [sp, #24]
 80128c0:	9000      	str	r0, [sp, #0]
 80128c2:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 80128c6:	2018      	movs	r0, #24
 80128c8:	fb00 c004 	mla	r0, r0, r4, ip
 80128cc:	f104 0e01 	add.w	lr, r4, #1
 80128d0:	3048      	adds	r0, #72	@ 0x48
 80128d2:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 80128d6:	f007 fa31 	bl	8019d3c <uxr_init_input_reliable_stream>
 80128da:	2200      	movs	r2, #0
 80128dc:	2102      	movs	r1, #2
 80128de:	4620      	mov	r0, r4
 80128e0:	b004      	add	sp, #16
 80128e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128e6:	f7ff bf21 	b.w	801272c <uxr_stream_id>
 80128ea:	bf00      	nop

080128ec <uxr_get_output_best_effort_stream>:
 80128ec:	7c03      	ldrb	r3, [r0, #16]
 80128ee:	428b      	cmp	r3, r1
 80128f0:	bf8c      	ite	hi
 80128f2:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80128f6:	2000      	movls	r0, #0
 80128f8:	4770      	bx	lr
 80128fa:	bf00      	nop

080128fc <uxr_get_output_reliable_stream>:
 80128fc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012900:	428b      	cmp	r3, r1
 8012902:	bf83      	ittte	hi
 8012904:	2328      	movhi	r3, #40	@ 0x28
 8012906:	fb03 0001 	mlahi	r0, r3, r1, r0
 801290a:	3018      	addhi	r0, #24
 801290c:	2000      	movls	r0, #0
 801290e:	4770      	bx	lr

08012910 <uxr_get_input_best_effort_stream>:
 8012910:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8012914:	428b      	cmp	r3, r1
 8012916:	bf86      	itte	hi
 8012918:	3121      	addhi	r1, #33	@ 0x21
 801291a:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 801291e:	2000      	movls	r0, #0
 8012920:	4770      	bx	lr
 8012922:	bf00      	nop

08012924 <uxr_get_input_reliable_stream>:
 8012924:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 8012928:	428b      	cmp	r3, r1
 801292a:	bf83      	ittte	hi
 801292c:	2318      	movhi	r3, #24
 801292e:	fb03 0001 	mlahi	r0, r3, r1, r0
 8012932:	3048      	addhi	r0, #72	@ 0x48
 8012934:	2000      	movls	r0, #0
 8012936:	4770      	bx	lr

08012938 <uxr_output_streams_confirmed>:
 8012938:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 801293c:	b183      	cbz	r3, 8012960 <uxr_output_streams_confirmed+0x28>
 801293e:	b570      	push	{r4, r5, r6, lr}
 8012940:	4606      	mov	r6, r0
 8012942:	f100 0518 	add.w	r5, r0, #24
 8012946:	2400      	movs	r4, #0
 8012948:	e001      	b.n	801294e <uxr_output_streams_confirmed+0x16>
 801294a:	3528      	adds	r5, #40	@ 0x28
 801294c:	b138      	cbz	r0, 801295e <uxr_output_streams_confirmed+0x26>
 801294e:	4628      	mov	r0, r5
 8012950:	f007 feb2 	bl	801a6b8 <uxr_is_output_up_to_date>
 8012954:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012958:	3401      	adds	r4, #1
 801295a:	42a3      	cmp	r3, r4
 801295c:	d8f5      	bhi.n	801294a <uxr_output_streams_confirmed+0x12>
 801295e:	bd70      	pop	{r4, r5, r6, pc}
 8012960:	2001      	movs	r0, #1
 8012962:	4770      	bx	lr

08012964 <uxr_buffer_submessage_header>:
 8012964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012966:	4604      	mov	r4, r0
 8012968:	460e      	mov	r6, r1
 801296a:	2104      	movs	r1, #4
 801296c:	4615      	mov	r5, r2
 801296e:	461f      	mov	r7, r3
 8012970:	f7fb fc4c 	bl	800e20c <ucdr_align_to>
 8012974:	2301      	movs	r3, #1
 8012976:	7523      	strb	r3, [r4, #20]
 8012978:	f047 0201 	orr.w	r2, r7, #1
 801297c:	462b      	mov	r3, r5
 801297e:	4631      	mov	r1, r6
 8012980:	4620      	mov	r0, r4
 8012982:	f000 fa2b 	bl	8012ddc <uxr_serialize_submessage_header>
 8012986:	4620      	mov	r0, r4
 8012988:	f7fb fc56 	bl	800e238 <ucdr_buffer_remaining>
 801298c:	42a8      	cmp	r0, r5
 801298e:	bf34      	ite	cc
 8012990:	2000      	movcc	r0, #0
 8012992:	2001      	movcs	r0, #1
 8012994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012996:	bf00      	nop

08012998 <uxr_read_submessage_header>:
 8012998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801299c:	4604      	mov	r4, r0
 801299e:	460d      	mov	r5, r1
 80129a0:	2104      	movs	r1, #4
 80129a2:	4616      	mov	r6, r2
 80129a4:	4698      	mov	r8, r3
 80129a6:	f7fb fc31 	bl	800e20c <ucdr_align_to>
 80129aa:	4620      	mov	r0, r4
 80129ac:	f7fb fc44 	bl	800e238 <ucdr_buffer_remaining>
 80129b0:	2803      	cmp	r0, #3
 80129b2:	bf8c      	ite	hi
 80129b4:	2701      	movhi	r7, #1
 80129b6:	2700      	movls	r7, #0
 80129b8:	d802      	bhi.n	80129c0 <uxr_read_submessage_header+0x28>
 80129ba:	4638      	mov	r0, r7
 80129bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129c0:	4633      	mov	r3, r6
 80129c2:	4642      	mov	r2, r8
 80129c4:	4620      	mov	r0, r4
 80129c6:	4629      	mov	r1, r5
 80129c8:	f000 fa1a 	bl	8012e00 <uxr_deserialize_submessage_header>
 80129cc:	f898 3000 	ldrb.w	r3, [r8]
 80129d0:	f003 0201 	and.w	r2, r3, #1
 80129d4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80129d8:	f888 3000 	strb.w	r3, [r8]
 80129dc:	7522      	strb	r2, [r4, #20]
 80129de:	4638      	mov	r0, r7
 80129e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080129e4 <uxr_submessage_padding>:
 80129e4:	f010 0003 	ands.w	r0, r0, #3
 80129e8:	bf18      	it	ne
 80129ea:	f1c0 0004 	rsbne	r0, r0, #4
 80129ee:	4770      	bx	lr

080129f0 <uxr_millis>:
 80129f0:	b510      	push	{r4, lr}
 80129f2:	b084      	sub	sp, #16
 80129f4:	4669      	mov	r1, sp
 80129f6:	2001      	movs	r0, #1
 80129f8:	f7ef fb46 	bl	8002088 <clock_gettime>
 80129fc:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8012a00:	4b06      	ldr	r3, [pc, #24]	@ (8012a1c <uxr_millis+0x2c>)
 8012a02:	fba0 0103 	umull	r0, r1, r0, r3
 8012a06:	1900      	adds	r0, r0, r4
 8012a08:	fb03 1102 	mla	r1, r3, r2, r1
 8012a0c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8012a10:	4a03      	ldr	r2, [pc, #12]	@ (8012a20 <uxr_millis+0x30>)
 8012a12:	2300      	movs	r3, #0
 8012a14:	f7ee f950 	bl	8000cb8 <__aeabi_ldivmod>
 8012a18:	b004      	add	sp, #16
 8012a1a:	bd10      	pop	{r4, pc}
 8012a1c:	3b9aca00 	.word	0x3b9aca00
 8012a20:	000f4240 	.word	0x000f4240

08012a24 <uxr_nanos>:
 8012a24:	b510      	push	{r4, lr}
 8012a26:	b084      	sub	sp, #16
 8012a28:	4669      	mov	r1, sp
 8012a2a:	2001      	movs	r0, #1
 8012a2c:	f7ef fb2c 	bl	8002088 <clock_gettime>
 8012a30:	4a06      	ldr	r2, [pc, #24]	@ (8012a4c <uxr_nanos+0x28>)
 8012a32:	9800      	ldr	r0, [sp, #0]
 8012a34:	9902      	ldr	r1, [sp, #8]
 8012a36:	9c01      	ldr	r4, [sp, #4]
 8012a38:	fba0 0302 	umull	r0, r3, r0, r2
 8012a3c:	1840      	adds	r0, r0, r1
 8012a3e:	fb02 3304 	mla	r3, r2, r4, r3
 8012a42:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8012a46:	b004      	add	sp, #16
 8012a48:	bd10      	pop	{r4, pc}
 8012a4a:	bf00      	nop
 8012a4c:	3b9aca00 	.word	0x3b9aca00

08012a50 <on_full_output_buffer_fragmented>:
 8012a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a54:	460c      	mov	r4, r1
 8012a56:	b08a      	sub	sp, #40	@ 0x28
 8012a58:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012a5c:	4606      	mov	r6, r0
 8012a5e:	f104 0008 	add.w	r0, r4, #8
 8012a62:	f7ff ff4b 	bl	80128fc <uxr_get_output_reliable_stream>
 8012a66:	4605      	mov	r5, r0
 8012a68:	f007 fe30 	bl	801a6cc <get_available_free_slots>
 8012a6c:	b968      	cbnz	r0, 8012a8a <on_full_output_buffer_fragmented+0x3a>
 8012a6e:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012a72:	4620      	mov	r0, r4
 8012a74:	4798      	blx	r3
 8012a76:	b918      	cbnz	r0, 8012a80 <on_full_output_buffer_fragmented+0x30>
 8012a78:	2001      	movs	r0, #1
 8012a7a:	b00a      	add	sp, #40	@ 0x28
 8012a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a80:	4628      	mov	r0, r5
 8012a82:	f007 fe23 	bl	801a6cc <get_available_free_slots>
 8012a86:	2800      	cmp	r0, #0
 8012a88:	d0f6      	beq.n	8012a78 <on_full_output_buffer_fragmented+0x28>
 8012a8a:	892a      	ldrh	r2, [r5, #8]
 8012a8c:	686b      	ldr	r3, [r5, #4]
 8012a8e:	fbb3 f8f2 	udiv	r8, r3, r2
 8012a92:	89eb      	ldrh	r3, [r5, #14]
 8012a94:	7b29      	ldrb	r1, [r5, #12]
 8012a96:	fbb3 f0f2 	udiv	r0, r3, r2
 8012a9a:	fb02 3310 	mls	r3, r2, r0, r3
 8012a9e:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 8012aa2:	b29b      	uxth	r3, r3
 8012aa4:	fb08 f303 	mul.w	r3, r8, r3
 8012aa8:	31fc      	adds	r1, #252	@ 0xfc
 8012aaa:	f1a8 0804 	sub.w	r8, r8, #4
 8012aae:	4441      	add	r1, r8
 8012ab0:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012ab4:	b28f      	uxth	r7, r1
 8012ab6:	6829      	ldr	r1, [r5, #0]
 8012ab8:	3304      	adds	r3, #4
 8012aba:	1bd2      	subs	r2, r2, r7
 8012abc:	4419      	add	r1, r3
 8012abe:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 8012ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012ac6:	9300      	str	r3, [sp, #0]
 8012ac8:	4642      	mov	r2, r8
 8012aca:	2300      	movs	r3, #0
 8012acc:	a802      	add	r0, sp, #8
 8012ace:	f7fb fb71 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 8012ad2:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012ad6:	f102 0308 	add.w	r3, r2, #8
 8012ada:	4543      	cmp	r3, r8
 8012adc:	d928      	bls.n	8012b30 <on_full_output_buffer_fragmented+0xe0>
 8012ade:	463a      	mov	r2, r7
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	210d      	movs	r1, #13
 8012ae4:	a802      	add	r0, sp, #8
 8012ae6:	f7ff ff3d 	bl	8012964 <uxr_buffer_submessage_header>
 8012aea:	8929      	ldrh	r1, [r5, #8]
 8012aec:	89eb      	ldrh	r3, [r5, #14]
 8012aee:	fbb3 f2f1 	udiv	r2, r3, r1
 8012af2:	fb01 3312 	mls	r3, r1, r2, r3
 8012af6:	b29b      	uxth	r3, r3
 8012af8:	686a      	ldr	r2, [r5, #4]
 8012afa:	fbb2 f2f1 	udiv	r2, r2, r1
 8012afe:	fb02 f303 	mul.w	r3, r2, r3
 8012b02:	682a      	ldr	r2, [r5, #0]
 8012b04:	f842 8003 	str.w	r8, [r2, r3]
 8012b08:	89e8      	ldrh	r0, [r5, #14]
 8012b0a:	2101      	movs	r1, #1
 8012b0c:	f007 ff32 	bl	801a974 <uxr_seq_num_add>
 8012b10:	9904      	ldr	r1, [sp, #16]
 8012b12:	9a03      	ldr	r2, [sp, #12]
 8012b14:	81e8      	strh	r0, [r5, #14]
 8012b16:	1a52      	subs	r2, r2, r1
 8012b18:	4630      	mov	r0, r6
 8012b1a:	f7fb fb5d 	bl	800e1d8 <ucdr_init_buffer>
 8012b1e:	4630      	mov	r0, r6
 8012b20:	4910      	ldr	r1, [pc, #64]	@ (8012b64 <on_full_output_buffer_fragmented+0x114>)
 8012b22:	4622      	mov	r2, r4
 8012b24:	f7fb fb2c 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 8012b28:	2000      	movs	r0, #0
 8012b2a:	b00a      	add	sp, #40	@ 0x28
 8012b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b30:	b292      	uxth	r2, r2
 8012b32:	2302      	movs	r3, #2
 8012b34:	210d      	movs	r1, #13
 8012b36:	a802      	add	r0, sp, #8
 8012b38:	f7ff ff14 	bl	8012964 <uxr_buffer_submessage_header>
 8012b3c:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012b40:	8928      	ldrh	r0, [r5, #8]
 8012b42:	f103 0208 	add.w	r2, r3, #8
 8012b46:	89eb      	ldrh	r3, [r5, #14]
 8012b48:	fbb3 f1f0 	udiv	r1, r3, r0
 8012b4c:	fb00 3311 	mls	r3, r0, r1, r3
 8012b50:	b29b      	uxth	r3, r3
 8012b52:	6869      	ldr	r1, [r5, #4]
 8012b54:	fbb1 f1f0 	udiv	r1, r1, r0
 8012b58:	fb01 f303 	mul.w	r3, r1, r3
 8012b5c:	6829      	ldr	r1, [r5, #0]
 8012b5e:	50ca      	str	r2, [r1, r3]
 8012b60:	e7d2      	b.n	8012b08 <on_full_output_buffer_fragmented+0xb8>
 8012b62:	bf00      	nop
 8012b64:	08012a51 	.word	0x08012a51

08012b68 <uxr_prepare_output_stream>:
 8012b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012b6a:	b087      	sub	sp, #28
 8012b6c:	2707      	movs	r7, #7
 8012b6e:	9202      	str	r2, [sp, #8]
 8012b70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b72:	2500      	movs	r5, #0
 8012b74:	3204      	adds	r2, #4
 8012b76:	e9cd 7500 	strd	r7, r5, [sp]
 8012b7a:	461c      	mov	r4, r3
 8012b7c:	4606      	mov	r6, r0
 8012b7e:	f7ff fc6d 	bl	801245c <uxr_prepare_stream_to_write_submessage>
 8012b82:	f080 0201 	eor.w	r2, r0, #1
 8012b86:	b2d2      	uxtb	r2, r2
 8012b88:	75a2      	strb	r2, [r4, #22]
 8012b8a:	b112      	cbz	r2, 8012b92 <uxr_prepare_output_stream+0x2a>
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	b007      	add	sp, #28
 8012b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b92:	aa05      	add	r2, sp, #20
 8012b94:	9902      	ldr	r1, [sp, #8]
 8012b96:	4630      	mov	r0, r6
 8012b98:	f7ff fd9a 	bl	80126d0 <uxr_init_base_object_request>
 8012b9c:	a905      	add	r1, sp, #20
 8012b9e:	4605      	mov	r5, r0
 8012ba0:	4620      	mov	r0, r4
 8012ba2:	f001 f865 	bl	8013c70 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012ba6:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012baa:	69a6      	ldr	r6, [r4, #24]
 8012bac:	69e7      	ldr	r7, [r4, #28]
 8012bae:	1a52      	subs	r2, r2, r1
 8012bb0:	4620      	mov	r0, r4
 8012bb2:	f7fb fb11 	bl	800e1d8 <ucdr_init_buffer>
 8012bb6:	4620      	mov	r0, r4
 8012bb8:	463a      	mov	r2, r7
 8012bba:	4631      	mov	r1, r6
 8012bbc:	f7fb fae0 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 8012bc0:	4628      	mov	r0, r5
 8012bc2:	b007      	add	sp, #28
 8012bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012bc6:	bf00      	nop

08012bc8 <uxr_prepare_output_stream_fragmented>:
 8012bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bcc:	b093      	sub	sp, #76	@ 0x4c
 8012bce:	4605      	mov	r5, r0
 8012bd0:	9107      	str	r1, [sp, #28]
 8012bd2:	3008      	adds	r0, #8
 8012bd4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012bd8:	9303      	str	r3, [sp, #12]
 8012bda:	9206      	str	r2, [sp, #24]
 8012bdc:	f7ff fe8e 	bl	80128fc <uxr_get_output_reliable_stream>
 8012be0:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012be4:	2b01      	cmp	r3, #1
 8012be6:	f000 8095 	beq.w	8012d14 <uxr_prepare_output_stream_fragmented+0x14c>
 8012bea:	4604      	mov	r4, r0
 8012bec:	2800      	cmp	r0, #0
 8012bee:	f000 8091 	beq.w	8012d14 <uxr_prepare_output_stream_fragmented+0x14c>
 8012bf2:	f007 fd6b 	bl	801a6cc <get_available_free_slots>
 8012bf6:	2800      	cmp	r0, #0
 8012bf8:	f000 8087 	beq.w	8012d0a <uxr_prepare_output_stream_fragmented+0x142>
 8012bfc:	8922      	ldrh	r2, [r4, #8]
 8012bfe:	89e7      	ldrh	r7, [r4, #14]
 8012c00:	fbb7 f3f2 	udiv	r3, r7, r2
 8012c04:	fb02 7313 	mls	r3, r2, r3, r7
 8012c08:	b29b      	uxth	r3, r3
 8012c0a:	6861      	ldr	r1, [r4, #4]
 8012c0c:	fbb1 f1f2 	udiv	r1, r1, r2
 8012c10:	6822      	ldr	r2, [r4, #0]
 8012c12:	9105      	str	r1, [sp, #20]
 8012c14:	fb01 f303 	mul.w	r3, r1, r3
 8012c18:	3304      	adds	r3, #4
 8012c1a:	eb02 0903 	add.w	r9, r2, r3
 8012c1e:	7b23      	ldrb	r3, [r4, #12]
 8012c20:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012c24:	4543      	cmp	r3, r8
 8012c26:	f1a1 0b04 	sub.w	fp, r1, #4
 8012c2a:	d37f      	bcc.n	8012d2c <uxr_prepare_output_stream_fragmented+0x164>
 8012c2c:	f1ab 0a04 	sub.w	sl, fp, #4
 8012c30:	ebaa 0a03 	sub.w	sl, sl, r3
 8012c34:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012c36:	f8cd 8000 	str.w	r8, [sp]
 8012c3a:	fa1f f38a 	uxth.w	r3, sl
 8012c3e:	9304      	str	r3, [sp, #16]
 8012c40:	465a      	mov	r2, fp
 8012c42:	2300      	movs	r3, #0
 8012c44:	4649      	mov	r1, r9
 8012c46:	a80a      	add	r0, sp, #40	@ 0x28
 8012c48:	f7fb fab4 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 8012c4c:	f106 0a08 	add.w	sl, r6, #8
 8012c50:	45da      	cmp	sl, fp
 8012c52:	bf2c      	ite	cs
 8012c54:	2300      	movcs	r3, #0
 8012c56:	2301      	movcc	r3, #1
 8012c58:	9a04      	ldr	r2, [sp, #16]
 8012c5a:	005b      	lsls	r3, r3, #1
 8012c5c:	210d      	movs	r1, #13
 8012c5e:	a80a      	add	r0, sp, #40	@ 0x28
 8012c60:	f7ff fe80 	bl	8012964 <uxr_buffer_submessage_header>
 8012c64:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012c68:	fbb7 f2fc 	udiv	r2, r7, ip
 8012c6c:	fb0c 7212 	mls	r2, ip, r2, r7
 8012c70:	b292      	uxth	r2, r2
 8012c72:	6863      	ldr	r3, [r4, #4]
 8012c74:	fbb3 f3fc 	udiv	r3, r3, ip
 8012c78:	fb02 f303 	mul.w	r3, r2, r3
 8012c7c:	6822      	ldr	r2, [r4, #0]
 8012c7e:	2101      	movs	r1, #1
 8012c80:	f842 b003 	str.w	fp, [r2, r3]
 8012c84:	4638      	mov	r0, r7
 8012c86:	f007 fe75 	bl	801a974 <uxr_seq_num_add>
 8012c8a:	9b05      	ldr	r3, [sp, #20]
 8012c8c:	9e03      	ldr	r6, [sp, #12]
 8012c8e:	f1a3 0208 	sub.w	r2, r3, #8
 8012c92:	f108 0104 	add.w	r1, r8, #4
 8012c96:	4607      	mov	r7, r0
 8012c98:	eba2 0208 	sub.w	r2, r2, r8
 8012c9c:	4449      	add	r1, r9
 8012c9e:	4630      	mov	r0, r6
 8012ca0:	f7fb fa9a 	bl	800e1d8 <ucdr_init_buffer>
 8012ca4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012ca6:	81e7      	strh	r7, [r4, #14]
 8012ca8:	1d1a      	adds	r2, r3, #4
 8012caa:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012cae:	bf28      	it	cs
 8012cb0:	2200      	movcs	r2, #0
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	b292      	uxth	r2, r2
 8012cb6:	2107      	movs	r1, #7
 8012cb8:	4630      	mov	r0, r6
 8012cba:	f7ff fe53 	bl	8012964 <uxr_buffer_submessage_header>
 8012cbe:	9906      	ldr	r1, [sp, #24]
 8012cc0:	aa09      	add	r2, sp, #36	@ 0x24
 8012cc2:	4628      	mov	r0, r5
 8012cc4:	f7ff fd04 	bl	80126d0 <uxr_init_base_object_request>
 8012cc8:	4604      	mov	r4, r0
 8012cca:	b320      	cbz	r0, 8012d16 <uxr_prepare_output_stream_fragmented+0x14e>
 8012ccc:	9e03      	ldr	r6, [sp, #12]
 8012cce:	a909      	add	r1, sp, #36	@ 0x24
 8012cd0:	4630      	mov	r0, r6
 8012cd2:	f000 ffcd 	bl	8013c70 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012cd6:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012cda:	4630      	mov	r0, r6
 8012cdc:	1a52      	subs	r2, r2, r1
 8012cde:	f7fb fa7b 	bl	800e1d8 <ucdr_init_buffer>
 8012ce2:	9b07      	ldr	r3, [sp, #28]
 8012ce4:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012ce8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012cea:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012cee:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012cf0:	491a      	ldr	r1, [pc, #104]	@ (8012d5c <uxr_prepare_output_stream_fragmented+0x194>)
 8012cf2:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012cf6:	4630      	mov	r0, r6
 8012cf8:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012cfc:	462a      	mov	r2, r5
 8012cfe:	f7fb fa3f 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 8012d02:	4620      	mov	r0, r4
 8012d04:	b013      	add	sp, #76	@ 0x4c
 8012d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d0a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012d0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012d0e:	4628      	mov	r0, r5
 8012d10:	4798      	blx	r3
 8012d12:	b920      	cbnz	r0, 8012d1e <uxr_prepare_output_stream_fragmented+0x156>
 8012d14:	2400      	movs	r4, #0
 8012d16:	4620      	mov	r0, r4
 8012d18:	b013      	add	sp, #76	@ 0x4c
 8012d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d1e:	4620      	mov	r0, r4
 8012d20:	f007 fcd4 	bl	801a6cc <get_available_free_slots>
 8012d24:	2800      	cmp	r0, #0
 8012d26:	f47f af69 	bne.w	8012bfc <uxr_prepare_output_stream_fragmented+0x34>
 8012d2a:	e7f3      	b.n	8012d14 <uxr_prepare_output_stream_fragmented+0x14c>
 8012d2c:	4638      	mov	r0, r7
 8012d2e:	2101      	movs	r1, #1
 8012d30:	f007 fe20 	bl	801a974 <uxr_seq_num_add>
 8012d34:	8921      	ldrh	r1, [r4, #8]
 8012d36:	fbb0 f2f1 	udiv	r2, r0, r1
 8012d3a:	fb01 0212 	mls	r2, r1, r2, r0
 8012d3e:	b292      	uxth	r2, r2
 8012d40:	6863      	ldr	r3, [r4, #4]
 8012d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8012d46:	fb02 f303 	mul.w	r3, r2, r3
 8012d4a:	6822      	ldr	r2, [r4, #0]
 8012d4c:	3304      	adds	r3, #4
 8012d4e:	eb02 0903 	add.w	r9, r2, r3
 8012d52:	4607      	mov	r7, r0
 8012d54:	7b23      	ldrb	r3, [r4, #12]
 8012d56:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012d5a:	e767      	b.n	8012c2c <uxr_prepare_output_stream_fragmented+0x64>
 8012d5c:	08012a51 	.word	0x08012a51

08012d60 <uxr_serialize_message_header>:
 8012d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d64:	4617      	mov	r7, r2
 8012d66:	4604      	mov	r4, r0
 8012d68:	461e      	mov	r6, r3
 8012d6a:	460d      	mov	r5, r1
 8012d6c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012d70:	f7f9 ff72 	bl	800cc58 <ucdr_serialize_uint8_t>
 8012d74:	4639      	mov	r1, r7
 8012d76:	4620      	mov	r0, r4
 8012d78:	f7f9 ff6e 	bl	800cc58 <ucdr_serialize_uint8_t>
 8012d7c:	4632      	mov	r2, r6
 8012d7e:	2101      	movs	r1, #1
 8012d80:	4620      	mov	r0, r4
 8012d82:	f7fa f81f 	bl	800cdc4 <ucdr_serialize_endian_uint16_t>
 8012d86:	062b      	lsls	r3, r5, #24
 8012d88:	d501      	bpl.n	8012d8e <uxr_serialize_message_header+0x2e>
 8012d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d8e:	4641      	mov	r1, r8
 8012d90:	4620      	mov	r0, r4
 8012d92:	2204      	movs	r2, #4
 8012d94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d98:	f7fe b84a 	b.w	8010e30 <ucdr_serialize_array_uint8_t>

08012d9c <uxr_deserialize_message_header>:
 8012d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012da0:	4617      	mov	r7, r2
 8012da2:	4604      	mov	r4, r0
 8012da4:	461e      	mov	r6, r3
 8012da6:	460d      	mov	r5, r1
 8012da8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012dac:	f7f9 ff6a 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8012db0:	4639      	mov	r1, r7
 8012db2:	4620      	mov	r0, r4
 8012db4:	f7f9 ff66 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8012db8:	4632      	mov	r2, r6
 8012dba:	2101      	movs	r1, #1
 8012dbc:	4620      	mov	r0, r4
 8012dbe:	f7fa f8f7 	bl	800cfb0 <ucdr_deserialize_endian_uint16_t>
 8012dc2:	f995 3000 	ldrsb.w	r3, [r5]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	da01      	bge.n	8012dce <uxr_deserialize_message_header+0x32>
 8012dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dce:	4641      	mov	r1, r8
 8012dd0:	4620      	mov	r0, r4
 8012dd2:	2204      	movs	r2, #4
 8012dd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012dd8:	f7fe b88e 	b.w	8010ef8 <ucdr_deserialize_array_uint8_t>

08012ddc <uxr_serialize_submessage_header>:
 8012ddc:	b570      	push	{r4, r5, r6, lr}
 8012dde:	4616      	mov	r6, r2
 8012de0:	4604      	mov	r4, r0
 8012de2:	461d      	mov	r5, r3
 8012de4:	f7f9 ff38 	bl	800cc58 <ucdr_serialize_uint8_t>
 8012de8:	4631      	mov	r1, r6
 8012dea:	4620      	mov	r0, r4
 8012dec:	f7f9 ff34 	bl	800cc58 <ucdr_serialize_uint8_t>
 8012df0:	462a      	mov	r2, r5
 8012df2:	4620      	mov	r0, r4
 8012df4:	2101      	movs	r1, #1
 8012df6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012dfa:	f7f9 bfe3 	b.w	800cdc4 <ucdr_serialize_endian_uint16_t>
 8012dfe:	bf00      	nop

08012e00 <uxr_deserialize_submessage_header>:
 8012e00:	b570      	push	{r4, r5, r6, lr}
 8012e02:	4616      	mov	r6, r2
 8012e04:	4604      	mov	r4, r0
 8012e06:	461d      	mov	r5, r3
 8012e08:	f7f9 ff3c 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8012e0c:	4631      	mov	r1, r6
 8012e0e:	4620      	mov	r0, r4
 8012e10:	f7f9 ff38 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8012e14:	462a      	mov	r2, r5
 8012e16:	4620      	mov	r0, r4
 8012e18:	2101      	movs	r1, #1
 8012e1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e1e:	f7fa b8c7 	b.w	800cfb0 <ucdr_deserialize_endian_uint16_t>
 8012e22:	bf00      	nop

08012e24 <uxr_serialize_CLIENT_Representation>:
 8012e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e28:	2204      	movs	r2, #4
 8012e2a:	460e      	mov	r6, r1
 8012e2c:	4605      	mov	r5, r0
 8012e2e:	f7fd ffff 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012e32:	2202      	movs	r2, #2
 8012e34:	1d31      	adds	r1, r6, #4
 8012e36:	4604      	mov	r4, r0
 8012e38:	4628      	mov	r0, r5
 8012e3a:	f7fd fff9 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012e3e:	2202      	movs	r2, #2
 8012e40:	4004      	ands	r4, r0
 8012e42:	1db1      	adds	r1, r6, #6
 8012e44:	4628      	mov	r0, r5
 8012e46:	f7fd fff3 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012e4a:	b2e4      	uxtb	r4, r4
 8012e4c:	2204      	movs	r2, #4
 8012e4e:	4004      	ands	r4, r0
 8012e50:	f106 0108 	add.w	r1, r6, #8
 8012e54:	4628      	mov	r0, r5
 8012e56:	f7fd ffeb 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012e5a:	7b31      	ldrb	r1, [r6, #12]
 8012e5c:	ea00 0804 	and.w	r8, r0, r4
 8012e60:	4628      	mov	r0, r5
 8012e62:	f7f9 fef9 	bl	800cc58 <ucdr_serialize_uint8_t>
 8012e66:	7b71      	ldrb	r1, [r6, #13]
 8012e68:	ea08 0800 	and.w	r8, r8, r0
 8012e6c:	4628      	mov	r0, r5
 8012e6e:	f7f9 fec5 	bl	800cbfc <ucdr_serialize_bool>
 8012e72:	7b73      	ldrb	r3, [r6, #13]
 8012e74:	ea08 0800 	and.w	r8, r8, r0
 8012e78:	b93b      	cbnz	r3, 8012e8a <uxr_serialize_CLIENT_Representation+0x66>
 8012e7a:	8bb1      	ldrh	r1, [r6, #28]
 8012e7c:	4628      	mov	r0, r5
 8012e7e:	f7f9 ff17 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8012e82:	ea08 0000 	and.w	r0, r8, r0
 8012e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e8a:	6931      	ldr	r1, [r6, #16]
 8012e8c:	4628      	mov	r0, r5
 8012e8e:	f7fa f8ff 	bl	800d090 <ucdr_serialize_uint32_t>
 8012e92:	6933      	ldr	r3, [r6, #16]
 8012e94:	b1e3      	cbz	r3, 8012ed0 <uxr_serialize_CLIENT_Representation+0xac>
 8012e96:	b1c0      	cbz	r0, 8012eca <uxr_serialize_CLIENT_Representation+0xa6>
 8012e98:	4637      	mov	r7, r6
 8012e9a:	f04f 0900 	mov.w	r9, #0
 8012e9e:	e001      	b.n	8012ea4 <uxr_serialize_CLIENT_Representation+0x80>
 8012ea0:	3708      	adds	r7, #8
 8012ea2:	b194      	cbz	r4, 8012eca <uxr_serialize_CLIENT_Representation+0xa6>
 8012ea4:	6979      	ldr	r1, [r7, #20]
 8012ea6:	4628      	mov	r0, r5
 8012ea8:	f006 fe28 	bl	8019afc <ucdr_serialize_string>
 8012eac:	69b9      	ldr	r1, [r7, #24]
 8012eae:	4604      	mov	r4, r0
 8012eb0:	4628      	mov	r0, r5
 8012eb2:	f006 fe23 	bl	8019afc <ucdr_serialize_string>
 8012eb6:	6933      	ldr	r3, [r6, #16]
 8012eb8:	f109 0901 	add.w	r9, r9, #1
 8012ebc:	4004      	ands	r4, r0
 8012ebe:	4599      	cmp	r9, r3
 8012ec0:	b2e4      	uxtb	r4, r4
 8012ec2:	d3ed      	bcc.n	8012ea0 <uxr_serialize_CLIENT_Representation+0x7c>
 8012ec4:	ea08 0804 	and.w	r8, r8, r4
 8012ec8:	e7d7      	b.n	8012e7a <uxr_serialize_CLIENT_Representation+0x56>
 8012eca:	f04f 0800 	mov.w	r8, #0
 8012ece:	e7d4      	b.n	8012e7a <uxr_serialize_CLIENT_Representation+0x56>
 8012ed0:	ea08 0800 	and.w	r8, r8, r0
 8012ed4:	e7d1      	b.n	8012e7a <uxr_serialize_CLIENT_Representation+0x56>
 8012ed6:	bf00      	nop

08012ed8 <uxr_deserialize_CLIENT_Representation>:
 8012ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012edc:	2204      	movs	r2, #4
 8012ede:	460c      	mov	r4, r1
 8012ee0:	4605      	mov	r5, r0
 8012ee2:	f7fe f809 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8012ee6:	2202      	movs	r2, #2
 8012ee8:	1d21      	adds	r1, r4, #4
 8012eea:	4606      	mov	r6, r0
 8012eec:	4628      	mov	r0, r5
 8012eee:	f7fe f803 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8012ef2:	2202      	movs	r2, #2
 8012ef4:	4006      	ands	r6, r0
 8012ef6:	1da1      	adds	r1, r4, #6
 8012ef8:	4628      	mov	r0, r5
 8012efa:	f7fd fffd 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8012efe:	b2f6      	uxtb	r6, r6
 8012f00:	2204      	movs	r2, #4
 8012f02:	4006      	ands	r6, r0
 8012f04:	f104 0108 	add.w	r1, r4, #8
 8012f08:	4628      	mov	r0, r5
 8012f0a:	f7fd fff5 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8012f0e:	f104 010c 	add.w	r1, r4, #12
 8012f12:	ea00 0706 	and.w	r7, r0, r6
 8012f16:	4628      	mov	r0, r5
 8012f18:	f7f9 feb4 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8012f1c:	f104 010d 	add.w	r1, r4, #13
 8012f20:	4007      	ands	r7, r0
 8012f22:	4628      	mov	r0, r5
 8012f24:	f7f9 fe80 	bl	800cc28 <ucdr_deserialize_bool>
 8012f28:	7b63      	ldrb	r3, [r4, #13]
 8012f2a:	4007      	ands	r7, r0
 8012f2c:	b93b      	cbnz	r3, 8012f3e <uxr_deserialize_CLIENT_Representation+0x66>
 8012f2e:	f104 011c 	add.w	r1, r4, #28
 8012f32:	4628      	mov	r0, r5
 8012f34:	f7f9 ffc0 	bl	800ceb8 <ucdr_deserialize_uint16_t>
 8012f38:	4038      	ands	r0, r7
 8012f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f3e:	f104 0110 	add.w	r1, r4, #16
 8012f42:	4628      	mov	r0, r5
 8012f44:	f7fa f9ce 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8012f48:	6923      	ldr	r3, [r4, #16]
 8012f4a:	2b01      	cmp	r3, #1
 8012f4c:	d903      	bls.n	8012f56 <uxr_deserialize_CLIENT_Representation+0x7e>
 8012f4e:	2301      	movs	r3, #1
 8012f50:	75ab      	strb	r3, [r5, #22]
 8012f52:	2700      	movs	r7, #0
 8012f54:	e7eb      	b.n	8012f2e <uxr_deserialize_CLIENT_Representation+0x56>
 8012f56:	b30b      	cbz	r3, 8012f9c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012f58:	2800      	cmp	r0, #0
 8012f5a:	d0fa      	beq.n	8012f52 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012f5c:	46a0      	mov	r8, r4
 8012f5e:	f04f 0900 	mov.w	r9, #0
 8012f62:	e003      	b.n	8012f6c <uxr_deserialize_CLIENT_Representation+0x94>
 8012f64:	f108 0808 	add.w	r8, r8, #8
 8012f68:	2e00      	cmp	r6, #0
 8012f6a:	d0f2      	beq.n	8012f52 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012f6c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012f70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f74:	4628      	mov	r0, r5
 8012f76:	f006 fdcf 	bl	8019b18 <ucdr_deserialize_string>
 8012f7a:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012f7e:	4606      	mov	r6, r0
 8012f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f84:	4628      	mov	r0, r5
 8012f86:	f006 fdc7 	bl	8019b18 <ucdr_deserialize_string>
 8012f8a:	6923      	ldr	r3, [r4, #16]
 8012f8c:	f109 0901 	add.w	r9, r9, #1
 8012f90:	4006      	ands	r6, r0
 8012f92:	4599      	cmp	r9, r3
 8012f94:	b2f6      	uxtb	r6, r6
 8012f96:	d3e5      	bcc.n	8012f64 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012f98:	4037      	ands	r7, r6
 8012f9a:	e7c8      	b.n	8012f2e <uxr_deserialize_CLIENT_Representation+0x56>
 8012f9c:	4007      	ands	r7, r0
 8012f9e:	e7c6      	b.n	8012f2e <uxr_deserialize_CLIENT_Representation+0x56>

08012fa0 <uxr_serialize_AGENT_Representation>:
 8012fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fa4:	2204      	movs	r2, #4
 8012fa6:	460f      	mov	r7, r1
 8012fa8:	4605      	mov	r5, r0
 8012faa:	f7fd ff41 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012fae:	2202      	movs	r2, #2
 8012fb0:	4604      	mov	r4, r0
 8012fb2:	1d39      	adds	r1, r7, #4
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	f7fd ff3b 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012fba:	4020      	ands	r0, r4
 8012fbc:	2202      	movs	r2, #2
 8012fbe:	b2c4      	uxtb	r4, r0
 8012fc0:	1db9      	adds	r1, r7, #6
 8012fc2:	4628      	mov	r0, r5
 8012fc4:	f7fd ff34 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8012fc8:	7a39      	ldrb	r1, [r7, #8]
 8012fca:	4004      	ands	r4, r0
 8012fcc:	4628      	mov	r0, r5
 8012fce:	f7f9 fe15 	bl	800cbfc <ucdr_serialize_bool>
 8012fd2:	7a3b      	ldrb	r3, [r7, #8]
 8012fd4:	ea00 0804 	and.w	r8, r0, r4
 8012fd8:	b913      	cbnz	r3, 8012fe0 <uxr_serialize_AGENT_Representation+0x40>
 8012fda:	4640      	mov	r0, r8
 8012fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fe0:	68f9      	ldr	r1, [r7, #12]
 8012fe2:	4628      	mov	r0, r5
 8012fe4:	f7fa f854 	bl	800d090 <ucdr_serialize_uint32_t>
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	b303      	cbz	r3, 801302e <uxr_serialize_AGENT_Representation+0x8e>
 8012fec:	b1d0      	cbz	r0, 8013024 <uxr_serialize_AGENT_Representation+0x84>
 8012fee:	463e      	mov	r6, r7
 8012ff0:	f04f 0900 	mov.w	r9, #0
 8012ff4:	e001      	b.n	8012ffa <uxr_serialize_AGENT_Representation+0x5a>
 8012ff6:	3608      	adds	r6, #8
 8012ff8:	b1a4      	cbz	r4, 8013024 <uxr_serialize_AGENT_Representation+0x84>
 8012ffa:	6931      	ldr	r1, [r6, #16]
 8012ffc:	4628      	mov	r0, r5
 8012ffe:	f006 fd7d 	bl	8019afc <ucdr_serialize_string>
 8013002:	6971      	ldr	r1, [r6, #20]
 8013004:	4604      	mov	r4, r0
 8013006:	4628      	mov	r0, r5
 8013008:	f006 fd78 	bl	8019afc <ucdr_serialize_string>
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	f109 0901 	add.w	r9, r9, #1
 8013012:	4004      	ands	r4, r0
 8013014:	4599      	cmp	r9, r3
 8013016:	b2e4      	uxtb	r4, r4
 8013018:	d3ed      	bcc.n	8012ff6 <uxr_serialize_AGENT_Representation+0x56>
 801301a:	ea08 0804 	and.w	r8, r8, r4
 801301e:	4640      	mov	r0, r8
 8013020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013024:	f04f 0800 	mov.w	r8, #0
 8013028:	4640      	mov	r0, r8
 801302a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801302e:	ea08 0800 	and.w	r8, r8, r0
 8013032:	e7d2      	b.n	8012fda <uxr_serialize_AGENT_Representation+0x3a>

08013034 <uxr_serialize_DATAWRITER_Representation>:
 8013034:	b570      	push	{r4, r5, r6, lr}
 8013036:	460d      	mov	r5, r1
 8013038:	7809      	ldrb	r1, [r1, #0]
 801303a:	4606      	mov	r6, r0
 801303c:	f7f9 fe0c 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013040:	4604      	mov	r4, r0
 8013042:	b130      	cbz	r0, 8013052 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013044:	782b      	ldrb	r3, [r5, #0]
 8013046:	2b02      	cmp	r3, #2
 8013048:	d00c      	beq.n	8013064 <uxr_serialize_DATAWRITER_Representation+0x30>
 801304a:	2b03      	cmp	r3, #3
 801304c:	d010      	beq.n	8013070 <uxr_serialize_DATAWRITER_Representation+0x3c>
 801304e:	2b01      	cmp	r3, #1
 8013050:	d008      	beq.n	8013064 <uxr_serialize_DATAWRITER_Representation+0x30>
 8013052:	2202      	movs	r2, #2
 8013054:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013058:	4630      	mov	r0, r6
 801305a:	f7fd fee9 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 801305e:	4020      	ands	r0, r4
 8013060:	b2c0      	uxtb	r0, r0
 8013062:	bd70      	pop	{r4, r5, r6, pc}
 8013064:	6869      	ldr	r1, [r5, #4]
 8013066:	4630      	mov	r0, r6
 8013068:	f006 fd48 	bl	8019afc <ucdr_serialize_string>
 801306c:	4604      	mov	r4, r0
 801306e:	e7f0      	b.n	8013052 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013070:	4629      	mov	r1, r5
 8013072:	4630      	mov	r0, r6
 8013074:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8013078:	3104      	adds	r1, #4
 801307a:	f7fe f879 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 801307e:	4604      	mov	r4, r0
 8013080:	e7e7      	b.n	8013052 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013082:	bf00      	nop

08013084 <uxr_serialize_ObjectVariant.part.0>:
 8013084:	b570      	push	{r4, r5, r6, lr}
 8013086:	780b      	ldrb	r3, [r1, #0]
 8013088:	3b01      	subs	r3, #1
 801308a:	460c      	mov	r4, r1
 801308c:	4605      	mov	r5, r0
 801308e:	2b0d      	cmp	r3, #13
 8013090:	d816      	bhi.n	80130c0 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8013092:	e8df f003 	tbb	[pc, r3]
 8013096:	0733      	.short	0x0733
 8013098:	07071717 	.word	0x07071717
 801309c:	0c150707 	.word	0x0c150707
 80130a0:	4c510c0c 	.word	0x4c510c0c
 80130a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80130a8:	3104      	adds	r1, #4
 80130aa:	f7ff bfc3 	b.w	8013034 <uxr_serialize_DATAWRITER_Representation>
 80130ae:	7909      	ldrb	r1, [r1, #4]
 80130b0:	f7f9 fdd2 	bl	800cc58 <ucdr_serialize_uint8_t>
 80130b4:	b300      	cbz	r0, 80130f8 <uxr_serialize_ObjectVariant.part.0+0x74>
 80130b6:	7923      	ldrb	r3, [r4, #4]
 80130b8:	2b01      	cmp	r3, #1
 80130ba:	d042      	beq.n	8013142 <uxr_serialize_ObjectVariant.part.0+0xbe>
 80130bc:	2b02      	cmp	r3, #2
 80130be:	d040      	beq.n	8013142 <uxr_serialize_ObjectVariant.part.0+0xbe>
 80130c0:	2001      	movs	r0, #1
 80130c2:	bd70      	pop	{r4, r5, r6, pc}
 80130c4:	7909      	ldrb	r1, [r1, #4]
 80130c6:	f7f9 fdc7 	bl	800cc58 <ucdr_serialize_uint8_t>
 80130ca:	4606      	mov	r6, r0
 80130cc:	b158      	cbz	r0, 80130e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 80130ce:	7923      	ldrb	r3, [r4, #4]
 80130d0:	2b02      	cmp	r3, #2
 80130d2:	d03c      	beq.n	801314e <uxr_serialize_ObjectVariant.part.0+0xca>
 80130d4:	2b03      	cmp	r3, #3
 80130d6:	d106      	bne.n	80130e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 80130d8:	68a2      	ldr	r2, [r4, #8]
 80130da:	f104 010c 	add.w	r1, r4, #12
 80130de:	4628      	mov	r0, r5
 80130e0:	f7fe f846 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 80130e4:	4606      	mov	r6, r0
 80130e6:	2202      	movs	r2, #2
 80130e8:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 80130ec:	4628      	mov	r0, r5
 80130ee:	f7fd fe9f 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80130f2:	4030      	ands	r0, r6
 80130f4:	b2c0      	uxtb	r0, r0
 80130f6:	bd70      	pop	{r4, r5, r6, pc}
 80130f8:	2000      	movs	r0, #0
 80130fa:	bd70      	pop	{r4, r5, r6, pc}
 80130fc:	7909      	ldrb	r1, [r1, #4]
 80130fe:	f7f9 fdab 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013102:	4606      	mov	r6, r0
 8013104:	b158      	cbz	r0, 801311e <uxr_serialize_ObjectVariant.part.0+0x9a>
 8013106:	7923      	ldrb	r3, [r4, #4]
 8013108:	2b02      	cmp	r3, #2
 801310a:	d003      	beq.n	8013114 <uxr_serialize_ObjectVariant.part.0+0x90>
 801310c:	2b03      	cmp	r3, #3
 801310e:	d024      	beq.n	801315a <uxr_serialize_ObjectVariant.part.0+0xd6>
 8013110:	2b01      	cmp	r3, #1
 8013112:	d104      	bne.n	801311e <uxr_serialize_ObjectVariant.part.0+0x9a>
 8013114:	68a1      	ldr	r1, [r4, #8]
 8013116:	4628      	mov	r0, r5
 8013118:	f006 fcf0 	bl	8019afc <ucdr_serialize_string>
 801311c:	4606      	mov	r6, r0
 801311e:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8013122:	4628      	mov	r0, r5
 8013124:	f7fa fac0 	bl	800d6a8 <ucdr_serialize_int16_t>
 8013128:	4030      	ands	r0, r6
 801312a:	b2c0      	uxtb	r0, r0
 801312c:	bd70      	pop	{r4, r5, r6, pc}
 801312e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013132:	3104      	adds	r1, #4
 8013134:	f7ff be76 	b.w	8012e24 <uxr_serialize_CLIENT_Representation>
 8013138:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801313c:	3104      	adds	r1, #4
 801313e:	f7ff bf2f 	b.w	8012fa0 <uxr_serialize_AGENT_Representation>
 8013142:	68a1      	ldr	r1, [r4, #8]
 8013144:	4628      	mov	r0, r5
 8013146:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801314a:	f006 bcd7 	b.w	8019afc <ucdr_serialize_string>
 801314e:	68a1      	ldr	r1, [r4, #8]
 8013150:	4628      	mov	r0, r5
 8013152:	f006 fcd3 	bl	8019afc <ucdr_serialize_string>
 8013156:	4606      	mov	r6, r0
 8013158:	e7c5      	b.n	80130e6 <uxr_serialize_ObjectVariant.part.0+0x62>
 801315a:	68a2      	ldr	r2, [r4, #8]
 801315c:	f104 010c 	add.w	r1, r4, #12
 8013160:	4628      	mov	r0, r5
 8013162:	f7fe f805 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 8013166:	4606      	mov	r6, r0
 8013168:	e7d9      	b.n	801311e <uxr_serialize_ObjectVariant.part.0+0x9a>
 801316a:	bf00      	nop

0801316c <uxr_deserialize_DATAWRITER_Representation>:
 801316c:	b570      	push	{r4, r5, r6, lr}
 801316e:	4606      	mov	r6, r0
 8013170:	460d      	mov	r5, r1
 8013172:	f7f9 fd87 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013176:	4604      	mov	r4, r0
 8013178:	b130      	cbz	r0, 8013188 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801317a:	782b      	ldrb	r3, [r5, #0]
 801317c:	2b02      	cmp	r3, #2
 801317e:	d00c      	beq.n	801319a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013180:	2b03      	cmp	r3, #3
 8013182:	d012      	beq.n	80131aa <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013184:	2b01      	cmp	r3, #1
 8013186:	d008      	beq.n	801319a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013188:	2202      	movs	r2, #2
 801318a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801318e:	4630      	mov	r0, r6
 8013190:	f7fd feb2 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013194:	4020      	ands	r0, r4
 8013196:	b2c0      	uxtb	r0, r0
 8013198:	bd70      	pop	{r4, r5, r6, pc}
 801319a:	6869      	ldr	r1, [r5, #4]
 801319c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80131a0:	4630      	mov	r0, r6
 80131a2:	f006 fcb9 	bl	8019b18 <ucdr_deserialize_string>
 80131a6:	4604      	mov	r4, r0
 80131a8:	e7ee      	b.n	8013188 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80131aa:	1d2b      	adds	r3, r5, #4
 80131ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80131b0:	f105 0108 	add.w	r1, r5, #8
 80131b4:	4630      	mov	r0, r6
 80131b6:	f7fd ffed 	bl	8011194 <ucdr_deserialize_sequence_uint8_t>
 80131ba:	4604      	mov	r4, r0
 80131bc:	e7e4      	b.n	8013188 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80131be:	bf00      	nop

080131c0 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 80131c0:	b570      	push	{r4, r5, r6, lr}
 80131c2:	460d      	mov	r5, r1
 80131c4:	7809      	ldrb	r1, [r1, #0]
 80131c6:	4606      	mov	r6, r0
 80131c8:	f7f9 fd18 	bl	800cbfc <ucdr_serialize_bool>
 80131cc:	782b      	ldrb	r3, [r5, #0]
 80131ce:	4604      	mov	r4, r0
 80131d0:	b94b      	cbnz	r3, 80131e6 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 80131d2:	7a29      	ldrb	r1, [r5, #8]
 80131d4:	4630      	mov	r0, r6
 80131d6:	f7f9 fd11 	bl	800cbfc <ucdr_serialize_bool>
 80131da:	7a2b      	ldrb	r3, [r5, #8]
 80131dc:	4004      	ands	r4, r0
 80131de:	b2e4      	uxtb	r4, r4
 80131e0:	b943      	cbnz	r3, 80131f4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 80131e2:	4620      	mov	r0, r4
 80131e4:	bd70      	pop	{r4, r5, r6, pc}
 80131e6:	6869      	ldr	r1, [r5, #4]
 80131e8:	4630      	mov	r0, r6
 80131ea:	f006 fc87 	bl	8019afc <ucdr_serialize_string>
 80131ee:	4004      	ands	r4, r0
 80131f0:	b2e4      	uxtb	r4, r4
 80131f2:	e7ee      	b.n	80131d2 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80131f4:	68e9      	ldr	r1, [r5, #12]
 80131f6:	4630      	mov	r0, r6
 80131f8:	f006 fc80 	bl	8019afc <ucdr_serialize_string>
 80131fc:	4004      	ands	r4, r0
 80131fe:	4620      	mov	r0, r4
 8013200:	bd70      	pop	{r4, r5, r6, pc}
 8013202:	bf00      	nop

08013204 <uxr_serialize_OBJK_Topic_Binary>:
 8013204:	b570      	push	{r4, r5, r6, lr}
 8013206:	460d      	mov	r5, r1
 8013208:	6809      	ldr	r1, [r1, #0]
 801320a:	4606      	mov	r6, r0
 801320c:	f006 fc76 	bl	8019afc <ucdr_serialize_string>
 8013210:	7929      	ldrb	r1, [r5, #4]
 8013212:	4604      	mov	r4, r0
 8013214:	4630      	mov	r0, r6
 8013216:	f7f9 fcf1 	bl	800cbfc <ucdr_serialize_bool>
 801321a:	792b      	ldrb	r3, [r5, #4]
 801321c:	4004      	ands	r4, r0
 801321e:	b2e4      	uxtb	r4, r4
 8013220:	b943      	cbnz	r3, 8013234 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8013222:	7b29      	ldrb	r1, [r5, #12]
 8013224:	4630      	mov	r0, r6
 8013226:	f7f9 fce9 	bl	800cbfc <ucdr_serialize_bool>
 801322a:	7b2b      	ldrb	r3, [r5, #12]
 801322c:	4004      	ands	r4, r0
 801322e:	b93b      	cbnz	r3, 8013240 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8013230:	4620      	mov	r0, r4
 8013232:	bd70      	pop	{r4, r5, r6, pc}
 8013234:	68a9      	ldr	r1, [r5, #8]
 8013236:	4630      	mov	r0, r6
 8013238:	f006 fc60 	bl	8019afc <ucdr_serialize_string>
 801323c:	4004      	ands	r4, r0
 801323e:	e7f0      	b.n	8013222 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8013240:	6929      	ldr	r1, [r5, #16]
 8013242:	4630      	mov	r0, r6
 8013244:	f006 fc5a 	bl	8019afc <ucdr_serialize_string>
 8013248:	4004      	ands	r4, r0
 801324a:	b2e4      	uxtb	r4, r4
 801324c:	4620      	mov	r0, r4
 801324e:	bd70      	pop	{r4, r5, r6, pc}

08013250 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013254:	460c      	mov	r4, r1
 8013256:	7809      	ldrb	r1, [r1, #0]
 8013258:	4606      	mov	r6, r0
 801325a:	f7f9 fccf 	bl	800cbfc <ucdr_serialize_bool>
 801325e:	7823      	ldrb	r3, [r4, #0]
 8013260:	4605      	mov	r5, r0
 8013262:	b96b      	cbnz	r3, 8013280 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8013264:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013268:	4630      	mov	r0, r6
 801326a:	f7f9 fcc7 	bl	800cbfc <ucdr_serialize_bool>
 801326e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013272:	4005      	ands	r5, r0
 8013274:	b2ed      	uxtb	r5, r5
 8013276:	2b00      	cmp	r3, #0
 8013278:	d16a      	bne.n	8013350 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 801327a:	4628      	mov	r0, r5
 801327c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013280:	6861      	ldr	r1, [r4, #4]
 8013282:	4630      	mov	r0, r6
 8013284:	f7f9 ff04 	bl	800d090 <ucdr_serialize_uint32_t>
 8013288:	6863      	ldr	r3, [r4, #4]
 801328a:	2b00      	cmp	r3, #0
 801328c:	d06c      	beq.n	8013368 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 801328e:	2800      	cmp	r0, #0
 8013290:	d068      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013292:	68a1      	ldr	r1, [r4, #8]
 8013294:	4630      	mov	r0, r6
 8013296:	f006 fc31 	bl	8019afc <ucdr_serialize_string>
 801329a:	6862      	ldr	r2, [r4, #4]
 801329c:	2a01      	cmp	r2, #1
 801329e:	d953      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132a0:	2800      	cmp	r0, #0
 80132a2:	d05f      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132a4:	68e1      	ldr	r1, [r4, #12]
 80132a6:	4630      	mov	r0, r6
 80132a8:	f006 fc28 	bl	8019afc <ucdr_serialize_string>
 80132ac:	6862      	ldr	r2, [r4, #4]
 80132ae:	2a02      	cmp	r2, #2
 80132b0:	d94a      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132b2:	2800      	cmp	r0, #0
 80132b4:	d056      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132b6:	6921      	ldr	r1, [r4, #16]
 80132b8:	4630      	mov	r0, r6
 80132ba:	f006 fc1f 	bl	8019afc <ucdr_serialize_string>
 80132be:	6862      	ldr	r2, [r4, #4]
 80132c0:	2a03      	cmp	r2, #3
 80132c2:	d941      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132c4:	2800      	cmp	r0, #0
 80132c6:	d04d      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132c8:	6961      	ldr	r1, [r4, #20]
 80132ca:	4630      	mov	r0, r6
 80132cc:	f006 fc16 	bl	8019afc <ucdr_serialize_string>
 80132d0:	6862      	ldr	r2, [r4, #4]
 80132d2:	2a04      	cmp	r2, #4
 80132d4:	d938      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132d6:	2800      	cmp	r0, #0
 80132d8:	d044      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132da:	69a1      	ldr	r1, [r4, #24]
 80132dc:	4630      	mov	r0, r6
 80132de:	f006 fc0d 	bl	8019afc <ucdr_serialize_string>
 80132e2:	6862      	ldr	r2, [r4, #4]
 80132e4:	2a05      	cmp	r2, #5
 80132e6:	d92f      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132e8:	2800      	cmp	r0, #0
 80132ea:	d03b      	beq.n	8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132ec:	69e1      	ldr	r1, [r4, #28]
 80132ee:	4630      	mov	r0, r6
 80132f0:	f006 fc04 	bl	8019afc <ucdr_serialize_string>
 80132f4:	6862      	ldr	r2, [r4, #4]
 80132f6:	2a06      	cmp	r2, #6
 80132f8:	d926      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132fa:	b398      	cbz	r0, 8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132fc:	6a21      	ldr	r1, [r4, #32]
 80132fe:	4630      	mov	r0, r6
 8013300:	f006 fbfc 	bl	8019afc <ucdr_serialize_string>
 8013304:	6862      	ldr	r2, [r4, #4]
 8013306:	2a07      	cmp	r2, #7
 8013308:	d91e      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801330a:	b358      	cbz	r0, 8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801330c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801330e:	4630      	mov	r0, r6
 8013310:	f006 fbf4 	bl	8019afc <ucdr_serialize_string>
 8013314:	6862      	ldr	r2, [r4, #4]
 8013316:	2a08      	cmp	r2, #8
 8013318:	d916      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801331a:	b318      	cbz	r0, 8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801331c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801331e:	4630      	mov	r0, r6
 8013320:	f006 fbec 	bl	8019afc <ucdr_serialize_string>
 8013324:	6862      	ldr	r2, [r4, #4]
 8013326:	2a09      	cmp	r2, #9
 8013328:	d90e      	bls.n	8013348 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801332a:	b1d8      	cbz	r0, 8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801332c:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8013330:	2709      	movs	r7, #9
 8013332:	e000      	b.n	8013336 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8013334:	b1b0      	cbz	r0, 8013364 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013336:	f858 1f04 	ldr.w	r1, [r8, #4]!
 801333a:	4630      	mov	r0, r6
 801333c:	f006 fbde 	bl	8019afc <ucdr_serialize_string>
 8013340:	6862      	ldr	r2, [r4, #4]
 8013342:	3701      	adds	r7, #1
 8013344:	4297      	cmp	r7, r2
 8013346:	d3f5      	bcc.n	8013334 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013348:	ea05 0300 	and.w	r3, r5, r0
 801334c:	b2dd      	uxtb	r5, r3
 801334e:	e789      	b.n	8013264 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013350:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013352:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013356:	4630      	mov	r0, r6
 8013358:	f7fd ff0a 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 801335c:	4005      	ands	r5, r0
 801335e:	4628      	mov	r0, r5
 8013360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013364:	2500      	movs	r5, #0
 8013366:	e77d      	b.n	8013264 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013368:	4028      	ands	r0, r5
 801336a:	b2c5      	uxtb	r5, r0
 801336c:	e77a      	b.n	8013264 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801336e:	bf00      	nop

08013370 <uxr_serialize_OBJK_Publisher_Binary>:
 8013370:	b570      	push	{r4, r5, r6, lr}
 8013372:	460d      	mov	r5, r1
 8013374:	7809      	ldrb	r1, [r1, #0]
 8013376:	4606      	mov	r6, r0
 8013378:	f7f9 fc40 	bl	800cbfc <ucdr_serialize_bool>
 801337c:	782b      	ldrb	r3, [r5, #0]
 801337e:	4604      	mov	r4, r0
 8013380:	b94b      	cbnz	r3, 8013396 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8013382:	7a29      	ldrb	r1, [r5, #8]
 8013384:	4630      	mov	r0, r6
 8013386:	f7f9 fc39 	bl	800cbfc <ucdr_serialize_bool>
 801338a:	7a2b      	ldrb	r3, [r5, #8]
 801338c:	4004      	ands	r4, r0
 801338e:	b2e4      	uxtb	r4, r4
 8013390:	b943      	cbnz	r3, 80133a4 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8013392:	4620      	mov	r0, r4
 8013394:	bd70      	pop	{r4, r5, r6, pc}
 8013396:	6869      	ldr	r1, [r5, #4]
 8013398:	4630      	mov	r0, r6
 801339a:	f006 fbaf 	bl	8019afc <ucdr_serialize_string>
 801339e:	4004      	ands	r4, r0
 80133a0:	b2e4      	uxtb	r4, r4
 80133a2:	e7ee      	b.n	8013382 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 80133a4:	f105 010c 	add.w	r1, r5, #12
 80133a8:	4630      	mov	r0, r6
 80133aa:	f7ff ff51 	bl	8013250 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 80133ae:	4004      	ands	r4, r0
 80133b0:	4620      	mov	r0, r4
 80133b2:	bd70      	pop	{r4, r5, r6, pc}

080133b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 80133b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133b8:	460c      	mov	r4, r1
 80133ba:	7809      	ldrb	r1, [r1, #0]
 80133bc:	4606      	mov	r6, r0
 80133be:	f7f9 fc1d 	bl	800cbfc <ucdr_serialize_bool>
 80133c2:	7823      	ldrb	r3, [r4, #0]
 80133c4:	4605      	mov	r5, r0
 80133c6:	b96b      	cbnz	r3, 80133e4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 80133c8:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80133cc:	4630      	mov	r0, r6
 80133ce:	f7f9 fc15 	bl	800cbfc <ucdr_serialize_bool>
 80133d2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80133d6:	4005      	ands	r5, r0
 80133d8:	b2ed      	uxtb	r5, r5
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d16a      	bne.n	80134b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 80133de:	4628      	mov	r0, r5
 80133e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133e4:	6861      	ldr	r1, [r4, #4]
 80133e6:	4630      	mov	r0, r6
 80133e8:	f7f9 fe52 	bl	800d090 <ucdr_serialize_uint32_t>
 80133ec:	6863      	ldr	r3, [r4, #4]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d06c      	beq.n	80134cc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 80133f2:	2800      	cmp	r0, #0
 80133f4:	d068      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133f6:	68a1      	ldr	r1, [r4, #8]
 80133f8:	4630      	mov	r0, r6
 80133fa:	f006 fb7f 	bl	8019afc <ucdr_serialize_string>
 80133fe:	6862      	ldr	r2, [r4, #4]
 8013400:	2a01      	cmp	r2, #1
 8013402:	d953      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013404:	2800      	cmp	r0, #0
 8013406:	d05f      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013408:	68e1      	ldr	r1, [r4, #12]
 801340a:	4630      	mov	r0, r6
 801340c:	f006 fb76 	bl	8019afc <ucdr_serialize_string>
 8013410:	6862      	ldr	r2, [r4, #4]
 8013412:	2a02      	cmp	r2, #2
 8013414:	d94a      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013416:	2800      	cmp	r0, #0
 8013418:	d056      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801341a:	6921      	ldr	r1, [r4, #16]
 801341c:	4630      	mov	r0, r6
 801341e:	f006 fb6d 	bl	8019afc <ucdr_serialize_string>
 8013422:	6862      	ldr	r2, [r4, #4]
 8013424:	2a03      	cmp	r2, #3
 8013426:	d941      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013428:	2800      	cmp	r0, #0
 801342a:	d04d      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801342c:	6961      	ldr	r1, [r4, #20]
 801342e:	4630      	mov	r0, r6
 8013430:	f006 fb64 	bl	8019afc <ucdr_serialize_string>
 8013434:	6862      	ldr	r2, [r4, #4]
 8013436:	2a04      	cmp	r2, #4
 8013438:	d938      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801343a:	2800      	cmp	r0, #0
 801343c:	d044      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801343e:	69a1      	ldr	r1, [r4, #24]
 8013440:	4630      	mov	r0, r6
 8013442:	f006 fb5b 	bl	8019afc <ucdr_serialize_string>
 8013446:	6862      	ldr	r2, [r4, #4]
 8013448:	2a05      	cmp	r2, #5
 801344a:	d92f      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801344c:	2800      	cmp	r0, #0
 801344e:	d03b      	beq.n	80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013450:	69e1      	ldr	r1, [r4, #28]
 8013452:	4630      	mov	r0, r6
 8013454:	f006 fb52 	bl	8019afc <ucdr_serialize_string>
 8013458:	6862      	ldr	r2, [r4, #4]
 801345a:	2a06      	cmp	r2, #6
 801345c:	d926      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801345e:	b398      	cbz	r0, 80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013460:	6a21      	ldr	r1, [r4, #32]
 8013462:	4630      	mov	r0, r6
 8013464:	f006 fb4a 	bl	8019afc <ucdr_serialize_string>
 8013468:	6862      	ldr	r2, [r4, #4]
 801346a:	2a07      	cmp	r2, #7
 801346c:	d91e      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801346e:	b358      	cbz	r0, 80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013470:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8013472:	4630      	mov	r0, r6
 8013474:	f006 fb42 	bl	8019afc <ucdr_serialize_string>
 8013478:	6862      	ldr	r2, [r4, #4]
 801347a:	2a08      	cmp	r2, #8
 801347c:	d916      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801347e:	b318      	cbz	r0, 80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013480:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8013482:	4630      	mov	r0, r6
 8013484:	f006 fb3a 	bl	8019afc <ucdr_serialize_string>
 8013488:	6862      	ldr	r2, [r4, #4]
 801348a:	2a09      	cmp	r2, #9
 801348c:	d90e      	bls.n	80134ac <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801348e:	b1d8      	cbz	r0, 80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013490:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8013494:	2709      	movs	r7, #9
 8013496:	e000      	b.n	801349a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013498:	b1b0      	cbz	r0, 80134c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 801349a:	f858 1f04 	ldr.w	r1, [r8, #4]!
 801349e:	4630      	mov	r0, r6
 80134a0:	f006 fb2c 	bl	8019afc <ucdr_serialize_string>
 80134a4:	6862      	ldr	r2, [r4, #4]
 80134a6:	3701      	adds	r7, #1
 80134a8:	4297      	cmp	r7, r2
 80134aa:	d3f5      	bcc.n	8013498 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 80134ac:	ea05 0300 	and.w	r3, r5, r0
 80134b0:	b2dd      	uxtb	r5, r3
 80134b2:	e789      	b.n	80133c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80134b4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80134b6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80134ba:	4630      	mov	r0, r6
 80134bc:	f7fd fe58 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 80134c0:	4005      	ands	r5, r0
 80134c2:	4628      	mov	r0, r5
 80134c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134c8:	2500      	movs	r5, #0
 80134ca:	e77d      	b.n	80133c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80134cc:	4028      	ands	r0, r5
 80134ce:	b2c5      	uxtb	r5, r0
 80134d0:	e77a      	b.n	80133c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80134d2:	bf00      	nop

080134d4 <uxr_serialize_OBJK_Subscriber_Binary>:
 80134d4:	b570      	push	{r4, r5, r6, lr}
 80134d6:	460d      	mov	r5, r1
 80134d8:	7809      	ldrb	r1, [r1, #0]
 80134da:	4606      	mov	r6, r0
 80134dc:	f7f9 fb8e 	bl	800cbfc <ucdr_serialize_bool>
 80134e0:	782b      	ldrb	r3, [r5, #0]
 80134e2:	4604      	mov	r4, r0
 80134e4:	b94b      	cbnz	r3, 80134fa <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80134e6:	7a29      	ldrb	r1, [r5, #8]
 80134e8:	4630      	mov	r0, r6
 80134ea:	f7f9 fb87 	bl	800cbfc <ucdr_serialize_bool>
 80134ee:	7a2b      	ldrb	r3, [r5, #8]
 80134f0:	4004      	ands	r4, r0
 80134f2:	b2e4      	uxtb	r4, r4
 80134f4:	b943      	cbnz	r3, 8013508 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80134f6:	4620      	mov	r0, r4
 80134f8:	bd70      	pop	{r4, r5, r6, pc}
 80134fa:	6869      	ldr	r1, [r5, #4]
 80134fc:	4630      	mov	r0, r6
 80134fe:	f006 fafd 	bl	8019afc <ucdr_serialize_string>
 8013502:	4004      	ands	r4, r0
 8013504:	b2e4      	uxtb	r4, r4
 8013506:	e7ee      	b.n	80134e6 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8013508:	f105 010c 	add.w	r1, r5, #12
 801350c:	4630      	mov	r0, r6
 801350e:	f7ff ff51 	bl	80133b4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8013512:	4004      	ands	r4, r0
 8013514:	4620      	mov	r0, r4
 8013516:	bd70      	pop	{r4, r5, r6, pc}

08013518 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8013518:	b570      	push	{r4, r5, r6, lr}
 801351a:	460d      	mov	r5, r1
 801351c:	8809      	ldrh	r1, [r1, #0]
 801351e:	4606      	mov	r6, r0
 8013520:	f7f9 fbc6 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013524:	78a9      	ldrb	r1, [r5, #2]
 8013526:	4604      	mov	r4, r0
 8013528:	4630      	mov	r0, r6
 801352a:	f7f9 fb67 	bl	800cbfc <ucdr_serialize_bool>
 801352e:	78ab      	ldrb	r3, [r5, #2]
 8013530:	4004      	ands	r4, r0
 8013532:	b2e4      	uxtb	r4, r4
 8013534:	b9b3      	cbnz	r3, 8013564 <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 8013536:	79a9      	ldrb	r1, [r5, #6]
 8013538:	4630      	mov	r0, r6
 801353a:	f7f9 fb5f 	bl	800cbfc <ucdr_serialize_bool>
 801353e:	79ab      	ldrb	r3, [r5, #6]
 8013540:	4004      	ands	r4, r0
 8013542:	bb33      	cbnz	r3, 8013592 <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 8013544:	7b29      	ldrb	r1, [r5, #12]
 8013546:	4630      	mov	r0, r6
 8013548:	f7f9 fb58 	bl	800cbfc <ucdr_serialize_bool>
 801354c:	7b2b      	ldrb	r3, [r5, #12]
 801354e:	4004      	ands	r4, r0
 8013550:	b9c3      	cbnz	r3, 8013584 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 8013552:	7d29      	ldrb	r1, [r5, #20]
 8013554:	4630      	mov	r0, r6
 8013556:	f7f9 fb51 	bl	800cbfc <ucdr_serialize_bool>
 801355a:	7d2b      	ldrb	r3, [r5, #20]
 801355c:	4004      	ands	r4, r0
 801355e:	b93b      	cbnz	r3, 8013570 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8013560:	4620      	mov	r0, r4
 8013562:	bd70      	pop	{r4, r5, r6, pc}
 8013564:	88a9      	ldrh	r1, [r5, #4]
 8013566:	4630      	mov	r0, r6
 8013568:	f7f9 fba2 	bl	800ccb0 <ucdr_serialize_uint16_t>
 801356c:	4004      	ands	r4, r0
 801356e:	e7e2      	b.n	8013536 <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8013570:	69aa      	ldr	r2, [r5, #24]
 8013572:	f105 011c 	add.w	r1, r5, #28
 8013576:	4630      	mov	r0, r6
 8013578:	f7fd fdfa 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 801357c:	4004      	ands	r4, r0
 801357e:	b2e4      	uxtb	r4, r4
 8013580:	4620      	mov	r0, r4
 8013582:	bd70      	pop	{r4, r5, r6, pc}
 8013584:	6929      	ldr	r1, [r5, #16]
 8013586:	4630      	mov	r0, r6
 8013588:	f7f9 fd82 	bl	800d090 <ucdr_serialize_uint32_t>
 801358c:	4004      	ands	r4, r0
 801358e:	b2e4      	uxtb	r4, r4
 8013590:	e7df      	b.n	8013552 <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 8013592:	68a9      	ldr	r1, [r5, #8]
 8013594:	4630      	mov	r0, r6
 8013596:	f7f9 fd7b 	bl	800d090 <ucdr_serialize_uint32_t>
 801359a:	4004      	ands	r4, r0
 801359c:	b2e4      	uxtb	r4, r4
 801359e:	e7d1      	b.n	8013544 <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

080135a0 <uxr_serialize_OBJK_DataReader_Binary>:
 80135a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135a2:	2202      	movs	r2, #2
 80135a4:	460c      	mov	r4, r1
 80135a6:	4606      	mov	r6, r0
 80135a8:	f7fd fc42 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80135ac:	78a1      	ldrb	r1, [r4, #2]
 80135ae:	4605      	mov	r5, r0
 80135b0:	4630      	mov	r0, r6
 80135b2:	f7f9 fb23 	bl	800cbfc <ucdr_serialize_bool>
 80135b6:	78a3      	ldrb	r3, [r4, #2]
 80135b8:	4005      	ands	r5, r0
 80135ba:	b2ed      	uxtb	r5, r5
 80135bc:	b90b      	cbnz	r3, 80135c2 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 80135be:	4628      	mov	r0, r5
 80135c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135c2:	f104 0108 	add.w	r1, r4, #8
 80135c6:	4630      	mov	r0, r6
 80135c8:	f7ff ffa6 	bl	8013518 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80135cc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80135d0:	4607      	mov	r7, r0
 80135d2:	4630      	mov	r0, r6
 80135d4:	f7f9 fb12 	bl	800cbfc <ucdr_serialize_bool>
 80135d8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80135dc:	4007      	ands	r7, r0
 80135de:	b2ff      	uxtb	r7, r7
 80135e0:	b95b      	cbnz	r3, 80135fa <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80135e2:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80135e6:	4630      	mov	r0, r6
 80135e8:	f7f9 fb08 	bl	800cbfc <ucdr_serialize_bool>
 80135ec:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80135f0:	4007      	ands	r7, r0
 80135f2:	b94b      	cbnz	r3, 8013608 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80135f4:	403d      	ands	r5, r7
 80135f6:	4628      	mov	r0, r5
 80135f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135fa:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80135fe:	4630      	mov	r0, r6
 8013600:	f7f9 ff8a 	bl	800d518 <ucdr_serialize_uint64_t>
 8013604:	4007      	ands	r7, r0
 8013606:	e7ec      	b.n	80135e2 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8013608:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 801360a:	4630      	mov	r0, r6
 801360c:	f006 fa76 	bl	8019afc <ucdr_serialize_string>
 8013610:	4007      	ands	r7, r0
 8013612:	b2ff      	uxtb	r7, r7
 8013614:	e7ee      	b.n	80135f4 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8013616:	bf00      	nop

08013618 <uxr_serialize_OBJK_DataWriter_Binary>:
 8013618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801361a:	2202      	movs	r2, #2
 801361c:	460d      	mov	r5, r1
 801361e:	4606      	mov	r6, r0
 8013620:	f7fd fc06 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013624:	78a9      	ldrb	r1, [r5, #2]
 8013626:	4604      	mov	r4, r0
 8013628:	4630      	mov	r0, r6
 801362a:	f7f9 fae7 	bl	800cbfc <ucdr_serialize_bool>
 801362e:	78ab      	ldrb	r3, [r5, #2]
 8013630:	4004      	ands	r4, r0
 8013632:	b2e4      	uxtb	r4, r4
 8013634:	b90b      	cbnz	r3, 801363a <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8013636:	4620      	mov	r0, r4
 8013638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801363a:	f105 0108 	add.w	r1, r5, #8
 801363e:	4630      	mov	r0, r6
 8013640:	f7ff ff6a 	bl	8013518 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013644:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013648:	4607      	mov	r7, r0
 801364a:	4630      	mov	r0, r6
 801364c:	f7f9 fad6 	bl	800cbfc <ucdr_serialize_bool>
 8013650:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8013654:	4007      	ands	r7, r0
 8013656:	b2ff      	uxtb	r7, r7
 8013658:	b913      	cbnz	r3, 8013660 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801365a:	403c      	ands	r4, r7
 801365c:	4620      	mov	r0, r4
 801365e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013660:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8013664:	4630      	mov	r0, r6
 8013666:	f7f9 ff57 	bl	800d518 <ucdr_serialize_uint64_t>
 801366a:	4007      	ands	r7, r0
 801366c:	e7f5      	b.n	801365a <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 801366e:	bf00      	nop

08013670 <uxr_deserialize_ObjectVariant>:
 8013670:	b570      	push	{r4, r5, r6, lr}
 8013672:	4605      	mov	r5, r0
 8013674:	460e      	mov	r6, r1
 8013676:	f7f9 fb05 	bl	800cc84 <ucdr_deserialize_uint8_t>
 801367a:	b168      	cbz	r0, 8013698 <uxr_deserialize_ObjectVariant+0x28>
 801367c:	7833      	ldrb	r3, [r6, #0]
 801367e:	3b01      	subs	r3, #1
 8013680:	4604      	mov	r4, r0
 8013682:	2b0d      	cmp	r3, #13
 8013684:	d809      	bhi.n	801369a <uxr_deserialize_ObjectVariant+0x2a>
 8013686:	e8df f003 	tbb	[pc, r3]
 801368a:	0a64      	.short	0x0a64
 801368c:	0a0a2323 	.word	0x0a0a2323
 8013690:	10080a0a 	.word	0x10080a0a
 8013694:	5e411010 	.word	0x5e411010
 8013698:	2400      	movs	r4, #0
 801369a:	4620      	mov	r0, r4
 801369c:	bd70      	pop	{r4, r5, r6, pc}
 801369e:	1d31      	adds	r1, r6, #4
 80136a0:	4628      	mov	r0, r5
 80136a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80136a6:	f7ff bd61 	b.w	801316c <uxr_deserialize_DATAWRITER_Representation>
 80136aa:	1d31      	adds	r1, r6, #4
 80136ac:	4628      	mov	r0, r5
 80136ae:	f7f9 fae9 	bl	800cc84 <ucdr_deserialize_uint8_t>
 80136b2:	2800      	cmp	r0, #0
 80136b4:	d0f0      	beq.n	8013698 <uxr_deserialize_ObjectVariant+0x28>
 80136b6:	7933      	ldrb	r3, [r6, #4]
 80136b8:	2b01      	cmp	r3, #1
 80136ba:	d001      	beq.n	80136c0 <uxr_deserialize_ObjectVariant+0x50>
 80136bc:	2b02      	cmp	r3, #2
 80136be:	d1ec      	bne.n	801369a <uxr_deserialize_ObjectVariant+0x2a>
 80136c0:	68b1      	ldr	r1, [r6, #8]
 80136c2:	4628      	mov	r0, r5
 80136c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80136c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80136cc:	f006 ba24 	b.w	8019b18 <ucdr_deserialize_string>
 80136d0:	1d31      	adds	r1, r6, #4
 80136d2:	4628      	mov	r0, r5
 80136d4:	f7f9 fad6 	bl	800cc84 <ucdr_deserialize_uint8_t>
 80136d8:	4604      	mov	r4, r0
 80136da:	b170      	cbz	r0, 80136fa <uxr_deserialize_ObjectVariant+0x8a>
 80136dc:	7933      	ldrb	r3, [r6, #4]
 80136de:	2b02      	cmp	r3, #2
 80136e0:	d053      	beq.n	801378a <uxr_deserialize_ObjectVariant+0x11a>
 80136e2:	2b03      	cmp	r3, #3
 80136e4:	d109      	bne.n	80136fa <uxr_deserialize_ObjectVariant+0x8a>
 80136e6:	f106 0308 	add.w	r3, r6, #8
 80136ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80136ee:	f106 010c 	add.w	r1, r6, #12
 80136f2:	4628      	mov	r0, r5
 80136f4:	f7fd fd4e 	bl	8011194 <ucdr_deserialize_sequence_uint8_t>
 80136f8:	4604      	mov	r4, r0
 80136fa:	2202      	movs	r2, #2
 80136fc:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013700:	4628      	mov	r0, r5
 8013702:	f7fd fbf9 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013706:	4004      	ands	r4, r0
 8013708:	b2e4      	uxtb	r4, r4
 801370a:	e7c6      	b.n	801369a <uxr_deserialize_ObjectVariant+0x2a>
 801370c:	2204      	movs	r2, #4
 801370e:	18b1      	adds	r1, r6, r2
 8013710:	4628      	mov	r0, r5
 8013712:	f7fd fbf1 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013716:	2202      	movs	r2, #2
 8013718:	f106 0108 	add.w	r1, r6, #8
 801371c:	4604      	mov	r4, r0
 801371e:	4628      	mov	r0, r5
 8013720:	f7fd fbea 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013724:	2202      	movs	r2, #2
 8013726:	4004      	ands	r4, r0
 8013728:	f106 010a 	add.w	r1, r6, #10
 801372c:	4628      	mov	r0, r5
 801372e:	f7fd fbe3 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013732:	b2e4      	uxtb	r4, r4
 8013734:	4603      	mov	r3, r0
 8013736:	f106 010c 	add.w	r1, r6, #12
 801373a:	4628      	mov	r0, r5
 801373c:	401c      	ands	r4, r3
 801373e:	f7f9 fa73 	bl	800cc28 <ucdr_deserialize_bool>
 8013742:	4004      	ands	r4, r0
 8013744:	e7a9      	b.n	801369a <uxr_deserialize_ObjectVariant+0x2a>
 8013746:	1d31      	adds	r1, r6, #4
 8013748:	4628      	mov	r0, r5
 801374a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801374e:	f7ff bbc3 	b.w	8012ed8 <uxr_deserialize_CLIENT_Representation>
 8013752:	1d31      	adds	r1, r6, #4
 8013754:	4628      	mov	r0, r5
 8013756:	f7f9 fa95 	bl	800cc84 <ucdr_deserialize_uint8_t>
 801375a:	4604      	mov	r4, r0
 801375c:	b168      	cbz	r0, 801377a <uxr_deserialize_ObjectVariant+0x10a>
 801375e:	7933      	ldrb	r3, [r6, #4]
 8013760:	2b02      	cmp	r3, #2
 8013762:	d003      	beq.n	801376c <uxr_deserialize_ObjectVariant+0xfc>
 8013764:	2b03      	cmp	r3, #3
 8013766:	d018      	beq.n	801379a <uxr_deserialize_ObjectVariant+0x12a>
 8013768:	2b01      	cmp	r3, #1
 801376a:	d106      	bne.n	801377a <uxr_deserialize_ObjectVariant+0x10a>
 801376c:	68b1      	ldr	r1, [r6, #8]
 801376e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013772:	4628      	mov	r0, r5
 8013774:	f006 f9d0 	bl	8019b18 <ucdr_deserialize_string>
 8013778:	4604      	mov	r4, r0
 801377a:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 801377e:	4628      	mov	r0, r5
 8013780:	f7fa f81c 	bl	800d7bc <ucdr_deserialize_int16_t>
 8013784:	4004      	ands	r4, r0
 8013786:	b2e4      	uxtb	r4, r4
 8013788:	e787      	b.n	801369a <uxr_deserialize_ObjectVariant+0x2a>
 801378a:	68b1      	ldr	r1, [r6, #8]
 801378c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013790:	4628      	mov	r0, r5
 8013792:	f006 f9c1 	bl	8019b18 <ucdr_deserialize_string>
 8013796:	4604      	mov	r4, r0
 8013798:	e7af      	b.n	80136fa <uxr_deserialize_ObjectVariant+0x8a>
 801379a:	f106 0308 	add.w	r3, r6, #8
 801379e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80137a2:	f106 010c 	add.w	r1, r6, #12
 80137a6:	4628      	mov	r0, r5
 80137a8:	f7fd fcf4 	bl	8011194 <ucdr_deserialize_sequence_uint8_t>
 80137ac:	4604      	mov	r4, r0
 80137ae:	e7e4      	b.n	801377a <uxr_deserialize_ObjectVariant+0x10a>

080137b0 <uxr_deserialize_BaseObjectRequest>:
 80137b0:	b570      	push	{r4, r5, r6, lr}
 80137b2:	2202      	movs	r2, #2
 80137b4:	4605      	mov	r5, r0
 80137b6:	460e      	mov	r6, r1
 80137b8:	f7fd fb9e 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 80137bc:	2202      	movs	r2, #2
 80137be:	4604      	mov	r4, r0
 80137c0:	18b1      	adds	r1, r6, r2
 80137c2:	4628      	mov	r0, r5
 80137c4:	f7fd fb98 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 80137c8:	4020      	ands	r0, r4
 80137ca:	b2c0      	uxtb	r0, r0
 80137cc:	bd70      	pop	{r4, r5, r6, pc}
 80137ce:	bf00      	nop

080137d0 <uxr_serialize_ActivityInfoVariant>:
 80137d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137d4:	460d      	mov	r5, r1
 80137d6:	7809      	ldrb	r1, [r1, #0]
 80137d8:	4606      	mov	r6, r0
 80137da:	f7f9 fa3d 	bl	800cc58 <ucdr_serialize_uint8_t>
 80137de:	b130      	cbz	r0, 80137ee <uxr_serialize_ActivityInfoVariant+0x1e>
 80137e0:	782b      	ldrb	r3, [r5, #0]
 80137e2:	2b06      	cmp	r3, #6
 80137e4:	d014      	beq.n	8013810 <uxr_serialize_ActivityInfoVariant+0x40>
 80137e6:	2b0d      	cmp	r3, #13
 80137e8:	d019      	beq.n	801381e <uxr_serialize_ActivityInfoVariant+0x4e>
 80137ea:	2b05      	cmp	r3, #5
 80137ec:	d001      	beq.n	80137f2 <uxr_serialize_ActivityInfoVariant+0x22>
 80137ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137f2:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137f6:	4630      	mov	r0, r6
 80137f8:	f7f9 ff56 	bl	800d6a8 <ucdr_serialize_int16_t>
 80137fc:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8013800:	4604      	mov	r4, r0
 8013802:	4630      	mov	r0, r6
 8013804:	f7f9 fe88 	bl	800d518 <ucdr_serialize_uint64_t>
 8013808:	4020      	ands	r0, r4
 801380a:	b2c0      	uxtb	r0, r0
 801380c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013810:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013814:	4630      	mov	r0, r6
 8013816:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801381a:	f7f9 bf45 	b.w	800d6a8 <ucdr_serialize_int16_t>
 801381e:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8013822:	4630      	mov	r0, r6
 8013824:	f7f9 ff40 	bl	800d6a8 <ucdr_serialize_int16_t>
 8013828:	68e9      	ldr	r1, [r5, #12]
 801382a:	4681      	mov	r9, r0
 801382c:	4630      	mov	r0, r6
 801382e:	f7f9 fc2f 	bl	800d090 <ucdr_serialize_uint32_t>
 8013832:	68eb      	ldr	r3, [r5, #12]
 8013834:	2b00      	cmp	r3, #0
 8013836:	d051      	beq.n	80138dc <uxr_serialize_ActivityInfoVariant+0x10c>
 8013838:	b1e8      	cbz	r0, 8013876 <uxr_serialize_ActivityInfoVariant+0xa6>
 801383a:	f105 0714 	add.w	r7, r5, #20
 801383e:	f04f 0800 	mov.w	r8, #0
 8013842:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 8013846:	4630      	mov	r0, r6
 8013848:	f7f9 fa06 	bl	800cc58 <ucdr_serialize_uint8_t>
 801384c:	b198      	cbz	r0, 8013876 <uxr_serialize_ActivityInfoVariant+0xa6>
 801384e:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 8013852:	2b03      	cmp	r3, #3
 8013854:	d839      	bhi.n	80138ca <uxr_serialize_ActivityInfoVariant+0xfa>
 8013856:	e8df f003 	tbb	[pc, r3]
 801385a:	1e2b      	.short	0x1e2b
 801385c:	0211      	.short	0x0211
 801385e:	6839      	ldr	r1, [r7, #0]
 8013860:	4630      	mov	r0, r6
 8013862:	f006 f94b 	bl	8019afc <ucdr_serialize_string>
 8013866:	68eb      	ldr	r3, [r5, #12]
 8013868:	f108 0801 	add.w	r8, r8, #1
 801386c:	4598      	cmp	r8, r3
 801386e:	d231      	bcs.n	80138d4 <uxr_serialize_ActivityInfoVariant+0x104>
 8013870:	3718      	adds	r7, #24
 8013872:	2800      	cmp	r0, #0
 8013874:	d1e5      	bne.n	8013842 <uxr_serialize_ActivityInfoVariant+0x72>
 8013876:	2000      	movs	r0, #0
 8013878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801387c:	2210      	movs	r2, #16
 801387e:	4639      	mov	r1, r7
 8013880:	4630      	mov	r0, r6
 8013882:	f7fd fad5 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013886:	6939      	ldr	r1, [r7, #16]
 8013888:	4604      	mov	r4, r0
 801388a:	4630      	mov	r0, r6
 801388c:	f7f9 fc00 	bl	800d090 <ucdr_serialize_uint32_t>
 8013890:	4020      	ands	r0, r4
 8013892:	b2c0      	uxtb	r0, r0
 8013894:	e7e7      	b.n	8013866 <uxr_serialize_ActivityInfoVariant+0x96>
 8013896:	2204      	movs	r2, #4
 8013898:	4639      	mov	r1, r7
 801389a:	4630      	mov	r0, r6
 801389c:	f7fd fac8 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80138a0:	88b9      	ldrh	r1, [r7, #4]
 80138a2:	4604      	mov	r4, r0
 80138a4:	4630      	mov	r0, r6
 80138a6:	f7f9 fa03 	bl	800ccb0 <ucdr_serialize_uint16_t>
 80138aa:	4020      	ands	r0, r4
 80138ac:	b2c0      	uxtb	r0, r0
 80138ae:	e7da      	b.n	8013866 <uxr_serialize_ActivityInfoVariant+0x96>
 80138b0:	2202      	movs	r2, #2
 80138b2:	4639      	mov	r1, r7
 80138b4:	4630      	mov	r0, r6
 80138b6:	f7fd fabb 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80138ba:	78b9      	ldrb	r1, [r7, #2]
 80138bc:	4604      	mov	r4, r0
 80138be:	4630      	mov	r0, r6
 80138c0:	f7f9 f9ca 	bl	800cc58 <ucdr_serialize_uint8_t>
 80138c4:	4020      	ands	r0, r4
 80138c6:	b2c0      	uxtb	r0, r0
 80138c8:	e7cd      	b.n	8013866 <uxr_serialize_ActivityInfoVariant+0x96>
 80138ca:	68eb      	ldr	r3, [r5, #12]
 80138cc:	f108 0801 	add.w	r8, r8, #1
 80138d0:	4598      	cmp	r8, r3
 80138d2:	d308      	bcc.n	80138e6 <uxr_serialize_ActivityInfoVariant+0x116>
 80138d4:	ea09 0000 	and.w	r0, r9, r0
 80138d8:	b2c0      	uxtb	r0, r0
 80138da:	e788      	b.n	80137ee <uxr_serialize_ActivityInfoVariant+0x1e>
 80138dc:	ea09 0900 	and.w	r9, r9, r0
 80138e0:	fa5f f089 	uxtb.w	r0, r9
 80138e4:	e783      	b.n	80137ee <uxr_serialize_ActivityInfoVariant+0x1e>
 80138e6:	3718      	adds	r7, #24
 80138e8:	e7ab      	b.n	8013842 <uxr_serialize_ActivityInfoVariant+0x72>
 80138ea:	bf00      	nop

080138ec <uxr_deserialize_BaseObjectReply>:
 80138ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138f0:	2202      	movs	r2, #2
 80138f2:	4606      	mov	r6, r0
 80138f4:	460f      	mov	r7, r1
 80138f6:	f7fd faff 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 80138fa:	2202      	movs	r2, #2
 80138fc:	18b9      	adds	r1, r7, r2
 80138fe:	4605      	mov	r5, r0
 8013900:	4630      	mov	r0, r6
 8013902:	f7fd faf9 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013906:	1d39      	adds	r1, r7, #4
 8013908:	4680      	mov	r8, r0
 801390a:	4630      	mov	r0, r6
 801390c:	f7f9 f9ba 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013910:	1d79      	adds	r1, r7, #5
 8013912:	4604      	mov	r4, r0
 8013914:	4630      	mov	r0, r6
 8013916:	f7f9 f9b5 	bl	800cc84 <ucdr_deserialize_uint8_t>
 801391a:	ea05 0508 	and.w	r5, r5, r8
 801391e:	402c      	ands	r4, r5
 8013920:	4020      	ands	r0, r4
 8013922:	b2c0      	uxtb	r0, r0
 8013924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013928 <uxr_serialize_ReadSpecification>:
 8013928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801392c:	460d      	mov	r5, r1
 801392e:	7809      	ldrb	r1, [r1, #0]
 8013930:	4606      	mov	r6, r0
 8013932:	f7f9 f991 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013936:	7869      	ldrb	r1, [r5, #1]
 8013938:	4604      	mov	r4, r0
 801393a:	4630      	mov	r0, r6
 801393c:	f7f9 f98c 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013940:	78a9      	ldrb	r1, [r5, #2]
 8013942:	4004      	ands	r4, r0
 8013944:	4630      	mov	r0, r6
 8013946:	f7f9 f959 	bl	800cbfc <ucdr_serialize_bool>
 801394a:	78ab      	ldrb	r3, [r5, #2]
 801394c:	b2e4      	uxtb	r4, r4
 801394e:	4004      	ands	r4, r0
 8013950:	b94b      	cbnz	r3, 8013966 <uxr_serialize_ReadSpecification+0x3e>
 8013952:	7a29      	ldrb	r1, [r5, #8]
 8013954:	4630      	mov	r0, r6
 8013956:	f7f9 f951 	bl	800cbfc <ucdr_serialize_bool>
 801395a:	7a2b      	ldrb	r3, [r5, #8]
 801395c:	4004      	ands	r4, r0
 801395e:	b943      	cbnz	r3, 8013972 <uxr_serialize_ReadSpecification+0x4a>
 8013960:	4620      	mov	r0, r4
 8013962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013966:	6869      	ldr	r1, [r5, #4]
 8013968:	4630      	mov	r0, r6
 801396a:	f006 f8c7 	bl	8019afc <ucdr_serialize_string>
 801396e:	4004      	ands	r4, r0
 8013970:	e7ef      	b.n	8013952 <uxr_serialize_ReadSpecification+0x2a>
 8013972:	8969      	ldrh	r1, [r5, #10]
 8013974:	4630      	mov	r0, r6
 8013976:	f7f9 f99b 	bl	800ccb0 <ucdr_serialize_uint16_t>
 801397a:	89a9      	ldrh	r1, [r5, #12]
 801397c:	4607      	mov	r7, r0
 801397e:	4630      	mov	r0, r6
 8013980:	f7f9 f996 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013984:	89e9      	ldrh	r1, [r5, #14]
 8013986:	4007      	ands	r7, r0
 8013988:	4630      	mov	r0, r6
 801398a:	f7f9 f991 	bl	800ccb0 <ucdr_serialize_uint16_t>
 801398e:	8a29      	ldrh	r1, [r5, #16]
 8013990:	4680      	mov	r8, r0
 8013992:	4630      	mov	r0, r6
 8013994:	f7f9 f98c 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013998:	b2ff      	uxtb	r7, r7
 801399a:	ea04 0507 	and.w	r5, r4, r7
 801399e:	ea05 0508 	and.w	r5, r5, r8
 80139a2:	ea00 0405 	and.w	r4, r0, r5
 80139a6:	4620      	mov	r0, r4
 80139a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080139ac <uxr_serialize_CREATE_CLIENT_Payload>:
 80139ac:	f7ff ba3a 	b.w	8012e24 <uxr_serialize_CLIENT_Representation>

080139b0 <uxr_serialize_CREATE_Payload>:
 80139b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139b2:	2202      	movs	r2, #2
 80139b4:	4606      	mov	r6, r0
 80139b6:	460d      	mov	r5, r1
 80139b8:	f7fd fa3a 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80139bc:	2202      	movs	r2, #2
 80139be:	18a9      	adds	r1, r5, r2
 80139c0:	4604      	mov	r4, r0
 80139c2:	4630      	mov	r0, r6
 80139c4:	f7fd fa34 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 80139c8:	7929      	ldrb	r1, [r5, #4]
 80139ca:	4607      	mov	r7, r0
 80139cc:	4630      	mov	r0, r6
 80139ce:	f7f9 f943 	bl	800cc58 <ucdr_serialize_uint8_t>
 80139d2:	b170      	cbz	r0, 80139f2 <uxr_serialize_CREATE_Payload+0x42>
 80139d4:	792b      	ldrb	r3, [r5, #4]
 80139d6:	403c      	ands	r4, r7
 80139d8:	3b01      	subs	r3, #1
 80139da:	b2e4      	uxtb	r4, r4
 80139dc:	2b0d      	cmp	r3, #13
 80139de:	d809      	bhi.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 80139e0:	e8df f003 	tbb	[pc, r3]
 80139e4:	23230a3e 	.word	0x23230a3e
 80139e8:	0a0a0a0a 	.word	0x0a0a0a0a
 80139ec:	12121208 	.word	0x12121208
 80139f0:	5f58      	.short	0x5f58
 80139f2:	2400      	movs	r4, #0
 80139f4:	4620      	mov	r0, r4
 80139f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139f8:	f105 0108 	add.w	r1, r5, #8
 80139fc:	4630      	mov	r0, r6
 80139fe:	f7ff fb19 	bl	8013034 <uxr_serialize_DATAWRITER_Representation>
 8013a02:	4004      	ands	r4, r0
 8013a04:	4620      	mov	r0, r4
 8013a06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a08:	7a29      	ldrb	r1, [r5, #8]
 8013a0a:	4630      	mov	r0, r6
 8013a0c:	f7f9 f924 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013a10:	2800      	cmp	r0, #0
 8013a12:	d0ee      	beq.n	80139f2 <uxr_serialize_CREATE_Payload+0x42>
 8013a14:	7a2b      	ldrb	r3, [r5, #8]
 8013a16:	2b01      	cmp	r3, #1
 8013a18:	d001      	beq.n	8013a1e <uxr_serialize_CREATE_Payload+0x6e>
 8013a1a:	2b02      	cmp	r3, #2
 8013a1c:	d1ea      	bne.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013a1e:	68e9      	ldr	r1, [r5, #12]
 8013a20:	4630      	mov	r0, r6
 8013a22:	f006 f86b 	bl	8019afc <ucdr_serialize_string>
 8013a26:	4004      	ands	r4, r0
 8013a28:	e7e4      	b.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013a2a:	7a29      	ldrb	r1, [r5, #8]
 8013a2c:	4630      	mov	r0, r6
 8013a2e:	f7f9 f913 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013a32:	4607      	mov	r7, r0
 8013a34:	b158      	cbz	r0, 8013a4e <uxr_serialize_CREATE_Payload+0x9e>
 8013a36:	7a2b      	ldrb	r3, [r5, #8]
 8013a38:	2b02      	cmp	r3, #2
 8013a3a:	d039      	beq.n	8013ab0 <uxr_serialize_CREATE_Payload+0x100>
 8013a3c:	2b03      	cmp	r3, #3
 8013a3e:	d106      	bne.n	8013a4e <uxr_serialize_CREATE_Payload+0x9e>
 8013a40:	68ea      	ldr	r2, [r5, #12]
 8013a42:	f105 0110 	add.w	r1, r5, #16
 8013a46:	4630      	mov	r0, r6
 8013a48:	f7fd fb92 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 8013a4c:	4607      	mov	r7, r0
 8013a4e:	2202      	movs	r2, #2
 8013a50:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8013a54:	4630      	mov	r0, r6
 8013a56:	f7fd f9eb 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013a5a:	4038      	ands	r0, r7
 8013a5c:	4004      	ands	r4, r0
 8013a5e:	e7c9      	b.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013a60:	7a29      	ldrb	r1, [r5, #8]
 8013a62:	4630      	mov	r0, r6
 8013a64:	f7f9 f8f8 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013a68:	4607      	mov	r7, r0
 8013a6a:	b158      	cbz	r0, 8013a84 <uxr_serialize_CREATE_Payload+0xd4>
 8013a6c:	7a2b      	ldrb	r3, [r5, #8]
 8013a6e:	2b02      	cmp	r3, #2
 8013a70:	d003      	beq.n	8013a7a <uxr_serialize_CREATE_Payload+0xca>
 8013a72:	2b03      	cmp	r3, #3
 8013a74:	d022      	beq.n	8013abc <uxr_serialize_CREATE_Payload+0x10c>
 8013a76:	2b01      	cmp	r3, #1
 8013a78:	d104      	bne.n	8013a84 <uxr_serialize_CREATE_Payload+0xd4>
 8013a7a:	68e9      	ldr	r1, [r5, #12]
 8013a7c:	4630      	mov	r0, r6
 8013a7e:	f006 f83d 	bl	8019afc <ucdr_serialize_string>
 8013a82:	4607      	mov	r7, r0
 8013a84:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013a88:	4630      	mov	r0, r6
 8013a8a:	f7f9 fe0d 	bl	800d6a8 <ucdr_serialize_int16_t>
 8013a8e:	4038      	ands	r0, r7
 8013a90:	4004      	ands	r4, r0
 8013a92:	e7af      	b.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013a94:	f105 0108 	add.w	r1, r5, #8
 8013a98:	4630      	mov	r0, r6
 8013a9a:	f7ff fa81 	bl	8012fa0 <uxr_serialize_AGENT_Representation>
 8013a9e:	4004      	ands	r4, r0
 8013aa0:	e7a8      	b.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013aa2:	f105 0108 	add.w	r1, r5, #8
 8013aa6:	4630      	mov	r0, r6
 8013aa8:	f7ff f9bc 	bl	8012e24 <uxr_serialize_CLIENT_Representation>
 8013aac:	4004      	ands	r4, r0
 8013aae:	e7a1      	b.n	80139f4 <uxr_serialize_CREATE_Payload+0x44>
 8013ab0:	68e9      	ldr	r1, [r5, #12]
 8013ab2:	4630      	mov	r0, r6
 8013ab4:	f006 f822 	bl	8019afc <ucdr_serialize_string>
 8013ab8:	4607      	mov	r7, r0
 8013aba:	e7c8      	b.n	8013a4e <uxr_serialize_CREATE_Payload+0x9e>
 8013abc:	68ea      	ldr	r2, [r5, #12]
 8013abe:	f105 0110 	add.w	r1, r5, #16
 8013ac2:	4630      	mov	r0, r6
 8013ac4:	f7fd fb54 	bl	8011170 <ucdr_serialize_sequence_uint8_t>
 8013ac8:	4607      	mov	r7, r0
 8013aca:	e7db      	b.n	8013a84 <uxr_serialize_CREATE_Payload+0xd4>

08013acc <uxr_deserialize_GET_INFO_Payload>:
 8013acc:	b570      	push	{r4, r5, r6, lr}
 8013ace:	2202      	movs	r2, #2
 8013ad0:	4605      	mov	r5, r0
 8013ad2:	460e      	mov	r6, r1
 8013ad4:	f7fd fa10 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013ad8:	2202      	movs	r2, #2
 8013ada:	18b1      	adds	r1, r6, r2
 8013adc:	4604      	mov	r4, r0
 8013ade:	4628      	mov	r0, r5
 8013ae0:	f7fd fa0a 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013ae4:	1d31      	adds	r1, r6, #4
 8013ae6:	4004      	ands	r4, r0
 8013ae8:	4628      	mov	r0, r5
 8013aea:	f7f9 fbfb 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8013aee:	b2e4      	uxtb	r4, r4
 8013af0:	4020      	ands	r0, r4
 8013af2:	bd70      	pop	{r4, r5, r6, pc}

08013af4 <uxr_serialize_DELETE_Payload>:
 8013af4:	b570      	push	{r4, r5, r6, lr}
 8013af6:	2202      	movs	r2, #2
 8013af8:	4605      	mov	r5, r0
 8013afa:	460e      	mov	r6, r1
 8013afc:	f7fd f998 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013b00:	2202      	movs	r2, #2
 8013b02:	4604      	mov	r4, r0
 8013b04:	18b1      	adds	r1, r6, r2
 8013b06:	4628      	mov	r0, r5
 8013b08:	f7fd f992 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013b0c:	4020      	ands	r0, r4
 8013b0e:	b2c0      	uxtb	r0, r0
 8013b10:	bd70      	pop	{r4, r5, r6, pc}
 8013b12:	bf00      	nop

08013b14 <uxr_deserialize_STATUS_AGENT_Payload>:
 8013b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b18:	4605      	mov	r5, r0
 8013b1a:	460e      	mov	r6, r1
 8013b1c:	f7f9 f8b2 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013b20:	1c71      	adds	r1, r6, #1
 8013b22:	4604      	mov	r4, r0
 8013b24:	4628      	mov	r0, r5
 8013b26:	f7f9 f8ad 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013b2a:	2204      	movs	r2, #4
 8013b2c:	18b1      	adds	r1, r6, r2
 8013b2e:	4681      	mov	r9, r0
 8013b30:	4628      	mov	r0, r5
 8013b32:	f7fd f9e1 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013b36:	f106 0108 	add.w	r1, r6, #8
 8013b3a:	4680      	mov	r8, r0
 8013b3c:	2202      	movs	r2, #2
 8013b3e:	4628      	mov	r0, r5
 8013b40:	f7fd f9da 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013b44:	2202      	movs	r2, #2
 8013b46:	f106 010a 	add.w	r1, r6, #10
 8013b4a:	4607      	mov	r7, r0
 8013b4c:	4628      	mov	r0, r5
 8013b4e:	f7fd f9d3 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013b52:	ea04 0409 	and.w	r4, r4, r9
 8013b56:	4603      	mov	r3, r0
 8013b58:	f106 010c 	add.w	r1, r6, #12
 8013b5c:	4628      	mov	r0, r5
 8013b5e:	b2e4      	uxtb	r4, r4
 8013b60:	461d      	mov	r5, r3
 8013b62:	ea04 0408 	and.w	r4, r4, r8
 8013b66:	f7f9 f85f 	bl	800cc28 <ucdr_deserialize_bool>
 8013b6a:	4027      	ands	r7, r4
 8013b6c:	403d      	ands	r5, r7
 8013b6e:	4028      	ands	r0, r5
 8013b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013b74 <uxr_deserialize_STATUS_Payload>:
 8013b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b78:	2202      	movs	r2, #2
 8013b7a:	4606      	mov	r6, r0
 8013b7c:	460f      	mov	r7, r1
 8013b7e:	f7fd f9bb 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013b82:	2202      	movs	r2, #2
 8013b84:	18b9      	adds	r1, r7, r2
 8013b86:	4605      	mov	r5, r0
 8013b88:	4630      	mov	r0, r6
 8013b8a:	f7fd f9b5 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013b8e:	1d39      	adds	r1, r7, #4
 8013b90:	4680      	mov	r8, r0
 8013b92:	4630      	mov	r0, r6
 8013b94:	f7f9 f876 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013b98:	1d79      	adds	r1, r7, #5
 8013b9a:	4604      	mov	r4, r0
 8013b9c:	4630      	mov	r0, r6
 8013b9e:	f7f9 f871 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013ba2:	ea05 0508 	and.w	r5, r5, r8
 8013ba6:	402c      	ands	r4, r5
 8013ba8:	4020      	ands	r0, r4
 8013baa:	b2c0      	uxtb	r0, r0
 8013bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013bb0 <uxr_serialize_INFO_Payload>:
 8013bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bb4:	2202      	movs	r2, #2
 8013bb6:	460c      	mov	r4, r1
 8013bb8:	4605      	mov	r5, r0
 8013bba:	f7fd f939 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013bbe:	2202      	movs	r2, #2
 8013bc0:	18a1      	adds	r1, r4, r2
 8013bc2:	4680      	mov	r8, r0
 8013bc4:	4628      	mov	r0, r5
 8013bc6:	f7fd f933 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013bca:	7921      	ldrb	r1, [r4, #4]
 8013bcc:	4607      	mov	r7, r0
 8013bce:	4628      	mov	r0, r5
 8013bd0:	f7f9 f842 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013bd4:	7961      	ldrb	r1, [r4, #5]
 8013bd6:	4606      	mov	r6, r0
 8013bd8:	4628      	mov	r0, r5
 8013bda:	f7f9 f83d 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013bde:	ea08 0807 	and.w	r8, r8, r7
 8013be2:	ea06 0608 	and.w	r6, r6, r8
 8013be6:	ea00 0706 	and.w	r7, r0, r6
 8013bea:	7a21      	ldrb	r1, [r4, #8]
 8013bec:	4628      	mov	r0, r5
 8013bee:	f7f9 f805 	bl	800cbfc <ucdr_serialize_bool>
 8013bf2:	7a23      	ldrb	r3, [r4, #8]
 8013bf4:	b2ff      	uxtb	r7, r7
 8013bf6:	4606      	mov	r6, r0
 8013bf8:	b96b      	cbnz	r3, 8013c16 <uxr_serialize_INFO_Payload+0x66>
 8013bfa:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013bfe:	4628      	mov	r0, r5
 8013c00:	f7f8 fffc 	bl	800cbfc <ucdr_serialize_bool>
 8013c04:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013c08:	4030      	ands	r0, r6
 8013c0a:	b2c6      	uxtb	r6, r0
 8013c0c:	b983      	cbnz	r3, 8013c30 <uxr_serialize_INFO_Payload+0x80>
 8013c0e:	ea06 0007 	and.w	r0, r6, r7
 8013c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c16:	7b21      	ldrb	r1, [r4, #12]
 8013c18:	4628      	mov	r0, r5
 8013c1a:	f7f9 f81d 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013c1e:	b188      	cbz	r0, 8013c44 <uxr_serialize_INFO_Payload+0x94>
 8013c20:	f104 010c 	add.w	r1, r4, #12
 8013c24:	4628      	mov	r0, r5
 8013c26:	f7ff fa2d 	bl	8013084 <uxr_serialize_ObjectVariant.part.0>
 8013c2a:	4030      	ands	r0, r6
 8013c2c:	b2c6      	uxtb	r6, r0
 8013c2e:	e7e4      	b.n	8013bfa <uxr_serialize_INFO_Payload+0x4a>
 8013c30:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013c34:	4628      	mov	r0, r5
 8013c36:	f7ff fdcb 	bl	80137d0 <uxr_serialize_ActivityInfoVariant>
 8013c3a:	4006      	ands	r6, r0
 8013c3c:	ea06 0007 	and.w	r0, r6, r7
 8013c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c44:	4606      	mov	r6, r0
 8013c46:	e7d8      	b.n	8013bfa <uxr_serialize_INFO_Payload+0x4a>

08013c48 <uxr_serialize_READ_DATA_Payload>:
 8013c48:	b570      	push	{r4, r5, r6, lr}
 8013c4a:	2202      	movs	r2, #2
 8013c4c:	4605      	mov	r5, r0
 8013c4e:	460e      	mov	r6, r1
 8013c50:	f7fd f8ee 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013c54:	2202      	movs	r2, #2
 8013c56:	18b1      	adds	r1, r6, r2
 8013c58:	4604      	mov	r4, r0
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	f7fd f8e8 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013c60:	1d31      	adds	r1, r6, #4
 8013c62:	4004      	ands	r4, r0
 8013c64:	4628      	mov	r0, r5
 8013c66:	f7ff fe5f 	bl	8013928 <uxr_serialize_ReadSpecification>
 8013c6a:	b2e4      	uxtb	r4, r4
 8013c6c:	4020      	ands	r0, r4
 8013c6e:	bd70      	pop	{r4, r5, r6, pc}

08013c70 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013c70:	b570      	push	{r4, r5, r6, lr}
 8013c72:	2202      	movs	r2, #2
 8013c74:	4605      	mov	r5, r0
 8013c76:	460e      	mov	r6, r1
 8013c78:	f7fd f8da 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013c7c:	2202      	movs	r2, #2
 8013c7e:	4604      	mov	r4, r0
 8013c80:	18b1      	adds	r1, r6, r2
 8013c82:	4628      	mov	r0, r5
 8013c84:	f7fd f8d4 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013c88:	4020      	ands	r0, r4
 8013c8a:	b2c0      	uxtb	r0, r0
 8013c8c:	bd70      	pop	{r4, r5, r6, pc}
 8013c8e:	bf00      	nop

08013c90 <uxr_serialize_ACKNACK_Payload>:
 8013c90:	b570      	push	{r4, r5, r6, lr}
 8013c92:	460c      	mov	r4, r1
 8013c94:	460e      	mov	r6, r1
 8013c96:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013c9a:	4605      	mov	r5, r0
 8013c9c:	f7f9 f808 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013ca0:	2202      	movs	r2, #2
 8013ca2:	4621      	mov	r1, r4
 8013ca4:	4604      	mov	r4, r0
 8013ca6:	4628      	mov	r0, r5
 8013ca8:	f7fd f8c2 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013cac:	7931      	ldrb	r1, [r6, #4]
 8013cae:	4004      	ands	r4, r0
 8013cb0:	4628      	mov	r0, r5
 8013cb2:	f7f8 ffd1 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013cb6:	b2e4      	uxtb	r4, r4
 8013cb8:	4020      	ands	r0, r4
 8013cba:	bd70      	pop	{r4, r5, r6, pc}

08013cbc <uxr_deserialize_ACKNACK_Payload>:
 8013cbc:	b570      	push	{r4, r5, r6, lr}
 8013cbe:	4605      	mov	r5, r0
 8013cc0:	460e      	mov	r6, r1
 8013cc2:	f7f9 f8f9 	bl	800ceb8 <ucdr_deserialize_uint16_t>
 8013cc6:	2202      	movs	r2, #2
 8013cc8:	18b1      	adds	r1, r6, r2
 8013cca:	4604      	mov	r4, r0
 8013ccc:	4628      	mov	r0, r5
 8013cce:	f7fd f913 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013cd2:	1d31      	adds	r1, r6, #4
 8013cd4:	4004      	ands	r4, r0
 8013cd6:	4628      	mov	r0, r5
 8013cd8:	f7f8 ffd4 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013cdc:	b2e4      	uxtb	r4, r4
 8013cde:	4020      	ands	r0, r4
 8013ce0:	bd70      	pop	{r4, r5, r6, pc}
 8013ce2:	bf00      	nop

08013ce4 <uxr_serialize_HEARTBEAT_Payload>:
 8013ce4:	b570      	push	{r4, r5, r6, lr}
 8013ce6:	460d      	mov	r5, r1
 8013ce8:	8809      	ldrh	r1, [r1, #0]
 8013cea:	4606      	mov	r6, r0
 8013cec:	f7f8 ffe0 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013cf0:	8869      	ldrh	r1, [r5, #2]
 8013cf2:	4604      	mov	r4, r0
 8013cf4:	4630      	mov	r0, r6
 8013cf6:	f7f8 ffdb 	bl	800ccb0 <ucdr_serialize_uint16_t>
 8013cfa:	7929      	ldrb	r1, [r5, #4]
 8013cfc:	4004      	ands	r4, r0
 8013cfe:	4630      	mov	r0, r6
 8013d00:	f7f8 ffaa 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013d04:	b2e4      	uxtb	r4, r4
 8013d06:	4020      	ands	r0, r4
 8013d08:	bd70      	pop	{r4, r5, r6, pc}
 8013d0a:	bf00      	nop

08013d0c <uxr_deserialize_HEARTBEAT_Payload>:
 8013d0c:	b570      	push	{r4, r5, r6, lr}
 8013d0e:	4605      	mov	r5, r0
 8013d10:	460e      	mov	r6, r1
 8013d12:	f7f9 f8d1 	bl	800ceb8 <ucdr_deserialize_uint16_t>
 8013d16:	1cb1      	adds	r1, r6, #2
 8013d18:	4604      	mov	r4, r0
 8013d1a:	4628      	mov	r0, r5
 8013d1c:	f7f9 f8cc 	bl	800ceb8 <ucdr_deserialize_uint16_t>
 8013d20:	1d31      	adds	r1, r6, #4
 8013d22:	4004      	ands	r4, r0
 8013d24:	4628      	mov	r0, r5
 8013d26:	f7f8 ffad 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013d2a:	b2e4      	uxtb	r4, r4
 8013d2c:	4020      	ands	r0, r4
 8013d2e:	bd70      	pop	{r4, r5, r6, pc}

08013d30 <uxr_serialize_TIMESTAMP_Payload>:
 8013d30:	b570      	push	{r4, r5, r6, lr}
 8013d32:	460d      	mov	r5, r1
 8013d34:	6809      	ldr	r1, [r1, #0]
 8013d36:	4606      	mov	r6, r0
 8013d38:	f7f9 fdbc 	bl	800d8b4 <ucdr_serialize_int32_t>
 8013d3c:	6869      	ldr	r1, [r5, #4]
 8013d3e:	4604      	mov	r4, r0
 8013d40:	4630      	mov	r0, r6
 8013d42:	f7f9 f9a5 	bl	800d090 <ucdr_serialize_uint32_t>
 8013d46:	4020      	ands	r0, r4
 8013d48:	b2c0      	uxtb	r0, r0
 8013d4a:	bd70      	pop	{r4, r5, r6, pc}

08013d4c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d50:	4605      	mov	r5, r0
 8013d52:	460e      	mov	r6, r1
 8013d54:	f7f9 fe48 	bl	800d9e8 <ucdr_deserialize_int32_t>
 8013d58:	1d31      	adds	r1, r6, #4
 8013d5a:	4607      	mov	r7, r0
 8013d5c:	4628      	mov	r0, r5
 8013d5e:	f7f9 fac1 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8013d62:	f106 0108 	add.w	r1, r6, #8
 8013d66:	4680      	mov	r8, r0
 8013d68:	4628      	mov	r0, r5
 8013d6a:	f7f9 fe3d 	bl	800d9e8 <ucdr_deserialize_int32_t>
 8013d6e:	f106 010c 	add.w	r1, r6, #12
 8013d72:	4604      	mov	r4, r0
 8013d74:	4628      	mov	r0, r5
 8013d76:	f7f9 fab5 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8013d7a:	ea07 0708 	and.w	r7, r7, r8
 8013d7e:	403c      	ands	r4, r7
 8013d80:	f106 0110 	add.w	r1, r6, #16
 8013d84:	4004      	ands	r4, r0
 8013d86:	4628      	mov	r0, r5
 8013d88:	f7f9 fe2e 	bl	800d9e8 <ucdr_deserialize_int32_t>
 8013d8c:	f106 0114 	add.w	r1, r6, #20
 8013d90:	4607      	mov	r7, r0
 8013d92:	4628      	mov	r0, r5
 8013d94:	f7f9 faa6 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8013d98:	b2e4      	uxtb	r4, r4
 8013d9a:	403c      	ands	r4, r7
 8013d9c:	4020      	ands	r0, r4
 8013d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013da2:	bf00      	nop

08013da4 <uxr_serialize_SampleIdentity>:
 8013da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013da8:	220c      	movs	r2, #12
 8013daa:	4604      	mov	r4, r0
 8013dac:	460d      	mov	r5, r1
 8013dae:	f7fd f83f 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013db2:	2203      	movs	r2, #3
 8013db4:	f105 010c 	add.w	r1, r5, #12
 8013db8:	4680      	mov	r8, r0
 8013dba:	4620      	mov	r0, r4
 8013dbc:	f7fd f838 	bl	8010e30 <ucdr_serialize_array_uint8_t>
 8013dc0:	7be9      	ldrb	r1, [r5, #15]
 8013dc2:	4681      	mov	r9, r0
 8013dc4:	4620      	mov	r0, r4
 8013dc6:	f7f8 ff47 	bl	800cc58 <ucdr_serialize_uint8_t>
 8013dca:	6929      	ldr	r1, [r5, #16]
 8013dcc:	4607      	mov	r7, r0
 8013dce:	4620      	mov	r0, r4
 8013dd0:	f7f9 fd70 	bl	800d8b4 <ucdr_serialize_int32_t>
 8013dd4:	6969      	ldr	r1, [r5, #20]
 8013dd6:	4606      	mov	r6, r0
 8013dd8:	4620      	mov	r0, r4
 8013dda:	f7f9 f959 	bl	800d090 <ucdr_serialize_uint32_t>
 8013dde:	ea08 0809 	and.w	r8, r8, r9
 8013de2:	ea07 0708 	and.w	r7, r7, r8
 8013de6:	403e      	ands	r6, r7
 8013de8:	4030      	ands	r0, r6
 8013dea:	b2c0      	uxtb	r0, r0
 8013dec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013df0 <uxr_deserialize_SampleIdentity>:
 8013df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013df4:	220c      	movs	r2, #12
 8013df6:	4604      	mov	r4, r0
 8013df8:	460d      	mov	r5, r1
 8013dfa:	f7fd f87d 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013dfe:	2203      	movs	r2, #3
 8013e00:	f105 010c 	add.w	r1, r5, #12
 8013e04:	4680      	mov	r8, r0
 8013e06:	4620      	mov	r0, r4
 8013e08:	f7fd f876 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 8013e0c:	f105 010f 	add.w	r1, r5, #15
 8013e10:	4681      	mov	r9, r0
 8013e12:	4620      	mov	r0, r4
 8013e14:	f7f8 ff36 	bl	800cc84 <ucdr_deserialize_uint8_t>
 8013e18:	f105 0110 	add.w	r1, r5, #16
 8013e1c:	4607      	mov	r7, r0
 8013e1e:	4620      	mov	r0, r4
 8013e20:	f7f9 fde2 	bl	800d9e8 <ucdr_deserialize_int32_t>
 8013e24:	f105 0114 	add.w	r1, r5, #20
 8013e28:	4606      	mov	r6, r0
 8013e2a:	4620      	mov	r0, r4
 8013e2c:	f7f9 fa5a 	bl	800d2e4 <ucdr_deserialize_uint32_t>
 8013e30:	ea08 0809 	and.w	r8, r8, r9
 8013e34:	ea07 0708 	and.w	r7, r7, r8
 8013e38:	403e      	ands	r6, r7
 8013e3a:	4030      	ands	r0, r6
 8013e3c:	b2c0      	uxtb	r0, r0
 8013e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e42:	bf00      	nop

08013e44 <nav_msgs__msg__Odometry__get_type_hash>:
 8013e44:	4800      	ldr	r0, [pc, #0]	@ (8013e48 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8013e46:	4770      	bx	lr
 8013e48:	20000c70 	.word	0x20000c70

08013e4c <nav_msgs__msg__Odometry__get_type_description>:
 8013e4c:	b570      	push	{r4, r5, r6, lr}
 8013e4e:	4e2c      	ldr	r6, [pc, #176]	@ (8013f00 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8013e50:	7835      	ldrb	r5, [r6, #0]
 8013e52:	b10d      	cbz	r5, 8013e58 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8013e54:	482b      	ldr	r0, [pc, #172]	@ (8013f04 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013e56:	bd70      	pop	{r4, r5, r6, pc}
 8013e58:	4628      	mov	r0, r5
 8013e5a:	f005 f94b 	bl	80190f4 <builtin_interfaces__msg__Time__get_type_description>
 8013e5e:	300c      	adds	r0, #12
 8013e60:	c807      	ldmia	r0, {r0, r1, r2}
 8013e62:	4c29      	ldr	r4, [pc, #164]	@ (8013f08 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013e64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013e68:	4628      	mov	r0, r5
 8013e6a:	f005 f979 	bl	8019160 <geometry_msgs__msg__Point__get_type_description>
 8013e6e:	300c      	adds	r0, #12
 8013e70:	c807      	ldmia	r0, {r0, r1, r2}
 8013e72:	f104 0318 	add.w	r3, r4, #24
 8013e76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e7a:	4628      	mov	r0, r5
 8013e7c:	f005 f9a0 	bl	80191c0 <geometry_msgs__msg__Pose__get_type_description>
 8013e80:	300c      	adds	r0, #12
 8013e82:	c807      	ldmia	r0, {r0, r1, r2}
 8013e84:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013e88:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e8c:	4628      	mov	r0, r5
 8013e8e:	f005 f9f7 	bl	8019280 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013e92:	300c      	adds	r0, #12
 8013e94:	c807      	ldmia	r0, {r0, r1, r2}
 8013e96:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8013e9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e9e:	4628      	mov	r0, r5
 8013ea0:	f005 fa78 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 8013ea4:	300c      	adds	r0, #12
 8013ea6:	c807      	ldmia	r0, {r0, r1, r2}
 8013ea8:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8013eac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013eb0:	4628      	mov	r0, r5
 8013eb2:	f7fc fcab 	bl	801080c <geometry_msgs__msg__Twist__get_type_description>
 8013eb6:	300c      	adds	r0, #12
 8013eb8:	c807      	ldmia	r0, {r0, r1, r2}
 8013eba:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8013ebe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013ec2:	4628      	mov	r0, r5
 8013ec4:	f005 fbca 	bl	801965c <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8013ec8:	300c      	adds	r0, #12
 8013eca:	c807      	ldmia	r0, {r0, r1, r2}
 8013ecc:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8013ed0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013ed4:	4628      	mov	r0, r5
 8013ed6:	f7fc fd0d 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 8013eda:	300c      	adds	r0, #12
 8013edc:	c807      	ldmia	r0, {r0, r1, r2}
 8013ede:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8013ee2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013ee6:	4628      	mov	r0, r5
 8013ee8:	f004 ffc0 	bl	8018e6c <std_msgs__msg__Header__get_type_description>
 8013eec:	300c      	adds	r0, #12
 8013eee:	c807      	ldmia	r0, {r0, r1, r2}
 8013ef0:	34c0      	adds	r4, #192	@ 0xc0
 8013ef2:	2301      	movs	r3, #1
 8013ef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013ef8:	7033      	strb	r3, [r6, #0]
 8013efa:	4802      	ldr	r0, [pc, #8]	@ (8013f04 <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013efc:	bd70      	pop	{r4, r5, r6, pc}
 8013efe:	bf00      	nop
 8013f00:	200111d5 	.word	0x200111d5
 8013f04:	08020374 	.word	0x08020374
 8013f08:	20000f2c 	.word	0x20000f2c

08013f0c <nav_msgs__msg__Odometry__get_type_description_sources>:
 8013f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f0e:	4d4c      	ldr	r5, [pc, #304]	@ (8014040 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8013f10:	782e      	ldrb	r6, [r5, #0]
 8013f12:	b10e      	cbz	r6, 8013f18 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8013f14:	484b      	ldr	r0, [pc, #300]	@ (8014044 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f18:	4f4b      	ldr	r7, [pc, #300]	@ (8014048 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8013f1a:	4c4c      	ldr	r4, [pc, #304]	@ (801404c <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8013f1c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013f1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013f20:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013f24:	683b      	ldr	r3, [r7, #0]
 8013f26:	4627      	mov	r7, r4
 8013f28:	4630      	mov	r0, r6
 8013f2a:	f847 3b04 	str.w	r3, [r7], #4
 8013f2e:	f005 f8ed 	bl	801910c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8013f32:	4684      	mov	ip, r0
 8013f34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f38:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f3a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f3e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f40:	4630      	mov	r0, r6
 8013f42:	f8dc 3000 	ldr.w	r3, [ip]
 8013f46:	603b      	str	r3, [r7, #0]
 8013f48:	f005 f916 	bl	8019178 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8013f4c:	4684      	mov	ip, r0
 8013f4e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f52:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8013f56:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f5c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f5e:	4630      	mov	r0, r6
 8013f60:	f8dc 3000 	ldr.w	r3, [ip]
 8013f64:	603b      	str	r3, [r7, #0]
 8013f66:	f005 f94b 	bl	8019200 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8013f6a:	4684      	mov	ip, r0
 8013f6c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f70:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013f74:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f76:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f7a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f7c:	4630      	mov	r0, r6
 8013f7e:	f8dc 3000 	ldr.w	r3, [ip]
 8013f82:	603b      	str	r3, [r7, #0]
 8013f84:	f005 f9a6 	bl	80192d4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013f88:	4684      	mov	ip, r0
 8013f8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f8e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013f92:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f94:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f98:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f9a:	4630      	mov	r0, r6
 8013f9c:	f8dc 3000 	ldr.w	r3, [ip]
 8013fa0:	603b      	str	r3, [r7, #0]
 8013fa2:	f005 fa03 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8013fa6:	4684      	mov	ip, r0
 8013fa8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fac:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8013fb0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fb2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fb6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fb8:	4630      	mov	r0, r6
 8013fba:	f8dc 3000 	ldr.w	r3, [ip]
 8013fbe:	603b      	str	r3, [r7, #0]
 8013fc0:	f7fc fc3c 	bl	801083c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8013fc4:	4684      	mov	ip, r0
 8013fc6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fca:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8013fce:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fd0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fd4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fd6:	4630      	mov	r0, r6
 8013fd8:	f8dc 3000 	ldr.w	r3, [ip]
 8013fdc:	603b      	str	r3, [r7, #0]
 8013fde:	f005 fb5d 	bl	801969c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8013fe2:	4684      	mov	ip, r0
 8013fe4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fe8:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8013fec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ff2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ff4:	4630      	mov	r0, r6
 8013ff6:	f8dc 3000 	ldr.w	r3, [ip]
 8013ffa:	603b      	str	r3, [r7, #0]
 8013ffc:	f7fc fc86 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8014000:	4684      	mov	ip, r0
 8014002:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014006:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 801400a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801400c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014010:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014012:	4630      	mov	r0, r6
 8014014:	f8dc 3000 	ldr.w	r3, [ip]
 8014018:	603b      	str	r3, [r7, #0]
 801401a:	f004 ff3f 	bl	8018e9c <std_msgs__msg__Header__get_individual_type_description_source>
 801401e:	2301      	movs	r3, #1
 8014020:	4684      	mov	ip, r0
 8014022:	702b      	strb	r3, [r5, #0]
 8014024:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014028:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 801402c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801402e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014034:	f8dc 3000 	ldr.w	r3, [ip]
 8014038:	4802      	ldr	r0, [pc, #8]	@ (8014044 <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 801403a:	6023      	str	r3, [r4, #0]
 801403c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801403e:	bf00      	nop
 8014040:	200111d4 	.word	0x200111d4
 8014044:	08020344 	.word	0x08020344
 8014048:	08020350 	.word	0x08020350
 801404c:	2001106c 	.word	0x2001106c

08014050 <nav_msgs__msg__Odometry__init>:
 8014050:	b3d8      	cbz	r0, 80140ca <nav_msgs__msg__Odometry__init+0x7a>
 8014052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014054:	4604      	mov	r4, r0
 8014056:	f004 ff4d 	bl	8018ef4 <std_msgs__msg__Header__init>
 801405a:	b190      	cbz	r0, 8014082 <nav_msgs__msg__Odometry__init+0x32>
 801405c:	f104 0514 	add.w	r5, r4, #20
 8014060:	4628      	mov	r0, r5
 8014062:	f004 fe9d 	bl	8018da0 <rosidl_runtime_c__String__init>
 8014066:	b358      	cbz	r0, 80140c0 <nav_msgs__msg__Odometry__init+0x70>
 8014068:	f104 0620 	add.w	r6, r4, #32
 801406c:	4630      	mov	r0, r6
 801406e:	f005 f97b 	bl	8019368 <geometry_msgs__msg__PoseWithCovariance__init>
 8014072:	b1b8      	cbz	r0, 80140a4 <nav_msgs__msg__Odometry__init+0x54>
 8014074:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8014078:	4638      	mov	r0, r7
 801407a:	f005 fb4b 	bl	8019714 <geometry_msgs__msg__TwistWithCovariance__init>
 801407e:	b330      	cbz	r0, 80140ce <nav_msgs__msg__Odometry__init+0x7e>
 8014080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014082:	4620      	mov	r0, r4
 8014084:	f004 ff56 	bl	8018f34 <std_msgs__msg__Header__fini>
 8014088:	f104 0014 	add.w	r0, r4, #20
 801408c:	f004 fea2 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8014090:	f104 0020 	add.w	r0, r4, #32
 8014094:	f005 f976 	bl	8019384 <geometry_msgs__msg__PoseWithCovariance__fini>
 8014098:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801409c:	f005 fb48 	bl	8019730 <geometry_msgs__msg__TwistWithCovariance__fini>
 80140a0:	2000      	movs	r0, #0
 80140a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80140a4:	4620      	mov	r0, r4
 80140a6:	f004 ff45 	bl	8018f34 <std_msgs__msg__Header__fini>
 80140aa:	4628      	mov	r0, r5
 80140ac:	f004 fe92 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 80140b0:	4630      	mov	r0, r6
 80140b2:	f005 f967 	bl	8019384 <geometry_msgs__msg__PoseWithCovariance__fini>
 80140b6:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80140ba:	f005 fb39 	bl	8019730 <geometry_msgs__msg__TwistWithCovariance__fini>
 80140be:	e7ef      	b.n	80140a0 <nav_msgs__msg__Odometry__init+0x50>
 80140c0:	4620      	mov	r0, r4
 80140c2:	f004 ff37 	bl	8018f34 <std_msgs__msg__Header__fini>
 80140c6:	4628      	mov	r0, r5
 80140c8:	e7e0      	b.n	801408c <nav_msgs__msg__Odometry__init+0x3c>
 80140ca:	2000      	movs	r0, #0
 80140cc:	4770      	bx	lr
 80140ce:	4620      	mov	r0, r4
 80140d0:	f004 ff30 	bl	8018f34 <std_msgs__msg__Header__fini>
 80140d4:	4628      	mov	r0, r5
 80140d6:	f004 fe7d 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 80140da:	4630      	mov	r0, r6
 80140dc:	f005 f952 	bl	8019384 <geometry_msgs__msg__PoseWithCovariance__fini>
 80140e0:	4638      	mov	r0, r7
 80140e2:	f005 fb25 	bl	8019730 <geometry_msgs__msg__TwistWithCovariance__fini>
 80140e6:	e7db      	b.n	80140a0 <nav_msgs__msg__Odometry__init+0x50>

080140e8 <nav_msgs__msg__Odometry__fini>:
 80140e8:	b188      	cbz	r0, 801410e <nav_msgs__msg__Odometry__fini+0x26>
 80140ea:	b510      	push	{r4, lr}
 80140ec:	4604      	mov	r4, r0
 80140ee:	f004 ff21 	bl	8018f34 <std_msgs__msg__Header__fini>
 80140f2:	f104 0014 	add.w	r0, r4, #20
 80140f6:	f004 fe6d 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 80140fa:	f104 0020 	add.w	r0, r4, #32
 80140fe:	f005 f941 	bl	8019384 <geometry_msgs__msg__PoseWithCovariance__fini>
 8014102:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8014106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801410a:	f005 bb11 	b.w	8019730 <geometry_msgs__msg__TwistWithCovariance__fini>
 801410e:	4770      	bx	lr

08014110 <rcl_client_get_rmw_handle>:
 8014110:	b118      	cbz	r0, 801411a <rcl_client_get_rmw_handle+0xa>
 8014112:	6800      	ldr	r0, [r0, #0]
 8014114:	b108      	cbz	r0, 801411a <rcl_client_get_rmw_handle+0xa>
 8014116:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801411a:	4770      	bx	lr

0801411c <rcl_send_request>:
 801411c:	2800      	cmp	r0, #0
 801411e:	d048      	beq.n	80141b2 <rcl_send_request+0x96>
 8014120:	b570      	push	{r4, r5, r6, lr}
 8014122:	4604      	mov	r4, r0
 8014124:	6800      	ldr	r0, [r0, #0]
 8014126:	b08a      	sub	sp, #40	@ 0x28
 8014128:	b1c0      	cbz	r0, 801415c <rcl_send_request+0x40>
 801412a:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 801412e:	b1ab      	cbz	r3, 801415c <rcl_send_request+0x40>
 8014130:	460e      	mov	r6, r1
 8014132:	b1b9      	cbz	r1, 8014164 <rcl_send_request+0x48>
 8014134:	4615      	mov	r5, r2
 8014136:	b1aa      	cbz	r2, 8014164 <rcl_send_request+0x48>
 8014138:	2105      	movs	r1, #5
 801413a:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 801413e:	f002 ff87 	bl	8017050 <__atomic_load_8>
 8014142:	6823      	ldr	r3, [r4, #0]
 8014144:	e9c5 0100 	strd	r0, r1, [r5]
 8014148:	462a      	mov	r2, r5
 801414a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801414e:	4631      	mov	r1, r6
 8014150:	f004 f940 	bl	80183d4 <rmw_send_request>
 8014154:	b148      	cbz	r0, 801416a <rcl_send_request+0x4e>
 8014156:	2001      	movs	r0, #1
 8014158:	b00a      	add	sp, #40	@ 0x28
 801415a:	bd70      	pop	{r4, r5, r6, pc}
 801415c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014160:	b00a      	add	sp, #40	@ 0x28
 8014162:	bd70      	pop	{r4, r5, r6, pc}
 8014164:	200b      	movs	r0, #11
 8014166:	b00a      	add	sp, #40	@ 0x28
 8014168:	bd70      	pop	{r4, r5, r6, pc}
 801416a:	6820      	ldr	r0, [r4, #0]
 801416c:	2305      	movs	r3, #5
 801416e:	9300      	str	r3, [sp, #0]
 8014170:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014174:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8014178:	f002 ffd6 	bl	8017128 <__atomic_exchange_8>
 801417c:	6823      	ldr	r3, [r4, #0]
 801417e:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8014182:	b1a2      	cbz	r2, 80141ae <rcl_send_request+0x92>
 8014184:	a905      	add	r1, sp, #20
 8014186:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801418a:	f003 fd1f 	bl	8017bcc <rmw_get_gid_for_client>
 801418e:	4601      	mov	r1, r0
 8014190:	b990      	cbnz	r0, 80141b8 <rcl_send_request+0x9c>
 8014192:	6822      	ldr	r2, [r4, #0]
 8014194:	ab06      	add	r3, sp, #24
 8014196:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 801419a:	9302      	str	r3, [sp, #8]
 801419c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80141a0:	4632      	mov	r2, r6
 80141a2:	e9cd 4500 	strd	r4, r5, [sp]
 80141a6:	f000 fe13 	bl	8014dd0 <rcl_send_service_event_message>
 80141aa:	2800      	cmp	r0, #0
 80141ac:	d1d4      	bne.n	8014158 <rcl_send_request+0x3c>
 80141ae:	2000      	movs	r0, #0
 80141b0:	e7d2      	b.n	8014158 <rcl_send_request+0x3c>
 80141b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80141b6:	4770      	bx	lr
 80141b8:	f000 f878 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 80141bc:	e7cc      	b.n	8014158 <rcl_send_request+0x3c>
 80141be:	bf00      	nop

080141c0 <rcl_take_response>:
 80141c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141c2:	468e      	mov	lr, r1
 80141c4:	460c      	mov	r4, r1
 80141c6:	4617      	mov	r7, r2
 80141c8:	4605      	mov	r5, r0
 80141ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80141ce:	b095      	sub	sp, #84	@ 0x54
 80141d0:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 80141d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80141d8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80141dc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80141e0:	2d00      	cmp	r5, #0
 80141e2:	d044      	beq.n	801426e <rcl_take_response+0xae>
 80141e4:	682b      	ldr	r3, [r5, #0]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d041      	beq.n	801426e <rcl_take_response+0xae>
 80141ea:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80141ee:	2800      	cmp	r0, #0
 80141f0:	d03d      	beq.n	801426e <rcl_take_response+0xae>
 80141f2:	2f00      	cmp	r7, #0
 80141f4:	d03e      	beq.n	8014274 <rcl_take_response+0xb4>
 80141f6:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8014290 <rcl_take_response+0xd0>
 80141fa:	2300      	movs	r3, #0
 80141fc:	f88d 3013 	strb.w	r3, [sp, #19]
 8014200:	463a      	mov	r2, r7
 8014202:	f10d 0313 	add.w	r3, sp, #19
 8014206:	a90a      	add	r1, sp, #40	@ 0x28
 8014208:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801420c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014210:	f004 f9e0 	bl	80185d4 <rmw_take_response>
 8014214:	4606      	mov	r6, r0
 8014216:	bb78      	cbnz	r0, 8014278 <rcl_take_response+0xb8>
 8014218:	f89d 3013 	ldrb.w	r3, [sp, #19]
 801421c:	b373      	cbz	r3, 801427c <rcl_take_response+0xbc>
 801421e:	682b      	ldr	r3, [r5, #0]
 8014220:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8014224:	b1aa      	cbz	r2, 8014252 <rcl_take_response+0x92>
 8014226:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 801422a:	a905      	add	r1, sp, #20
 801422c:	f003 fcce 	bl	8017bcc <rmw_get_gid_for_client>
 8014230:	bb38      	cbnz	r0, 8014282 <rcl_take_response+0xc2>
 8014232:	682b      	ldr	r3, [r5, #0]
 8014234:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8014238:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 801423c:	ab06      	add	r3, sp, #24
 801423e:	ed8d 7b00 	vstr	d7, [sp]
 8014242:	463a      	mov	r2, r7
 8014244:	9302      	str	r3, [sp, #8]
 8014246:	2103      	movs	r1, #3
 8014248:	f000 fdc2 	bl	8014dd0 <rcl_send_service_event_message>
 801424c:	2800      	cmp	r0, #0
 801424e:	bf18      	it	ne
 8014250:	4606      	movne	r6, r0
 8014252:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 8014256:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801425a:	46a4      	mov	ip, r4
 801425c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014260:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014264:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014268:	4630      	mov	r0, r6
 801426a:	b015      	add	sp, #84	@ 0x54
 801426c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801426e:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8014272:	e7ee      	b.n	8014252 <rcl_take_response+0x92>
 8014274:	260b      	movs	r6, #11
 8014276:	e7ec      	b.n	8014252 <rcl_take_response+0x92>
 8014278:	2601      	movs	r6, #1
 801427a:	e7ea      	b.n	8014252 <rcl_take_response+0x92>
 801427c:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8014280:	e7e7      	b.n	8014252 <rcl_take_response+0x92>
 8014282:	f000 f813 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 8014286:	4606      	mov	r6, r0
 8014288:	e7e3      	b.n	8014252 <rcl_take_response+0x92>
 801428a:	bf00      	nop
 801428c:	f3af 8000 	nop.w
	...

08014298 <rcl_client_is_valid>:
 8014298:	b130      	cbz	r0, 80142a8 <rcl_client_is_valid+0x10>
 801429a:	6800      	ldr	r0, [r0, #0]
 801429c:	b120      	cbz	r0, 80142a8 <rcl_client_is_valid+0x10>
 801429e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80142a2:	3800      	subs	r0, #0
 80142a4:	bf18      	it	ne
 80142a6:	2001      	movne	r0, #1
 80142a8:	4770      	bx	lr
 80142aa:	bf00      	nop

080142ac <rcl_convert_rmw_ret_to_rcl_ret>:
 80142ac:	280b      	cmp	r0, #11
 80142ae:	dc0d      	bgt.n	80142cc <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 80142b0:	2800      	cmp	r0, #0
 80142b2:	db09      	blt.n	80142c8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80142b4:	280b      	cmp	r0, #11
 80142b6:	d807      	bhi.n	80142c8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80142b8:	e8df f000 	tbb	[pc, r0]
 80142bc:	07060607 	.word	0x07060607
 80142c0:	06060606 	.word	0x06060606
 80142c4:	07070606 	.word	0x07070606
 80142c8:	2001      	movs	r0, #1
 80142ca:	4770      	bx	lr
 80142cc:	28cb      	cmp	r0, #203	@ 0xcb
 80142ce:	bf14      	ite	ne
 80142d0:	2001      	movne	r0, #1
 80142d2:	20cb      	moveq	r0, #203	@ 0xcb
 80142d4:	4770      	bx	lr
 80142d6:	bf00      	nop

080142d8 <rcl_get_zero_initialized_context>:
 80142d8:	2200      	movs	r2, #0
 80142da:	e9c0 2200 	strd	r2, r2, [r0]
 80142de:	4770      	bx	lr

080142e0 <rcl_context_is_valid>:
 80142e0:	b118      	cbz	r0, 80142ea <rcl_context_is_valid+0xa>
 80142e2:	6840      	ldr	r0, [r0, #4]
 80142e4:	3800      	subs	r0, #0
 80142e6:	bf18      	it	ne
 80142e8:	2001      	movne	r0, #1
 80142ea:	4770      	bx	lr

080142ec <__cleanup_context>:
 80142ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142f0:	4606      	mov	r6, r0
 80142f2:	6800      	ldr	r0, [r0, #0]
 80142f4:	2300      	movs	r3, #0
 80142f6:	6073      	str	r3, [r6, #4]
 80142f8:	2800      	cmp	r0, #0
 80142fa:	d042      	beq.n	8014382 <__cleanup_context+0x96>
 80142fc:	6943      	ldr	r3, [r0, #20]
 80142fe:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8014302:	6907      	ldr	r7, [r0, #16]
 8014304:	b39b      	cbz	r3, 801436e <__cleanup_context+0x82>
 8014306:	3014      	adds	r0, #20
 8014308:	f000 f9b2 	bl	8014670 <rcl_init_options_fini>
 801430c:	4680      	mov	r8, r0
 801430e:	2800      	cmp	r0, #0
 8014310:	d144      	bne.n	801439c <__cleanup_context+0xb0>
 8014312:	6830      	ldr	r0, [r6, #0]
 8014314:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014316:	b123      	cbz	r3, 8014322 <__cleanup_context+0x36>
 8014318:	3028      	adds	r0, #40	@ 0x28
 801431a:	f003 fe9f 	bl	801805c <rmw_context_fini>
 801431e:	bbb8      	cbnz	r0, 8014390 <__cleanup_context+0xa4>
 8014320:	6830      	ldr	r0, [r6, #0]
 8014322:	6a03      	ldr	r3, [r0, #32]
 8014324:	b1db      	cbz	r3, 801435e <__cleanup_context+0x72>
 8014326:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801432a:	2a01      	cmp	r2, #1
 801432c:	f17c 0100 	sbcs.w	r1, ip, #0
 8014330:	db11      	blt.n	8014356 <__cleanup_context+0x6a>
 8014332:	2400      	movs	r4, #0
 8014334:	4625      	mov	r5, r4
 8014336:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801433a:	4639      	mov	r1, r7
 801433c:	b1c8      	cbz	r0, 8014372 <__cleanup_context+0x86>
 801433e:	47c8      	blx	r9
 8014340:	6833      	ldr	r3, [r6, #0]
 8014342:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8014346:	3401      	adds	r4, #1
 8014348:	f145 0500 	adc.w	r5, r5, #0
 801434c:	4294      	cmp	r4, r2
 801434e:	eb75 010c 	sbcs.w	r1, r5, ip
 8014352:	6a1b      	ldr	r3, [r3, #32]
 8014354:	dbef      	blt.n	8014336 <__cleanup_context+0x4a>
 8014356:	4618      	mov	r0, r3
 8014358:	4639      	mov	r1, r7
 801435a:	47c8      	blx	r9
 801435c:	6830      	ldr	r0, [r6, #0]
 801435e:	4639      	mov	r1, r7
 8014360:	47c8      	blx	r9
 8014362:	2300      	movs	r3, #0
 8014364:	e9c6 3300 	strd	r3, r3, [r6]
 8014368:	4640      	mov	r0, r8
 801436a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801436e:	4698      	mov	r8, r3
 8014370:	e7d0      	b.n	8014314 <__cleanup_context+0x28>
 8014372:	3401      	adds	r4, #1
 8014374:	f145 0500 	adc.w	r5, r5, #0
 8014378:	4294      	cmp	r4, r2
 801437a:	eb75 010c 	sbcs.w	r1, r5, ip
 801437e:	dbda      	blt.n	8014336 <__cleanup_context+0x4a>
 8014380:	e7e9      	b.n	8014356 <__cleanup_context+0x6a>
 8014382:	4680      	mov	r8, r0
 8014384:	2300      	movs	r3, #0
 8014386:	e9c6 3300 	strd	r3, r3, [r6]
 801438a:	4640      	mov	r0, r8
 801438c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014390:	f1b8 0f00 	cmp.w	r8, #0
 8014394:	d005      	beq.n	80143a2 <__cleanup_context+0xb6>
 8014396:	f7fb f913 	bl	800f5c0 <rcutils_reset_error>
 801439a:	e7c1      	b.n	8014320 <__cleanup_context+0x34>
 801439c:	f7fb f910 	bl	800f5c0 <rcutils_reset_error>
 80143a0:	e7b7      	b.n	8014312 <__cleanup_context+0x26>
 80143a2:	f7ff ff83 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 80143a6:	4680      	mov	r8, r0
 80143a8:	e7f5      	b.n	8014396 <__cleanup_context+0xaa>
 80143aa:	bf00      	nop

080143ac <rcl_init>:
 80143ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143b0:	1e04      	subs	r4, r0, #0
 80143b2:	b0a5      	sub	sp, #148	@ 0x94
 80143b4:	460d      	mov	r5, r1
 80143b6:	4617      	mov	r7, r2
 80143b8:	461e      	mov	r6, r3
 80143ba:	dd13      	ble.n	80143e4 <rcl_init+0x38>
 80143bc:	b161      	cbz	r1, 80143d8 <rcl_init+0x2c>
 80143be:	f1a1 0e04 	sub.w	lr, r1, #4
 80143c2:	f04f 0c00 	mov.w	ip, #0
 80143c6:	e001      	b.n	80143cc <rcl_init+0x20>
 80143c8:	4564      	cmp	r4, ip
 80143ca:	d00d      	beq.n	80143e8 <rcl_init+0x3c>
 80143cc:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 80143d0:	f10c 0c01 	add.w	ip, ip, #1
 80143d4:	2800      	cmp	r0, #0
 80143d6:	d1f7      	bne.n	80143c8 <rcl_init+0x1c>
 80143d8:	f04f 080b 	mov.w	r8, #11
 80143dc:	4640      	mov	r0, r8
 80143de:	b025      	add	sp, #148	@ 0x94
 80143e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e4:	2900      	cmp	r1, #0
 80143e6:	d1f7      	bne.n	80143d8 <rcl_init+0x2c>
 80143e8:	2f00      	cmp	r7, #0
 80143ea:	d0f5      	beq.n	80143d8 <rcl_init+0x2c>
 80143ec:	683b      	ldr	r3, [r7, #0]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d0f2      	beq.n	80143d8 <rcl_init+0x2c>
 80143f2:	469c      	mov	ip, r3
 80143f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80143f8:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80143fc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014400:	f8dc 3000 	ldr.w	r3, [ip]
 8014404:	f8ce 3000 	str.w	r3, [lr]
 8014408:	a81f      	add	r0, sp, #124	@ 0x7c
 801440a:	f7fb f8ad 	bl	800f568 <rcutils_allocator_is_valid>
 801440e:	2800      	cmp	r0, #0
 8014410:	d0e2      	beq.n	80143d8 <rcl_init+0x2c>
 8014412:	2e00      	cmp	r6, #0
 8014414:	d0e0      	beq.n	80143d8 <rcl_init+0x2c>
 8014416:	6833      	ldr	r3, [r6, #0]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d173      	bne.n	8014504 <rcl_init+0x158>
 801441c:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8014420:	2198      	movs	r1, #152	@ 0x98
 8014422:	2001      	movs	r0, #1
 8014424:	4798      	blx	r3
 8014426:	4680      	mov	r8, r0
 8014428:	6030      	str	r0, [r6, #0]
 801442a:	2800      	cmp	r0, #0
 801442c:	f000 80ac 	beq.w	8014588 <rcl_init+0x1dc>
 8014430:	a802      	add	r0, sp, #8
 8014432:	f003 f965 	bl	8017700 <rmw_get_zero_initialized_context>
 8014436:	a902      	add	r1, sp, #8
 8014438:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 801443c:	2270      	movs	r2, #112	@ 0x70
 801443e:	f008 fd50 	bl	801cee2 <memcpy>
 8014442:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 8014446:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801444a:	f8d6 8000 	ldr.w	r8, [r6]
 801444e:	46c4      	mov	ip, r8
 8014450:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014454:	f8de 3000 	ldr.w	r3, [lr]
 8014458:	f8cc 3000 	str.w	r3, [ip]
 801445c:	f108 0114 	add.w	r1, r8, #20
 8014460:	4638      	mov	r0, r7
 8014462:	f000 f92f 	bl	80146c4 <rcl_init_options_copy>
 8014466:	4680      	mov	r8, r0
 8014468:	2800      	cmp	r0, #0
 801446a:	d147      	bne.n	80144fc <rcl_init+0x150>
 801446c:	f8d6 9000 	ldr.w	r9, [r6]
 8014470:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 8014474:	f8c9 0020 	str.w	r0, [r9, #32]
 8014478:	f8c9 4018 	str.w	r4, [r9, #24]
 801447c:	f8c9 a01c 	str.w	sl, [r9, #28]
 8014480:	2c00      	cmp	r4, #0
 8014482:	d047      	beq.n	8014514 <rcl_init+0x168>
 8014484:	2d00      	cmp	r5, #0
 8014486:	d045      	beq.n	8014514 <rcl_init+0x168>
 8014488:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 801448c:	2104      	movs	r1, #4
 801448e:	4620      	mov	r0, r4
 8014490:	4798      	blx	r3
 8014492:	f8c9 0020 	str.w	r0, [r9, #32]
 8014496:	f8d6 9000 	ldr.w	r9, [r6]
 801449a:	f8d9 b020 	ldr.w	fp, [r9, #32]
 801449e:	f1bb 0f00 	cmp.w	fp, #0
 80144a2:	d029      	beq.n	80144f8 <rcl_init+0x14c>
 80144a4:	2c01      	cmp	r4, #1
 80144a6:	f17a 0300 	sbcs.w	r3, sl, #0
 80144aa:	db33      	blt.n	8014514 <rcl_init+0x168>
 80144ac:	f04f 0800 	mov.w	r8, #0
 80144b0:	3d04      	subs	r5, #4
 80144b2:	46c1      	mov	r9, r8
 80144b4:	e00d      	b.n	80144d2 <rcl_init+0x126>
 80144b6:	6829      	ldr	r1, [r5, #0]
 80144b8:	f008 fd13 	bl	801cee2 <memcpy>
 80144bc:	f118 0801 	adds.w	r8, r8, #1
 80144c0:	f149 0900 	adc.w	r9, r9, #0
 80144c4:	45ca      	cmp	sl, r9
 80144c6:	bf08      	it	eq
 80144c8:	4544      	cmpeq	r4, r8
 80144ca:	d021      	beq.n	8014510 <rcl_init+0x164>
 80144cc:	6833      	ldr	r3, [r6, #0]
 80144ce:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80144d2:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80144d6:	f7eb fee3 	bl	80002a0 <strlen>
 80144da:	1c42      	adds	r2, r0, #1
 80144dc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80144de:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80144e0:	9201      	str	r2, [sp, #4]
 80144e2:	4610      	mov	r0, r2
 80144e4:	4798      	blx	r3
 80144e6:	6833      	ldr	r3, [r6, #0]
 80144e8:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80144ec:	6a1b      	ldr	r3, [r3, #32]
 80144ee:	9a01      	ldr	r2, [sp, #4]
 80144f0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80144f4:	2800      	cmp	r0, #0
 80144f6:	d1de      	bne.n	80144b6 <rcl_init+0x10a>
 80144f8:	f04f 080a 	mov.w	r8, #10
 80144fc:	4630      	mov	r0, r6
 80144fe:	f7ff fef5 	bl	80142ec <__cleanup_context>
 8014502:	e76b      	b.n	80143dc <rcl_init+0x30>
 8014504:	f04f 0864 	mov.w	r8, #100	@ 0x64
 8014508:	4640      	mov	r0, r8
 801450a:	b025      	add	sp, #148	@ 0x94
 801450c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014510:	f8d6 9000 	ldr.w	r9, [r6]
 8014514:	4a26      	ldr	r2, [pc, #152]	@ (80145b0 <rcl_init+0x204>)
 8014516:	6813      	ldr	r3, [r2, #0]
 8014518:	3301      	adds	r3, #1
 801451a:	d030      	beq.n	801457e <rcl_init+0x1d2>
 801451c:	461d      	mov	r5, r3
 801451e:	2000      	movs	r0, #0
 8014520:	4619      	mov	r1, r3
 8014522:	f8d9 4014 	ldr.w	r4, [r9, #20]
 8014526:	6073      	str	r3, [r6, #4]
 8014528:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801452a:	6011      	str	r1, [r2, #0]
 801452c:	3301      	adds	r3, #1
 801452e:	e9c4 5006 	strd	r5, r0, [r4, #24]
 8014532:	d033      	beq.n	801459c <rcl_init+0x1f0>
 8014534:	683b      	ldr	r3, [r7, #0]
 8014536:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801453a:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 801453e:	b333      	cbz	r3, 801458e <rcl_init+0x1e2>
 8014540:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8014542:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8014546:	b953      	cbnz	r3, 801455e <rcl_init+0x1b2>
 8014548:	2801      	cmp	r0, #1
 801454a:	d008      	beq.n	801455e <rcl_init+0x1b2>
 801454c:	a91f      	add	r1, sp, #124	@ 0x7c
 801454e:	4628      	mov	r0, r5
 8014550:	f006 fee0 	bl	801b314 <rcl_get_discovery_static_peers>
 8014554:	4680      	mov	r8, r0
 8014556:	2800      	cmp	r0, #0
 8014558:	d1d0      	bne.n	80144fc <rcl_init+0x150>
 801455a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 801455e:	f006 fecf 	bl	801b300 <rcl_automatic_discovery_range_to_string>
 8014562:	6831      	ldr	r1, [r6, #0]
 8014564:	6948      	ldr	r0, [r1, #20]
 8014566:	3128      	adds	r1, #40	@ 0x28
 8014568:	3018      	adds	r0, #24
 801456a:	f003 fc43 	bl	8017df4 <rmw_init>
 801456e:	4680      	mov	r8, r0
 8014570:	2800      	cmp	r0, #0
 8014572:	f43f af33 	beq.w	80143dc <rcl_init+0x30>
 8014576:	f7ff fe99 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801457a:	4680      	mov	r8, r0
 801457c:	e7be      	b.n	80144fc <rcl_init+0x150>
 801457e:	2101      	movs	r1, #1
 8014580:	4618      	mov	r0, r3
 8014582:	460d      	mov	r5, r1
 8014584:	460b      	mov	r3, r1
 8014586:	e7cc      	b.n	8014522 <rcl_init+0x176>
 8014588:	f04f 080a 	mov.w	r8, #10
 801458c:	e726      	b.n	80143dc <rcl_init+0x30>
 801458e:	4628      	mov	r0, r5
 8014590:	f006 fe74 	bl	801b27c <rcl_get_automatic_discovery_range>
 8014594:	4680      	mov	r8, r0
 8014596:	2800      	cmp	r0, #0
 8014598:	d0d2      	beq.n	8014540 <rcl_init+0x194>
 801459a:	e7af      	b.n	80144fc <rcl_init+0x150>
 801459c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80145a0:	f006 ff22 	bl	801b3e8 <rcl_get_default_domain_id>
 80145a4:	4680      	mov	r8, r0
 80145a6:	2800      	cmp	r0, #0
 80145a8:	d1a8      	bne.n	80144fc <rcl_init+0x150>
 80145aa:	6833      	ldr	r3, [r6, #0]
 80145ac:	695c      	ldr	r4, [r3, #20]
 80145ae:	e7c1      	b.n	8014534 <rcl_init+0x188>
 80145b0:	200111d8 	.word	0x200111d8

080145b4 <rcl_get_zero_initialized_init_options>:
 80145b4:	2000      	movs	r0, #0
 80145b6:	4770      	bx	lr

080145b8 <rcl_init_options_init>:
 80145b8:	b084      	sub	sp, #16
 80145ba:	b570      	push	{r4, r5, r6, lr}
 80145bc:	b09e      	sub	sp, #120	@ 0x78
 80145be:	ad23      	add	r5, sp, #140	@ 0x8c
 80145c0:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80145c4:	2800      	cmp	r0, #0
 80145c6:	d046      	beq.n	8014656 <rcl_init_options_init+0x9e>
 80145c8:	6803      	ldr	r3, [r0, #0]
 80145ca:	4604      	mov	r4, r0
 80145cc:	b133      	cbz	r3, 80145dc <rcl_init_options_init+0x24>
 80145ce:	2564      	movs	r5, #100	@ 0x64
 80145d0:	4628      	mov	r0, r5
 80145d2:	b01e      	add	sp, #120	@ 0x78
 80145d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80145d8:	b004      	add	sp, #16
 80145da:	4770      	bx	lr
 80145dc:	4628      	mov	r0, r5
 80145de:	f7fa ffc3 	bl	800f568 <rcutils_allocator_is_valid>
 80145e2:	2800      	cmp	r0, #0
 80145e4:	d037      	beq.n	8014656 <rcl_init_options_init+0x9e>
 80145e6:	46ae      	mov	lr, r5
 80145e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80145ec:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80145f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145f4:	f8de 3000 	ldr.w	r3, [lr]
 80145f8:	f8cc 3000 	str.w	r3, [ip]
 80145fc:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80145fe:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014600:	2070      	movs	r0, #112	@ 0x70
 8014602:	4798      	blx	r3
 8014604:	4606      	mov	r6, r0
 8014606:	6020      	str	r0, [r4, #0]
 8014608:	b338      	cbz	r0, 801465a <rcl_init_options_init+0xa2>
 801460a:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 801460e:	4686      	mov	lr, r0
 8014610:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014614:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014618:	f8dc 3000 	ldr.w	r3, [ip]
 801461c:	f8ce 3000 	str.w	r3, [lr]
 8014620:	a802      	add	r0, sp, #8
 8014622:	f003 f877 	bl	8017714 <rmw_get_zero_initialized_init_options>
 8014626:	2258      	movs	r2, #88	@ 0x58
 8014628:	a902      	add	r1, sp, #8
 801462a:	f106 0018 	add.w	r0, r6, #24
 801462e:	f008 fc58 	bl	801cee2 <memcpy>
 8014632:	ab26      	add	r3, sp, #152	@ 0x98
 8014634:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014638:	6826      	ldr	r6, [r4, #0]
 801463a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801463e:	f106 0018 	add.w	r0, r6, #24
 8014642:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014646:	f003 fae5 	bl	8017c14 <rmw_init_options_init>
 801464a:	4605      	mov	r5, r0
 801464c:	b938      	cbnz	r0, 801465e <rcl_init_options_init+0xa6>
 801464e:	6823      	ldr	r3, [r4, #0]
 8014650:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 8014654:	e7bc      	b.n	80145d0 <rcl_init_options_init+0x18>
 8014656:	250b      	movs	r5, #11
 8014658:	e7ba      	b.n	80145d0 <rcl_init_options_init+0x18>
 801465a:	250a      	movs	r5, #10
 801465c:	e7b8      	b.n	80145d0 <rcl_init_options_init+0x18>
 801465e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014660:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8014662:	6820      	ldr	r0, [r4, #0]
 8014664:	4798      	blx	r3
 8014666:	4628      	mov	r0, r5
 8014668:	f7ff fe20 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801466c:	4605      	mov	r5, r0
 801466e:	e7af      	b.n	80145d0 <rcl_init_options_init+0x18>

08014670 <rcl_init_options_fini>:
 8014670:	b530      	push	{r4, r5, lr}
 8014672:	b087      	sub	sp, #28
 8014674:	b1f0      	cbz	r0, 80146b4 <rcl_init_options_fini+0x44>
 8014676:	6803      	ldr	r3, [r0, #0]
 8014678:	4604      	mov	r4, r0
 801467a:	b1db      	cbz	r3, 80146b4 <rcl_init_options_fini+0x44>
 801467c:	469c      	mov	ip, r3
 801467e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014682:	f10d 0e04 	add.w	lr, sp, #4
 8014686:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801468a:	f8dc 3000 	ldr.w	r3, [ip]
 801468e:	f8ce 3000 	str.w	r3, [lr]
 8014692:	a801      	add	r0, sp, #4
 8014694:	f7fa ff68 	bl	800f568 <rcutils_allocator_is_valid>
 8014698:	b160      	cbz	r0, 80146b4 <rcl_init_options_fini+0x44>
 801469a:	6820      	ldr	r0, [r4, #0]
 801469c:	3018      	adds	r0, #24
 801469e:	f003 fb6b 	bl	8017d78 <rmw_init_options_fini>
 80146a2:	4605      	mov	r5, r0
 80146a4:	b950      	cbnz	r0, 80146bc <rcl_init_options_fini+0x4c>
 80146a6:	6820      	ldr	r0, [r4, #0]
 80146a8:	9b02      	ldr	r3, [sp, #8]
 80146aa:	9905      	ldr	r1, [sp, #20]
 80146ac:	4798      	blx	r3
 80146ae:	4628      	mov	r0, r5
 80146b0:	b007      	add	sp, #28
 80146b2:	bd30      	pop	{r4, r5, pc}
 80146b4:	250b      	movs	r5, #11
 80146b6:	4628      	mov	r0, r5
 80146b8:	b007      	add	sp, #28
 80146ba:	bd30      	pop	{r4, r5, pc}
 80146bc:	f7ff fdf6 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 80146c0:	4605      	mov	r5, r0
 80146c2:	e7f8      	b.n	80146b6 <rcl_init_options_fini+0x46>

080146c4 <rcl_init_options_copy>:
 80146c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80146c6:	b09d      	sub	sp, #116	@ 0x74
 80146c8:	2800      	cmp	r0, #0
 80146ca:	d04a      	beq.n	8014762 <rcl_init_options_copy+0x9e>
 80146cc:	4604      	mov	r4, r0
 80146ce:	6800      	ldr	r0, [r0, #0]
 80146d0:	2800      	cmp	r0, #0
 80146d2:	d046      	beq.n	8014762 <rcl_init_options_copy+0x9e>
 80146d4:	460d      	mov	r5, r1
 80146d6:	f7fa ff47 	bl	800f568 <rcutils_allocator_is_valid>
 80146da:	2800      	cmp	r0, #0
 80146dc:	d041      	beq.n	8014762 <rcl_init_options_copy+0x9e>
 80146de:	2d00      	cmp	r5, #0
 80146e0:	d03f      	beq.n	8014762 <rcl_init_options_copy+0x9e>
 80146e2:	682b      	ldr	r3, [r5, #0]
 80146e4:	b11b      	cbz	r3, 80146ee <rcl_init_options_copy+0x2a>
 80146e6:	2464      	movs	r4, #100	@ 0x64
 80146e8:	4620      	mov	r0, r4
 80146ea:	b01d      	add	sp, #116	@ 0x74
 80146ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146ee:	6826      	ldr	r6, [r4, #0]
 80146f0:	46b6      	mov	lr, r6
 80146f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80146f6:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80146fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80146fe:	f8de 3000 	ldr.w	r3, [lr]
 8014702:	6837      	ldr	r7, [r6, #0]
 8014704:	f8cc 3000 	str.w	r3, [ip]
 8014708:	4619      	mov	r1, r3
 801470a:	2070      	movs	r0, #112	@ 0x70
 801470c:	47b8      	blx	r7
 801470e:	4606      	mov	r6, r0
 8014710:	6028      	str	r0, [r5, #0]
 8014712:	b350      	cbz	r0, 801476a <rcl_init_options_copy+0xa6>
 8014714:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 8014718:	4686      	mov	lr, r0
 801471a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801471e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014722:	f8dc 3000 	ldr.w	r3, [ip]
 8014726:	f8ce 3000 	str.w	r3, [lr]
 801472a:	4668      	mov	r0, sp
 801472c:	f002 fff2 	bl	8017714 <rmw_get_zero_initialized_init_options>
 8014730:	2258      	movs	r2, #88	@ 0x58
 8014732:	4669      	mov	r1, sp
 8014734:	f106 0018 	add.w	r0, r6, #24
 8014738:	f008 fbd3 	bl	801cee2 <memcpy>
 801473c:	6820      	ldr	r0, [r4, #0]
 801473e:	6829      	ldr	r1, [r5, #0]
 8014740:	3018      	adds	r0, #24
 8014742:	3118      	adds	r1, #24
 8014744:	f003 fac8 	bl	8017cd8 <rmw_init_options_copy>
 8014748:	4604      	mov	r4, r0
 801474a:	2800      	cmp	r0, #0
 801474c:	d0cc      	beq.n	80146e8 <rcl_init_options_copy+0x24>
 801474e:	f7fa ff1f 	bl	800f590 <rcutils_get_error_string>
 8014752:	f7fa ff35 	bl	800f5c0 <rcutils_reset_error>
 8014756:	4628      	mov	r0, r5
 8014758:	f7ff ff8a 	bl	8014670 <rcl_init_options_fini>
 801475c:	b138      	cbz	r0, 801476e <rcl_init_options_copy+0xaa>
 801475e:	4604      	mov	r4, r0
 8014760:	e7c2      	b.n	80146e8 <rcl_init_options_copy+0x24>
 8014762:	240b      	movs	r4, #11
 8014764:	4620      	mov	r0, r4
 8014766:	b01d      	add	sp, #116	@ 0x74
 8014768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801476a:	240a      	movs	r4, #10
 801476c:	e7bc      	b.n	80146e8 <rcl_init_options_copy+0x24>
 801476e:	4620      	mov	r0, r4
 8014770:	b01d      	add	sp, #116	@ 0x74
 8014772:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014776:	f7ff bd99 	b.w	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801477a:	bf00      	nop

0801477c <rcl_get_zero_initialized_node>:
 801477c:	4a03      	ldr	r2, [pc, #12]	@ (801478c <rcl_get_zero_initialized_node+0x10>)
 801477e:	4603      	mov	r3, r0
 8014780:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014784:	e883 0003 	stmia.w	r3, {r0, r1}
 8014788:	4618      	mov	r0, r3
 801478a:	4770      	bx	lr
 801478c:	08020398 	.word	0x08020398

08014790 <rcl_node_init>:
 8014790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014794:	b0ab      	sub	sp, #172	@ 0xac
 8014796:	4604      	mov	r4, r0
 8014798:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 801479a:	a825      	add	r0, sp, #148	@ 0x94
 801479c:	4689      	mov	r9, r1
 801479e:	4690      	mov	r8, r2
 80147a0:	461f      	mov	r7, r3
 80147a2:	f007 f893 	bl	801b8cc <rcl_guard_condition_get_default_options>
 80147a6:	2d00      	cmp	r5, #0
 80147a8:	f000 80d8 	beq.w	801495c <rcl_node_init+0x1cc>
 80147ac:	4628      	mov	r0, r5
 80147ae:	f7fa fedb 	bl	800f568 <rcutils_allocator_is_valid>
 80147b2:	2800      	cmp	r0, #0
 80147b4:	f000 80d2 	beq.w	801495c <rcl_node_init+0x1cc>
 80147b8:	f1b9 0f00 	cmp.w	r9, #0
 80147bc:	f000 80ce 	beq.w	801495c <rcl_node_init+0x1cc>
 80147c0:	f1b8 0f00 	cmp.w	r8, #0
 80147c4:	f000 80ca 	beq.w	801495c <rcl_node_init+0x1cc>
 80147c8:	2c00      	cmp	r4, #0
 80147ca:	f000 80c7 	beq.w	801495c <rcl_node_init+0x1cc>
 80147ce:	6866      	ldr	r6, [r4, #4]
 80147d0:	2e00      	cmp	r6, #0
 80147d2:	f040 80ca 	bne.w	801496a <rcl_node_init+0x1da>
 80147d6:	2f00      	cmp	r7, #0
 80147d8:	f000 80c0 	beq.w	801495c <rcl_node_init+0x1cc>
 80147dc:	4638      	mov	r0, r7
 80147de:	f7ff fd7f 	bl	80142e0 <rcl_context_is_valid>
 80147e2:	2800      	cmp	r0, #0
 80147e4:	f000 80bf 	beq.w	8014966 <rcl_node_init+0x1d6>
 80147e8:	4632      	mov	r2, r6
 80147ea:	a924      	add	r1, sp, #144	@ 0x90
 80147ec:	4648      	mov	r0, r9
 80147ee:	9624      	str	r6, [sp, #144]	@ 0x90
 80147f0:	f003 f92c 	bl	8017a4c <rmw_validate_node_name>
 80147f4:	4606      	mov	r6, r0
 80147f6:	2800      	cmp	r0, #0
 80147f8:	f040 80b1 	bne.w	801495e <rcl_node_init+0x1ce>
 80147fc:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80147fe:	2800      	cmp	r0, #0
 8014800:	f040 8104 	bne.w	8014a0c <rcl_node_init+0x27c>
 8014804:	f898 3000 	ldrb.w	r3, [r8]
 8014808:	2b00      	cmp	r3, #0
 801480a:	f000 80f0 	beq.w	80149ee <rcl_node_init+0x25e>
 801480e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014810:	f000 80b0 	beq.w	8014974 <rcl_node_init+0x1e4>
 8014814:	4b85      	ldr	r3, [pc, #532]	@ (8014a2c <rcl_node_init+0x29c>)
 8014816:	f8cd 800c 	str.w	r8, [sp, #12]
 801481a:	9302      	str	r3, [sp, #8]
 801481c:	692b      	ldr	r3, [r5, #16]
 801481e:	9300      	str	r3, [sp, #0]
 8014820:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014824:	9301      	str	r3, [sp, #4]
 8014826:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801482a:	f002 fccf 	bl	80171cc <rcutils_format_string_limit>
 801482e:	4680      	mov	r8, r0
 8014830:	f1b8 0f00 	cmp.w	r8, #0
 8014834:	f000 80e8 	beq.w	8014a08 <rcl_node_init+0x278>
 8014838:	2200      	movs	r2, #0
 801483a:	a924      	add	r1, sp, #144	@ 0x90
 801483c:	4640      	mov	r0, r8
 801483e:	9224      	str	r2, [sp, #144]	@ 0x90
 8014840:	f003 f8e6 	bl	8017a10 <rmw_validate_namespace>
 8014844:	4606      	mov	r6, r0
 8014846:	2800      	cmp	r0, #0
 8014848:	f040 80a4 	bne.w	8014994 <rcl_node_init+0x204>
 801484c:	9824      	ldr	r0, [sp, #144]	@ 0x90
 801484e:	2800      	cmp	r0, #0
 8014850:	f040 809d 	bne.w	801498e <rcl_node_init+0x1fe>
 8014854:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8014858:	2178      	movs	r1, #120	@ 0x78
 801485a:	2001      	movs	r0, #1
 801485c:	4798      	blx	r3
 801485e:	4606      	mov	r6, r0
 8014860:	6060      	str	r0, [r4, #4]
 8014862:	2800      	cmp	r0, #0
 8014864:	f000 80d6 	beq.w	8014a14 <rcl_node_init+0x284>
 8014868:	a80a      	add	r0, sp, #40	@ 0x28
 801486a:	f000 f92f 	bl	8014acc <rcl_node_get_default_options>
 801486e:	a90a      	add	r1, sp, #40	@ 0x28
 8014870:	4630      	mov	r0, r6
 8014872:	2268      	movs	r2, #104	@ 0x68
 8014874:	f008 fb35 	bl	801cee2 <memcpy>
 8014878:	6861      	ldr	r1, [r4, #4]
 801487a:	6027      	str	r7, [r4, #0]
 801487c:	4628      	mov	r0, r5
 801487e:	f000 f933 	bl	8014ae8 <rcl_node_options_copy>
 8014882:	4606      	mov	r6, r0
 8014884:	2800      	cmp	r0, #0
 8014886:	f040 8085 	bne.w	8014994 <rcl_node_init+0x204>
 801488a:	4640      	mov	r0, r8
 801488c:	f7eb fd08 	bl	80002a0 <strlen>
 8014890:	eb08 0300 	add.w	r3, r8, r0
 8014894:	6866      	ldr	r6, [r4, #4]
 8014896:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801489a:	e9cd 8903 	strd	r8, r9, [sp, #12]
 801489e:	2b2f      	cmp	r3, #47	@ 0x2f
 80148a0:	bf0c      	ite	eq
 80148a2:	4b63      	ldreq	r3, [pc, #396]	@ (8014a30 <rcl_node_init+0x2a0>)
 80148a4:	4b63      	ldrne	r3, [pc, #396]	@ (8014a34 <rcl_node_init+0x2a4>)
 80148a6:	9302      	str	r3, [sp, #8]
 80148a8:	692b      	ldr	r3, [r5, #16]
 80148aa:	9300      	str	r3, [sp, #0]
 80148ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80148b0:	9301      	str	r3, [sp, #4]
 80148b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80148b6:	f002 fc89 	bl	80171cc <rcutils_format_string_limit>
 80148ba:	6863      	ldr	r3, [r4, #4]
 80148bc:	6770      	str	r0, [r6, #116]	@ 0x74
 80148be:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80148c0:	2a00      	cmp	r2, #0
 80148c2:	f000 80a9 	beq.w	8014a18 <rcl_node_init+0x288>
 80148c6:	6822      	ldr	r2, [r4, #0]
 80148c8:	9307      	str	r3, [sp, #28]
 80148ca:	6810      	ldr	r0, [r2, #0]
 80148cc:	4649      	mov	r1, r9
 80148ce:	3028      	adds	r0, #40	@ 0x28
 80148d0:	4642      	mov	r2, r8
 80148d2:	f003 fce7 	bl	80182a4 <rmw_create_node>
 80148d6:	9b07      	ldr	r3, [sp, #28]
 80148d8:	6698      	str	r0, [r3, #104]	@ 0x68
 80148da:	6863      	ldr	r3, [r4, #4]
 80148dc:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80148de:	2800      	cmp	r0, #0
 80148e0:	f000 809d 	beq.w	8014a1e <rcl_node_init+0x28e>
 80148e4:	f003 fd70 	bl	80183c8 <rmw_node_get_graph_guard_condition>
 80148e8:	4681      	mov	r9, r0
 80148ea:	2800      	cmp	r0, #0
 80148ec:	f000 809c 	beq.w	8014a28 <rcl_node_init+0x298>
 80148f0:	682b      	ldr	r3, [r5, #0]
 80148f2:	6929      	ldr	r1, [r5, #16]
 80148f4:	6866      	ldr	r6, [r4, #4]
 80148f6:	2008      	movs	r0, #8
 80148f8:	4798      	blx	r3
 80148fa:	6863      	ldr	r3, [r4, #4]
 80148fc:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80148fe:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 8014902:	f1ba 0f00 	cmp.w	sl, #0
 8014906:	f000 808d 	beq.w	8014a24 <rcl_node_init+0x294>
 801490a:	f10d 0b20 	add.w	fp, sp, #32
 801490e:	4658      	mov	r0, fp
 8014910:	f006 ff04 	bl	801b71c <rcl_get_zero_initialized_guard_condition>
 8014914:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8014918:	6863      	ldr	r3, [r4, #4]
 801491a:	46ac      	mov	ip, r5
 801491c:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8014920:	e88a 0003 	stmia.w	sl, {r0, r1}
 8014924:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014928:	ae25      	add	r6, sp, #148	@ 0x94
 801492a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801492c:	f8dc 3000 	ldr.w	r3, [ip]
 8014930:	6033      	str	r3, [r6, #0]
 8014932:	ab2a      	add	r3, sp, #168	@ 0xa8
 8014934:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8014938:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801493c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801493e:	463a      	mov	r2, r7
 8014940:	4649      	mov	r1, r9
 8014942:	4670      	mov	r0, lr
 8014944:	f006 ff40 	bl	801b7c8 <rcl_guard_condition_init_from_rmw>
 8014948:	4606      	mov	r6, r0
 801494a:	bb18      	cbnz	r0, 8014994 <rcl_node_init+0x204>
 801494c:	686b      	ldr	r3, [r5, #4]
 801494e:	6929      	ldr	r1, [r5, #16]
 8014950:	4798      	blx	r3
 8014952:	686b      	ldr	r3, [r5, #4]
 8014954:	6929      	ldr	r1, [r5, #16]
 8014956:	4640      	mov	r0, r8
 8014958:	4798      	blx	r3
 801495a:	e000      	b.n	801495e <rcl_node_init+0x1ce>
 801495c:	260b      	movs	r6, #11
 801495e:	4630      	mov	r0, r6
 8014960:	b02b      	add	sp, #172	@ 0xac
 8014962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014966:	2665      	movs	r6, #101	@ 0x65
 8014968:	e7f9      	b.n	801495e <rcl_node_init+0x1ce>
 801496a:	2664      	movs	r6, #100	@ 0x64
 801496c:	4630      	mov	r0, r6
 801496e:	b02b      	add	sp, #172	@ 0xac
 8014970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014974:	f105 030c 	add.w	r3, r5, #12
 8014978:	e893 0003 	ldmia.w	r3, {r0, r1}
 801497c:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014980:	4640      	mov	r0, r8
 8014982:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014986:	f002 fd3f 	bl	8017408 <rcutils_strdup>
 801498a:	4680      	mov	r8, r0
 801498c:	e750      	b.n	8014830 <rcl_node_init+0xa0>
 801498e:	f003 f851 	bl	8017a34 <rmw_namespace_validation_result_string>
 8014992:	26ca      	movs	r6, #202	@ 0xca
 8014994:	6863      	ldr	r3, [r4, #4]
 8014996:	b1f3      	cbz	r3, 80149d6 <rcl_node_init+0x246>
 8014998:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801499a:	b138      	cbz	r0, 80149ac <rcl_node_init+0x21c>
 801499c:	f006 ff74 	bl	801b888 <rcl_guard_condition_fini>
 80149a0:	6863      	ldr	r3, [r4, #4]
 80149a2:	6929      	ldr	r1, [r5, #16]
 80149a4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80149a6:	686b      	ldr	r3, [r5, #4]
 80149a8:	4798      	blx	r3
 80149aa:	6863      	ldr	r3, [r4, #4]
 80149ac:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80149ae:	b110      	cbz	r0, 80149b6 <rcl_node_init+0x226>
 80149b0:	f003 fc8e 	bl	80182d0 <rmw_destroy_node>
 80149b4:	6863      	ldr	r3, [r4, #4]
 80149b6:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 80149b8:	6929      	ldr	r1, [r5, #16]
 80149ba:	686b      	ldr	r3, [r5, #4]
 80149bc:	4798      	blx	r3
 80149be:	6863      	ldr	r3, [r4, #4]
 80149c0:	6929      	ldr	r1, [r5, #16]
 80149c2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80149c4:	686b      	ldr	r3, [r5, #4]
 80149c6:	4798      	blx	r3
 80149c8:	6860      	ldr	r0, [r4, #4]
 80149ca:	f000 f8ab 	bl	8014b24 <rcl_node_options_fini>
 80149ce:	686b      	ldr	r3, [r5, #4]
 80149d0:	6929      	ldr	r1, [r5, #16]
 80149d2:	6860      	ldr	r0, [r4, #4]
 80149d4:	4798      	blx	r3
 80149d6:	686b      	ldr	r3, [r5, #4]
 80149d8:	6929      	ldr	r1, [r5, #16]
 80149da:	2000      	movs	r0, #0
 80149dc:	4798      	blx	r3
 80149de:	686b      	ldr	r3, [r5, #4]
 80149e0:	6929      	ldr	r1, [r5, #16]
 80149e2:	4640      	mov	r0, r8
 80149e4:	4798      	blx	r3
 80149e6:	2300      	movs	r3, #0
 80149e8:	e9c4 3300 	strd	r3, r3, [r4]
 80149ec:	e7b7      	b.n	801495e <rcl_node_init+0x1ce>
 80149ee:	f105 030c 	add.w	r3, r5, #12
 80149f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80149f6:	e88d 0003 	stmia.w	sp, {r0, r1}
 80149fa:	480f      	ldr	r0, [pc, #60]	@ (8014a38 <rcl_node_init+0x2a8>)
 80149fc:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8014a00:	f002 fd02 	bl	8017408 <rcutils_strdup>
 8014a04:	4680      	mov	r8, r0
 8014a06:	e713      	b.n	8014830 <rcl_node_init+0xa0>
 8014a08:	260a      	movs	r6, #10
 8014a0a:	e7a8      	b.n	801495e <rcl_node_init+0x1ce>
 8014a0c:	f003 f86a 	bl	8017ae4 <rmw_node_name_validation_result_string>
 8014a10:	26c9      	movs	r6, #201	@ 0xc9
 8014a12:	e7a4      	b.n	801495e <rcl_node_init+0x1ce>
 8014a14:	260a      	movs	r6, #10
 8014a16:	e7de      	b.n	80149d6 <rcl_node_init+0x246>
 8014a18:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014a1a:	260a      	movs	r6, #10
 8014a1c:	e7bd      	b.n	801499a <rcl_node_init+0x20a>
 8014a1e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014a20:	2601      	movs	r6, #1
 8014a22:	e7ba      	b.n	801499a <rcl_node_init+0x20a>
 8014a24:	260a      	movs	r6, #10
 8014a26:	e7c1      	b.n	80149ac <rcl_node_init+0x21c>
 8014a28:	2601      	movs	r6, #1
 8014a2a:	e7b3      	b.n	8014994 <rcl_node_init+0x204>
 8014a2c:	0801f96c 	.word	0x0801f96c
 8014a30:	0801f77c 	.word	0x0801f77c
 8014a34:	0801f970 	.word	0x0801f970
 8014a38:	0801f968 	.word	0x0801f968

08014a3c <rcl_node_is_valid>:
 8014a3c:	b130      	cbz	r0, 8014a4c <rcl_node_is_valid+0x10>
 8014a3e:	6843      	ldr	r3, [r0, #4]
 8014a40:	b123      	cbz	r3, 8014a4c <rcl_node_is_valid+0x10>
 8014a42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014a44:	b113      	cbz	r3, 8014a4c <rcl_node_is_valid+0x10>
 8014a46:	6800      	ldr	r0, [r0, #0]
 8014a48:	f7ff bc4a 	b.w	80142e0 <rcl_context_is_valid>
 8014a4c:	2000      	movs	r0, #0
 8014a4e:	4770      	bx	lr

08014a50 <rcl_node_get_name>:
 8014a50:	b120      	cbz	r0, 8014a5c <rcl_node_get_name+0xc>
 8014a52:	6840      	ldr	r0, [r0, #4]
 8014a54:	b110      	cbz	r0, 8014a5c <rcl_node_get_name+0xc>
 8014a56:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a58:	b100      	cbz	r0, 8014a5c <rcl_node_get_name+0xc>
 8014a5a:	6880      	ldr	r0, [r0, #8]
 8014a5c:	4770      	bx	lr
 8014a5e:	bf00      	nop

08014a60 <rcl_node_get_namespace>:
 8014a60:	b120      	cbz	r0, 8014a6c <rcl_node_get_namespace+0xc>
 8014a62:	6840      	ldr	r0, [r0, #4]
 8014a64:	b110      	cbz	r0, 8014a6c <rcl_node_get_namespace+0xc>
 8014a66:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a68:	b100      	cbz	r0, 8014a6c <rcl_node_get_namespace+0xc>
 8014a6a:	68c0      	ldr	r0, [r0, #12]
 8014a6c:	4770      	bx	lr
 8014a6e:	bf00      	nop

08014a70 <rcl_node_get_options>:
 8014a70:	b128      	cbz	r0, 8014a7e <rcl_node_get_options+0xe>
 8014a72:	6840      	ldr	r0, [r0, #4]
 8014a74:	b118      	cbz	r0, 8014a7e <rcl_node_get_options+0xe>
 8014a76:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	bf08      	it	eq
 8014a7c:	2000      	moveq	r0, #0
 8014a7e:	4770      	bx	lr

08014a80 <rcl_node_get_rmw_handle>:
 8014a80:	b110      	cbz	r0, 8014a88 <rcl_node_get_rmw_handle+0x8>
 8014a82:	6840      	ldr	r0, [r0, #4]
 8014a84:	b100      	cbz	r0, 8014a88 <rcl_node_get_rmw_handle+0x8>
 8014a86:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a88:	4770      	bx	lr
 8014a8a:	bf00      	nop

08014a8c <rcl_get_disable_loaned_message>:
 8014a8c:	b510      	push	{r4, lr}
 8014a8e:	b082      	sub	sp, #8
 8014a90:	2300      	movs	r3, #0
 8014a92:	9301      	str	r3, [sp, #4]
 8014a94:	b1a0      	cbz	r0, 8014ac0 <rcl_get_disable_loaned_message+0x34>
 8014a96:	4604      	mov	r4, r0
 8014a98:	a901      	add	r1, sp, #4
 8014a9a:	480b      	ldr	r0, [pc, #44]	@ (8014ac8 <rcl_get_disable_loaned_message+0x3c>)
 8014a9c:	f002 fb7e 	bl	801719c <rcutils_get_env>
 8014aa0:	b110      	cbz	r0, 8014aa8 <rcl_get_disable_loaned_message+0x1c>
 8014aa2:	2001      	movs	r0, #1
 8014aa4:	b002      	add	sp, #8
 8014aa6:	bd10      	pop	{r4, pc}
 8014aa8:	9a01      	ldr	r2, [sp, #4]
 8014aaa:	7813      	ldrb	r3, [r2, #0]
 8014aac:	3b31      	subs	r3, #49	@ 0x31
 8014aae:	bf08      	it	eq
 8014ab0:	7853      	ldrbeq	r3, [r2, #1]
 8014ab2:	fab3 f383 	clz	r3, r3
 8014ab6:	095b      	lsrs	r3, r3, #5
 8014ab8:	2000      	movs	r0, #0
 8014aba:	7023      	strb	r3, [r4, #0]
 8014abc:	b002      	add	sp, #8
 8014abe:	bd10      	pop	{r4, pc}
 8014ac0:	200b      	movs	r0, #11
 8014ac2:	b002      	add	sp, #8
 8014ac4:	bd10      	pop	{r4, pc}
 8014ac6:	bf00      	nop
 8014ac8:	0801f978 	.word	0x0801f978

08014acc <rcl_node_get_default_options>:
 8014acc:	b510      	push	{r4, lr}
 8014ace:	2253      	movs	r2, #83	@ 0x53
 8014ad0:	4604      	mov	r4, r0
 8014ad2:	2100      	movs	r1, #0
 8014ad4:	3015      	adds	r0, #21
 8014ad6:	f008 f8cb 	bl	801cc70 <memset>
 8014ada:	4620      	mov	r0, r4
 8014adc:	f7fa fd18 	bl	800f510 <rcutils_get_default_allocator>
 8014ae0:	2301      	movs	r3, #1
 8014ae2:	7523      	strb	r3, [r4, #20]
 8014ae4:	4620      	mov	r0, r4
 8014ae6:	bd10      	pop	{r4, pc}

08014ae8 <rcl_node_options_copy>:
 8014ae8:	b1d0      	cbz	r0, 8014b20 <rcl_node_options_copy+0x38>
 8014aea:	b570      	push	{r4, r5, r6, lr}
 8014aec:	460c      	mov	r4, r1
 8014aee:	b1a9      	cbz	r1, 8014b1c <rcl_node_options_copy+0x34>
 8014af0:	4288      	cmp	r0, r1
 8014af2:	4684      	mov	ip, r0
 8014af4:	d012      	beq.n	8014b1c <rcl_node_options_copy+0x34>
 8014af6:	4605      	mov	r5, r0
 8014af8:	8a86      	ldrh	r6, [r0, #20]
 8014afa:	468e      	mov	lr, r1
 8014afc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014afe:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014b02:	682b      	ldr	r3, [r5, #0]
 8014b04:	f8ce 3000 	str.w	r3, [lr]
 8014b08:	f10c 0118 	add.w	r1, ip, #24
 8014b0c:	2250      	movs	r2, #80	@ 0x50
 8014b0e:	82a6      	strh	r6, [r4, #20]
 8014b10:	f104 0018 	add.w	r0, r4, #24
 8014b14:	f008 f9e5 	bl	801cee2 <memcpy>
 8014b18:	2000      	movs	r0, #0
 8014b1a:	bd70      	pop	{r4, r5, r6, pc}
 8014b1c:	200b      	movs	r0, #11
 8014b1e:	bd70      	pop	{r4, r5, r6, pc}
 8014b20:	200b      	movs	r0, #11
 8014b22:	4770      	bx	lr

08014b24 <rcl_node_options_fini>:
 8014b24:	b1c0      	cbz	r0, 8014b58 <rcl_node_options_fini+0x34>
 8014b26:	b500      	push	{lr}
 8014b28:	4684      	mov	ip, r0
 8014b2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014b2e:	b087      	sub	sp, #28
 8014b30:	f10d 0e04 	add.w	lr, sp, #4
 8014b34:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014b38:	f8dc 3000 	ldr.w	r3, [ip]
 8014b3c:	f8ce 3000 	str.w	r3, [lr]
 8014b40:	a801      	add	r0, sp, #4
 8014b42:	f7fa fd11 	bl	800f568 <rcutils_allocator_is_valid>
 8014b46:	b118      	cbz	r0, 8014b50 <rcl_node_options_fini+0x2c>
 8014b48:	2000      	movs	r0, #0
 8014b4a:	b007      	add	sp, #28
 8014b4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014b50:	200b      	movs	r0, #11
 8014b52:	b007      	add	sp, #28
 8014b54:	f85d fb04 	ldr.w	pc, [sp], #4
 8014b58:	200b      	movs	r0, #11
 8014b5a:	4770      	bx	lr

08014b5c <rcl_node_resolve_name>:
 8014b5c:	b082      	sub	sp, #8
 8014b5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b62:	b091      	sub	sp, #68	@ 0x44
 8014b64:	ac1a      	add	r4, sp, #104	@ 0x68
 8014b66:	e884 000c 	stmia.w	r4, {r2, r3}
 8014b6a:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014b6e:	2800      	cmp	r0, #0
 8014b70:	d03a      	beq.n	8014be8 <rcl_node_resolve_name+0x8c>
 8014b72:	460c      	mov	r4, r1
 8014b74:	4605      	mov	r5, r0
 8014b76:	f7ff ff7b 	bl	8014a70 <rcl_node_get_options>
 8014b7a:	b370      	cbz	r0, 8014bda <rcl_node_resolve_name+0x7e>
 8014b7c:	4628      	mov	r0, r5
 8014b7e:	f7ff ff67 	bl	8014a50 <rcl_node_get_name>
 8014b82:	4681      	mov	r9, r0
 8014b84:	4628      	mov	r0, r5
 8014b86:	f7ff ff6b 	bl	8014a60 <rcl_node_get_namespace>
 8014b8a:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014b8e:	4607      	mov	r7, r0
 8014b90:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014b94:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014b96:	46ac      	mov	ip, r5
 8014b98:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b9c:	f8de 3000 	ldr.w	r3, [lr]
 8014ba0:	f8cc 3000 	str.w	r3, [ip]
 8014ba4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014ba6:	b1fb      	cbz	r3, 8014be8 <rcl_node_resolve_name+0x8c>
 8014ba8:	468a      	mov	sl, r1
 8014baa:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014bae:	f002 fc8b 	bl	80174c8 <rcutils_get_zero_initialized_string_map>
 8014bb2:	ab10      	add	r3, sp, #64	@ 0x40
 8014bb4:	9008      	str	r0, [sp, #32]
 8014bb6:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014bba:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014bbe:	2100      	movs	r1, #0
 8014bc0:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014bc4:	a808      	add	r0, sp, #32
 8014bc6:	f002 fcd9 	bl	801757c <rcutils_string_map_init>
 8014bca:	4606      	mov	r6, r0
 8014bcc:	b170      	cbz	r0, 8014bec <rcl_node_resolve_name+0x90>
 8014bce:	f7fa fcdf 	bl	800f590 <rcutils_get_error_string>
 8014bd2:	f7fa fcf5 	bl	800f5c0 <rcutils_reset_error>
 8014bd6:	2e0a      	cmp	r6, #10
 8014bd8:	d000      	beq.n	8014bdc <rcl_node_resolve_name+0x80>
 8014bda:	2601      	movs	r6, #1
 8014bdc:	4630      	mov	r0, r6
 8014bde:	b011      	add	sp, #68	@ 0x44
 8014be0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014be4:	b002      	add	sp, #8
 8014be6:	4770      	bx	lr
 8014be8:	260b      	movs	r6, #11
 8014bea:	e7f7      	b.n	8014bdc <rcl_node_resolve_name+0x80>
 8014bec:	9009      	str	r0, [sp, #36]	@ 0x24
 8014bee:	9007      	str	r0, [sp, #28]
 8014bf0:	a808      	add	r0, sp, #32
 8014bf2:	f006 fd8d 	bl	801b710 <rcl_get_default_topic_name_substitutions>
 8014bf6:	4606      	mov	r6, r0
 8014bf8:	b1b0      	cbz	r0, 8014c28 <rcl_node_resolve_name+0xcc>
 8014bfa:	280a      	cmp	r0, #10
 8014bfc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014c00:	d000      	beq.n	8014c04 <rcl_node_resolve_name+0xa8>
 8014c02:	2601      	movs	r6, #1
 8014c04:	a808      	add	r0, sp, #32
 8014c06:	f002 fcf7 	bl	80175f8 <rcutils_string_map_fini>
 8014c0a:	2800      	cmp	r0, #0
 8014c0c:	d132      	bne.n	8014c74 <rcl_node_resolve_name+0x118>
 8014c0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014c10:	4659      	mov	r1, fp
 8014c12:	47d0      	blx	sl
 8014c14:	4659      	mov	r1, fp
 8014c16:	4648      	mov	r0, r9
 8014c18:	47d0      	blx	sl
 8014c1a:	f1b8 0f00 	cmp.w	r8, #0
 8014c1e:	d0dd      	beq.n	8014bdc <rcl_node_resolve_name+0x80>
 8014c20:	2e67      	cmp	r6, #103	@ 0x67
 8014c22:	bf08      	it	eq
 8014c24:	2668      	moveq	r6, #104	@ 0x68
 8014c26:	e7d9      	b.n	8014bdc <rcl_node_resolve_name+0x80>
 8014c28:	ab09      	add	r3, sp, #36	@ 0x24
 8014c2a:	9305      	str	r3, [sp, #20]
 8014c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014c2e:	46ec      	mov	ip, sp
 8014c30:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014c34:	682b      	ldr	r3, [r5, #0]
 8014c36:	f8cc 3000 	str.w	r3, [ip]
 8014c3a:	463a      	mov	r2, r7
 8014c3c:	4649      	mov	r1, r9
 8014c3e:	4620      	mov	r0, r4
 8014c40:	ab08      	add	r3, sp, #32
 8014c42:	f006 fbff 	bl	801b444 <rcl_expand_topic_name>
 8014c46:	4606      	mov	r6, r0
 8014c48:	b9c8      	cbnz	r0, 8014c7e <rcl_node_resolve_name+0x122>
 8014c4a:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8014c4e:	9009      	str	r0, [sp, #36]	@ 0x24
 8014c50:	4602      	mov	r2, r0
 8014c52:	a90a      	add	r1, sp, #40	@ 0x28
 8014c54:	4648      	mov	r0, r9
 8014c56:	f002 fe23 	bl	80178a0 <rmw_validate_full_topic_name>
 8014c5a:	b998      	cbnz	r0, 8014c84 <rcl_node_resolve_name+0x128>
 8014c5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014c5e:	bb14      	cbnz	r4, 8014ca6 <rcl_node_resolve_name+0x14a>
 8014c60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014c62:	a808      	add	r0, sp, #32
 8014c64:	f8c3 9000 	str.w	r9, [r3]
 8014c68:	f002 fcc6 	bl	80175f8 <rcutils_string_map_fini>
 8014c6c:	4606      	mov	r6, r0
 8014c6e:	b978      	cbnz	r0, 8014c90 <rcl_node_resolve_name+0x134>
 8014c70:	4681      	mov	r9, r0
 8014c72:	e7cc      	b.n	8014c0e <rcl_node_resolve_name+0xb2>
 8014c74:	f7fa fc8c 	bl	800f590 <rcutils_get_error_string>
 8014c78:	f7fa fca2 	bl	800f5c0 <rcutils_reset_error>
 8014c7c:	e7c7      	b.n	8014c0e <rcl_node_resolve_name+0xb2>
 8014c7e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014c82:	e7bf      	b.n	8014c04 <rcl_node_resolve_name+0xa8>
 8014c84:	f7fa fc84 	bl	800f590 <rcutils_get_error_string>
 8014c88:	2601      	movs	r6, #1
 8014c8a:	f7fa fc99 	bl	800f5c0 <rcutils_reset_error>
 8014c8e:	e7b9      	b.n	8014c04 <rcl_node_resolve_name+0xa8>
 8014c90:	f7fa fc7e 	bl	800f590 <rcutils_get_error_string>
 8014c94:	f7fa fc94 	bl	800f5c0 <rcutils_reset_error>
 8014c98:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014c9a:	4659      	mov	r1, fp
 8014c9c:	47d0      	blx	sl
 8014c9e:	4659      	mov	r1, fp
 8014ca0:	4620      	mov	r0, r4
 8014ca2:	47d0      	blx	sl
 8014ca4:	e799      	b.n	8014bda <rcl_node_resolve_name+0x7e>
 8014ca6:	2667      	movs	r6, #103	@ 0x67
 8014ca8:	e7ac      	b.n	8014c04 <rcl_node_resolve_name+0xa8>
 8014caa:	bf00      	nop

08014cac <rcl_service_get_rmw_handle>:
 8014cac:	b118      	cbz	r0, 8014cb6 <rcl_service_get_rmw_handle+0xa>
 8014cae:	6800      	ldr	r0, [r0, #0]
 8014cb0:	b108      	cbz	r0, 8014cb6 <rcl_service_get_rmw_handle+0xa>
 8014cb2:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014cb6:	4770      	bx	lr

08014cb8 <rcl_take_request>:
 8014cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014cba:	468e      	mov	lr, r1
 8014cbc:	460c      	mov	r4, r1
 8014cbe:	4617      	mov	r7, r2
 8014cc0:	4605      	mov	r5, r0
 8014cc2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014cc6:	b091      	sub	sp, #68	@ 0x44
 8014cc8:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014ccc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014cd0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014cd4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014cd8:	b30d      	cbz	r5, 8014d1e <rcl_take_request+0x66>
 8014cda:	682b      	ldr	r3, [r5, #0]
 8014cdc:	b1fb      	cbz	r3, 8014d1e <rcl_take_request+0x66>
 8014cde:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014ce2:	b1e0      	cbz	r0, 8014d1e <rcl_take_request+0x66>
 8014ce4:	b397      	cbz	r7, 8014d4c <rcl_take_request+0x94>
 8014ce6:	2300      	movs	r3, #0
 8014ce8:	f88d 3017 	strb.w	r3, [sp, #23]
 8014cec:	463a      	mov	r2, r7
 8014cee:	f10d 0317 	add.w	r3, sp, #23
 8014cf2:	a906      	add	r1, sp, #24
 8014cf4:	f003 fbb6 	bl	8018464 <rmw_take_request>
 8014cf8:	4606      	mov	r6, r0
 8014cfa:	b198      	cbz	r0, 8014d24 <rcl_take_request+0x6c>
 8014cfc:	280a      	cmp	r0, #10
 8014cfe:	bf18      	it	ne
 8014d00:	2601      	movne	r6, #1
 8014d02:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014d06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014d0a:	46a6      	mov	lr, r4
 8014d0c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014d10:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014d14:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014d18:	4630      	mov	r0, r6
 8014d1a:	b011      	add	sp, #68	@ 0x44
 8014d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014d1e:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8014d22:	e7ee      	b.n	8014d02 <rcl_take_request+0x4a>
 8014d24:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8014d28:	b193      	cbz	r3, 8014d50 <rcl_take_request+0x98>
 8014d2a:	682b      	ldr	r3, [r5, #0]
 8014d2c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d0e6      	beq.n	8014d02 <rcl_take_request+0x4a>
 8014d34:	463a      	mov	r2, r7
 8014d36:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8014d3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8014d3c:	e9cd 6700 	strd	r6, r7, [sp]
 8014d40:	9302      	str	r3, [sp, #8]
 8014d42:	2101      	movs	r1, #1
 8014d44:	f000 f844 	bl	8014dd0 <rcl_send_service_event_message>
 8014d48:	4606      	mov	r6, r0
 8014d4a:	e7da      	b.n	8014d02 <rcl_take_request+0x4a>
 8014d4c:	260b      	movs	r6, #11
 8014d4e:	e7d8      	b.n	8014d02 <rcl_take_request+0x4a>
 8014d50:	f240 2659 	movw	r6, #601	@ 0x259
 8014d54:	e7d5      	b.n	8014d02 <rcl_take_request+0x4a>
 8014d56:	bf00      	nop

08014d58 <rcl_send_response>:
 8014d58:	b350      	cbz	r0, 8014db0 <rcl_send_response+0x58>
 8014d5a:	b570      	push	{r4, r5, r6, lr}
 8014d5c:	6803      	ldr	r3, [r0, #0]
 8014d5e:	b084      	sub	sp, #16
 8014d60:	4604      	mov	r4, r0
 8014d62:	b1cb      	cbz	r3, 8014d98 <rcl_send_response+0x40>
 8014d64:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014d68:	b1b0      	cbz	r0, 8014d98 <rcl_send_response+0x40>
 8014d6a:	460e      	mov	r6, r1
 8014d6c:	b1e9      	cbz	r1, 8014daa <rcl_send_response+0x52>
 8014d6e:	4615      	mov	r5, r2
 8014d70:	b1da      	cbz	r2, 8014daa <rcl_send_response+0x52>
 8014d72:	f003 fbd5 	bl	8018520 <rmw_send_response>
 8014d76:	b998      	cbnz	r0, 8014da0 <rcl_send_response+0x48>
 8014d78:	6823      	ldr	r3, [r4, #0]
 8014d7a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014d7e:	b16b      	cbz	r3, 8014d9c <rcl_send_response+0x44>
 8014d80:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014d84:	462a      	mov	r2, r5
 8014d86:	e9cd 0100 	strd	r0, r1, [sp]
 8014d8a:	9602      	str	r6, [sp, #8]
 8014d8c:	2102      	movs	r1, #2
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f000 f81e 	bl	8014dd0 <rcl_send_service_event_message>
 8014d94:	b004      	add	sp, #16
 8014d96:	bd70      	pop	{r4, r5, r6, pc}
 8014d98:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014d9c:	b004      	add	sp, #16
 8014d9e:	bd70      	pop	{r4, r5, r6, pc}
 8014da0:	2802      	cmp	r0, #2
 8014da2:	bf18      	it	ne
 8014da4:	2001      	movne	r0, #1
 8014da6:	b004      	add	sp, #16
 8014da8:	bd70      	pop	{r4, r5, r6, pc}
 8014daa:	200b      	movs	r0, #11
 8014dac:	b004      	add	sp, #16
 8014dae:	bd70      	pop	{r4, r5, r6, pc}
 8014db0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014db4:	4770      	bx	lr
 8014db6:	bf00      	nop

08014db8 <rcl_service_is_valid>:
 8014db8:	b130      	cbz	r0, 8014dc8 <rcl_service_is_valid+0x10>
 8014dba:	6800      	ldr	r0, [r0, #0]
 8014dbc:	b120      	cbz	r0, 8014dc8 <rcl_service_is_valid+0x10>
 8014dbe:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014dc2:	3800      	subs	r0, #0
 8014dc4:	bf18      	it	ne
 8014dc6:	2001      	movne	r0, #1
 8014dc8:	4770      	bx	lr
 8014dca:	bf00      	nop
 8014dcc:	0000      	movs	r0, r0
	...

08014dd0 <rcl_send_service_event_message>:
 8014dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014dd2:	b093      	sub	sp, #76	@ 0x4c
 8014dd4:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014dd6:	b17a      	cbz	r2, 8014df8 <rcl_send_service_event_message+0x28>
 8014dd8:	b176      	cbz	r6, 8014df8 <rcl_send_service_event_message+0x28>
 8014dda:	4604      	mov	r4, r0
 8014ddc:	b150      	cbz	r0, 8014df4 <rcl_send_service_event_message+0x24>
 8014dde:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8014de2:	b13b      	cbz	r3, 8014df4 <rcl_send_service_event_message+0x24>
 8014de4:	68c0      	ldr	r0, [r0, #12]
 8014de6:	460f      	mov	r7, r1
 8014de8:	4615      	mov	r5, r2
 8014dea:	f000 f9bb 	bl	8015164 <rcl_clock_valid>
 8014dee:	b108      	cbz	r0, 8014df4 <rcl_send_service_event_message+0x24>
 8014df0:	7a23      	ldrb	r3, [r4, #8]
 8014df2:	b92b      	cbnz	r3, 8014e00 <rcl_send_service_event_message+0x30>
 8014df4:	2501      	movs	r5, #1
 8014df6:	e000      	b.n	8014dfa <rcl_send_service_event_message+0x2a>
 8014df8:	250b      	movs	r5, #11
 8014dfa:	4628      	mov	r0, r5
 8014dfc:	b013      	add	sp, #76	@ 0x4c
 8014dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e00:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8014e04:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014e08:	f10d 0c0c 	add.w	ip, sp, #12
 8014e0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014e10:	f8de 3000 	ldr.w	r3, [lr]
 8014e14:	f8cc 3000 	str.w	r3, [ip]
 8014e18:	a803      	add	r0, sp, #12
 8014e1a:	f7fa fba5 	bl	800f568 <rcutils_allocator_is_valid>
 8014e1e:	2800      	cmp	r0, #0
 8014e20:	d0ea      	beq.n	8014df8 <rcl_send_service_event_message+0x28>
 8014e22:	6820      	ldr	r0, [r4, #0]
 8014e24:	f7f9 fc32 	bl	800e68c <rcl_publisher_is_valid>
 8014e28:	2800      	cmp	r0, #0
 8014e2a:	d045      	beq.n	8014eb8 <rcl_send_service_event_message+0xe8>
 8014e2c:	4669      	mov	r1, sp
 8014e2e:	68e0      	ldr	r0, [r4, #12]
 8014e30:	f000 fa10 	bl	8015254 <rcl_clock_get_now>
 8014e34:	4601      	mov	r1, r0
 8014e36:	2800      	cmp	r0, #0
 8014e38:	d13b      	bne.n	8014eb2 <rcl_send_service_event_message+0xe2>
 8014e3a:	2220      	movs	r2, #32
 8014e3c:	eb0d 0002 	add.w	r0, sp, r2
 8014e40:	f007 ff16 	bl	801cc70 <memset>
 8014e44:	a324      	add	r3, pc, #144	@ (adr r3, 8014ed8 <rcl_send_service_event_message+0x108>)
 8014e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e4e:	f88d 7020 	strb.w	r7, [sp, #32]
 8014e52:	f7eb ff31 	bl	8000cb8 <__aeabi_ldivmod>
 8014e56:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8014e5a:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8014e5e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014e62:	7a23      	ldrb	r3, [r4, #8]
 8014e64:	6830      	ldr	r0, [r6, #0]
 8014e66:	6871      	ldr	r1, [r6, #4]
 8014e68:	68b2      	ldr	r2, [r6, #8]
 8014e6a:	2b01      	cmp	r3, #1
 8014e6c:	68f3      	ldr	r3, [r6, #12]
 8014e6e:	bf08      	it	eq
 8014e70:	2500      	moveq	r5, #0
 8014e72:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014e74:	2f01      	cmp	r7, #1
 8014e76:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014e78:	d821      	bhi.n	8014ebe <rcl_send_service_event_message+0xee>
 8014e7a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014e7e:	462a      	mov	r2, r5
 8014e80:	a808      	add	r0, sp, #32
 8014e82:	699d      	ldr	r5, [r3, #24]
 8014e84:	a903      	add	r1, sp, #12
 8014e86:	2300      	movs	r3, #0
 8014e88:	47a8      	blx	r5
 8014e8a:	4606      	mov	r6, r0
 8014e8c:	2e00      	cmp	r6, #0
 8014e8e:	d0b1      	beq.n	8014df4 <rcl_send_service_event_message+0x24>
 8014e90:	4631      	mov	r1, r6
 8014e92:	6820      	ldr	r0, [r4, #0]
 8014e94:	2200      	movs	r2, #0
 8014e96:	f7f9 fbd3 	bl	800e640 <rcl_publish>
 8014e9a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014e9e:	4605      	mov	r5, r0
 8014ea0:	69db      	ldr	r3, [r3, #28]
 8014ea2:	a903      	add	r1, sp, #12
 8014ea4:	4630      	mov	r0, r6
 8014ea6:	4798      	blx	r3
 8014ea8:	2d00      	cmp	r5, #0
 8014eaa:	d0a6      	beq.n	8014dfa <rcl_send_service_event_message+0x2a>
 8014eac:	f7fa fb88 	bl	800f5c0 <rcutils_reset_error>
 8014eb0:	e7a3      	b.n	8014dfa <rcl_send_service_event_message+0x2a>
 8014eb2:	f7fa fb85 	bl	800f5c0 <rcutils_reset_error>
 8014eb6:	e79d      	b.n	8014df4 <rcl_send_service_event_message+0x24>
 8014eb8:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8014ebc:	e79d      	b.n	8014dfa <rcl_send_service_event_message+0x2a>
 8014ebe:	1eb9      	subs	r1, r7, #2
 8014ec0:	2901      	cmp	r1, #1
 8014ec2:	d8f6      	bhi.n	8014eb2 <rcl_send_service_event_message+0xe2>
 8014ec4:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014ec8:	462b      	mov	r3, r5
 8014eca:	a808      	add	r0, sp, #32
 8014ecc:	6995      	ldr	r5, [r2, #24]
 8014ece:	a903      	add	r1, sp, #12
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	47a8      	blx	r5
 8014ed4:	4606      	mov	r6, r0
 8014ed6:	e7d9      	b.n	8014e8c <rcl_send_service_event_message+0xbc>
 8014ed8:	3b9aca00 	.word	0x3b9aca00
 8014edc:	00000000 	.word	0x00000000

08014ee0 <rcl_get_zero_initialized_subscription>:
 8014ee0:	4b01      	ldr	r3, [pc, #4]	@ (8014ee8 <rcl_get_zero_initialized_subscription+0x8>)
 8014ee2:	6818      	ldr	r0, [r3, #0]
 8014ee4:	4770      	bx	lr
 8014ee6:	bf00      	nop
 8014ee8:	080203a0 	.word	0x080203a0

08014eec <rcl_subscription_init>:
 8014eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014ef0:	b089      	sub	sp, #36	@ 0x24
 8014ef2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014ef4:	b1d6      	cbz	r6, 8014f2c <rcl_subscription_init+0x40>
 8014ef6:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8014efa:	4604      	mov	r4, r0
 8014efc:	4648      	mov	r0, r9
 8014efe:	460d      	mov	r5, r1
 8014f00:	4690      	mov	r8, r2
 8014f02:	461f      	mov	r7, r3
 8014f04:	f7fa fb30 	bl	800f568 <rcutils_allocator_is_valid>
 8014f08:	b180      	cbz	r0, 8014f2c <rcl_subscription_init+0x40>
 8014f0a:	b17c      	cbz	r4, 8014f2c <rcl_subscription_init+0x40>
 8014f0c:	4628      	mov	r0, r5
 8014f0e:	f7ff fd95 	bl	8014a3c <rcl_node_is_valid>
 8014f12:	2800      	cmp	r0, #0
 8014f14:	d054      	beq.n	8014fc0 <rcl_subscription_init+0xd4>
 8014f16:	f1b8 0f00 	cmp.w	r8, #0
 8014f1a:	d007      	beq.n	8014f2c <rcl_subscription_init+0x40>
 8014f1c:	b137      	cbz	r7, 8014f2c <rcl_subscription_init+0x40>
 8014f1e:	6823      	ldr	r3, [r4, #0]
 8014f20:	b14b      	cbz	r3, 8014f36 <rcl_subscription_init+0x4a>
 8014f22:	2764      	movs	r7, #100	@ 0x64
 8014f24:	4638      	mov	r0, r7
 8014f26:	b009      	add	sp, #36	@ 0x24
 8014f28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f2c:	270b      	movs	r7, #11
 8014f2e:	4638      	mov	r0, r7
 8014f30:	b009      	add	sp, #36	@ 0x24
 8014f32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f36:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8014f3a:	aa07      	add	r2, sp, #28
 8014f3c:	9205      	str	r2, [sp, #20]
 8014f3e:	9307      	str	r3, [sp, #28]
 8014f40:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014f44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014f48:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014f4c:	4639      	mov	r1, r7
 8014f4e:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014f52:	4628      	mov	r0, r5
 8014f54:	f7ff fe02 	bl	8014b5c <rcl_node_resolve_name>
 8014f58:	4607      	mov	r7, r0
 8014f5a:	2800      	cmp	r0, #0
 8014f5c:	d15f      	bne.n	801501e <rcl_subscription_init+0x132>
 8014f5e:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014f62:	21d0      	movs	r1, #208	@ 0xd0
 8014f64:	2001      	movs	r0, #1
 8014f66:	4798      	blx	r3
 8014f68:	6020      	str	r0, [r4, #0]
 8014f6a:	2800      	cmp	r0, #0
 8014f6c:	d05d      	beq.n	801502a <rcl_subscription_init+0x13e>
 8014f6e:	2278      	movs	r2, #120	@ 0x78
 8014f70:	4631      	mov	r1, r6
 8014f72:	f007 ffb6 	bl	801cee2 <memcpy>
 8014f76:	4628      	mov	r0, r5
 8014f78:	f7ff fd82 	bl	8014a80 <rcl_node_get_rmw_handle>
 8014f7c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014f80:	9300      	str	r3, [sp, #0]
 8014f82:	9a07      	ldr	r2, [sp, #28]
 8014f84:	6827      	ldr	r7, [r4, #0]
 8014f86:	4641      	mov	r1, r8
 8014f88:	4633      	mov	r3, r6
 8014f8a:	f003 fbb1 	bl	80186f0 <rmw_create_subscription>
 8014f8e:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014f92:	6827      	ldr	r7, [r4, #0]
 8014f94:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014f98:	b338      	cbz	r0, 8014fea <rcl_subscription_init+0xfe>
 8014f9a:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8014f9e:	f003 fc87 	bl	80188b0 <rmw_subscription_get_actual_qos>
 8014fa2:	4607      	mov	r7, r0
 8014fa4:	b988      	cbnz	r0, 8014fca <rcl_subscription_init+0xde>
 8014fa6:	6823      	ldr	r3, [r4, #0]
 8014fa8:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8014fac:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8014fb0:	9807      	ldr	r0, [sp, #28]
 8014fb2:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014fb4:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014fb6:	4798      	blx	r3
 8014fb8:	4638      	mov	r0, r7
 8014fba:	b009      	add	sp, #36	@ 0x24
 8014fbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fc0:	27c8      	movs	r7, #200	@ 0xc8
 8014fc2:	4638      	mov	r0, r7
 8014fc4:	b009      	add	sp, #36	@ 0x24
 8014fc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fca:	6827      	ldr	r7, [r4, #0]
 8014fcc:	b32f      	cbz	r7, 801501a <rcl_subscription_init+0x12e>
 8014fce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014fd2:	b153      	cbz	r3, 8014fea <rcl_subscription_init+0xfe>
 8014fd4:	4628      	mov	r0, r5
 8014fd6:	f7ff fd53 	bl	8014a80 <rcl_node_get_rmw_handle>
 8014fda:	6823      	ldr	r3, [r4, #0]
 8014fdc:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8014fe0:	f003 fc74 	bl	80188cc <rmw_destroy_subscription>
 8014fe4:	6827      	ldr	r7, [r4, #0]
 8014fe6:	4638      	mov	r0, r7
 8014fe8:	b197      	cbz	r7, 8015010 <rcl_subscription_init+0x124>
 8014fea:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8014fee:	4628      	mov	r0, r5
 8014ff0:	f7fa faba 	bl	800f568 <rcutils_allocator_is_valid>
 8014ff4:	b1e8      	cbz	r0, 8015032 <rcl_subscription_init+0x146>
 8014ff6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014ff8:	b1d8      	cbz	r0, 8015032 <rcl_subscription_init+0x146>
 8014ffa:	4629      	mov	r1, r5
 8014ffc:	f002 fb94 	bl	8017728 <rmw_subscription_content_filter_options_fini>
 8015000:	4605      	mov	r5, r0
 8015002:	b9a0      	cbnz	r0, 801502e <rcl_subscription_init+0x142>
 8015004:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8015006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015008:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801500a:	4798      	blx	r3
 801500c:	6820      	ldr	r0, [r4, #0]
 801500e:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8015010:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8015012:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8015014:	4798      	blx	r3
 8015016:	2300      	movs	r3, #0
 8015018:	6023      	str	r3, [r4, #0]
 801501a:	2701      	movs	r7, #1
 801501c:	e7c8      	b.n	8014fb0 <rcl_subscription_init+0xc4>
 801501e:	2867      	cmp	r0, #103	@ 0x67
 8015020:	d0c6      	beq.n	8014fb0 <rcl_subscription_init+0xc4>
 8015022:	2869      	cmp	r0, #105	@ 0x69
 8015024:	d007      	beq.n	8015036 <rcl_subscription_init+0x14a>
 8015026:	280a      	cmp	r0, #10
 8015028:	d1f7      	bne.n	801501a <rcl_subscription_init+0x12e>
 801502a:	270a      	movs	r7, #10
 801502c:	e7c0      	b.n	8014fb0 <rcl_subscription_init+0xc4>
 801502e:	f7ff f93d 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 8015032:	6820      	ldr	r0, [r4, #0]
 8015034:	e7ec      	b.n	8015010 <rcl_subscription_init+0x124>
 8015036:	2767      	movs	r7, #103	@ 0x67
 8015038:	e7ba      	b.n	8014fb0 <rcl_subscription_init+0xc4>
 801503a:	bf00      	nop

0801503c <rcl_subscription_get_default_options>:
 801503c:	b510      	push	{r4, lr}
 801503e:	4907      	ldr	r1, [pc, #28]	@ (801505c <rcl_subscription_get_default_options+0x20>)
 8015040:	4604      	mov	r4, r0
 8015042:	2250      	movs	r2, #80	@ 0x50
 8015044:	f007 ff4d 	bl	801cee2 <memcpy>
 8015048:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801504c:	f7fa fa60 	bl	800f510 <rcutils_get_default_allocator>
 8015050:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8015054:	f002 fb82 	bl	801775c <rmw_get_default_subscription_options>
 8015058:	4620      	mov	r0, r4
 801505a:	bd10      	pop	{r4, pc}
 801505c:	080203a8 	.word	0x080203a8

08015060 <rcl_take>:
 8015060:	2800      	cmp	r0, #0
 8015062:	d04b      	beq.n	80150fc <rcl_take+0x9c>
 8015064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015068:	4615      	mov	r5, r2
 801506a:	6802      	ldr	r2, [r0, #0]
 801506c:	b0a0      	sub	sp, #128	@ 0x80
 801506e:	4604      	mov	r4, r0
 8015070:	2a00      	cmp	r2, #0
 8015072:	d03b      	beq.n	80150ec <rcl_take+0x8c>
 8015074:	461f      	mov	r7, r3
 8015076:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 801507a:	2b00      	cmp	r3, #0
 801507c:	d036      	beq.n	80150ec <rcl_take+0x8c>
 801507e:	460e      	mov	r6, r1
 8015080:	2900      	cmp	r1, #0
 8015082:	d039      	beq.n	80150f8 <rcl_take+0x98>
 8015084:	2d00      	cmp	r5, #0
 8015086:	d03d      	beq.n	8015104 <rcl_take+0xa4>
 8015088:	a802      	add	r0, sp, #8
 801508a:	f002 fbf3 	bl	8017874 <rmw_get_zero_initialized_message_info>
 801508e:	6823      	ldr	r3, [r4, #0]
 8015090:	f10d 0c08 	add.w	ip, sp, #8
 8015094:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8015098:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801509c:	46ae      	mov	lr, r5
 801509e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80150a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80150a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80150aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80150ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80150b2:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80150b6:	462b      	mov	r3, r5
 80150b8:	e88e 0003 	stmia.w	lr, {r0, r1}
 80150bc:	f04f 0800 	mov.w	r8, #0
 80150c0:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 80150c4:	4631      	mov	r1, r6
 80150c6:	4620      	mov	r0, r4
 80150c8:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 80150cc:	9700      	str	r7, [sp, #0]
 80150ce:	f003 fc5d 	bl	801898c <rmw_take_with_info>
 80150d2:	4603      	mov	r3, r0
 80150d4:	b9c0      	cbnz	r0, 8015108 <rcl_take+0xa8>
 80150d6:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 80150da:	f240 1291 	movw	r2, #401	@ 0x191
 80150de:	2900      	cmp	r1, #0
 80150e0:	bf08      	it	eq
 80150e2:	4613      	moveq	r3, r2
 80150e4:	4618      	mov	r0, r3
 80150e6:	b020      	add	sp, #128	@ 0x80
 80150e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150ec:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80150f0:	4618      	mov	r0, r3
 80150f2:	b020      	add	sp, #128	@ 0x80
 80150f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150f8:	230b      	movs	r3, #11
 80150fa:	e7f3      	b.n	80150e4 <rcl_take+0x84>
 80150fc:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8015100:	4618      	mov	r0, r3
 8015102:	4770      	bx	lr
 8015104:	ad12      	add	r5, sp, #72	@ 0x48
 8015106:	e7bf      	b.n	8015088 <rcl_take+0x28>
 8015108:	f7ff f8d0 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801510c:	4603      	mov	r3, r0
 801510e:	e7e9      	b.n	80150e4 <rcl_take+0x84>

08015110 <rcl_subscription_get_rmw_handle>:
 8015110:	b118      	cbz	r0, 801511a <rcl_subscription_get_rmw_handle+0xa>
 8015112:	6800      	ldr	r0, [r0, #0]
 8015114:	b108      	cbz	r0, 801511a <rcl_subscription_get_rmw_handle+0xa>
 8015116:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 801511a:	4770      	bx	lr

0801511c <rcl_subscription_is_valid>:
 801511c:	b130      	cbz	r0, 801512c <rcl_subscription_is_valid+0x10>
 801511e:	6800      	ldr	r0, [r0, #0]
 8015120:	b120      	cbz	r0, 801512c <rcl_subscription_is_valid+0x10>
 8015122:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8015126:	3800      	subs	r0, #0
 8015128:	bf18      	it	ne
 801512a:	2001      	movne	r0, #1
 801512c:	4770      	bx	lr
 801512e:	bf00      	nop

08015130 <rcl_get_system_time>:
 8015130:	4608      	mov	r0, r1
 8015132:	f7fa ba61 	b.w	800f5f8 <rcutils_system_time_now>
 8015136:	bf00      	nop

08015138 <rcl_get_steady_time>:
 8015138:	4608      	mov	r0, r1
 801513a:	f7fa ba87 	b.w	800f64c <rcutils_steady_time_now>
 801513e:	bf00      	nop

08015140 <rcl_get_ros_time>:
 8015140:	7a03      	ldrb	r3, [r0, #8]
 8015142:	b510      	push	{r4, lr}
 8015144:	460c      	mov	r4, r1
 8015146:	b143      	cbz	r3, 801515a <rcl_get_ros_time+0x1a>
 8015148:	2105      	movs	r1, #5
 801514a:	f001 ff81 	bl	8017050 <__atomic_load_8>
 801514e:	4602      	mov	r2, r0
 8015150:	460b      	mov	r3, r1
 8015152:	e9c4 2300 	strd	r2, r3, [r4]
 8015156:	2000      	movs	r0, #0
 8015158:	bd10      	pop	{r4, pc}
 801515a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801515e:	4608      	mov	r0, r1
 8015160:	f7fa ba4a 	b.w	800f5f8 <rcutils_system_time_now>

08015164 <rcl_clock_valid>:
 8015164:	b138      	cbz	r0, 8015176 <rcl_clock_valid+0x12>
 8015166:	7803      	ldrb	r3, [r0, #0]
 8015168:	b123      	cbz	r3, 8015174 <rcl_clock_valid+0x10>
 801516a:	68c0      	ldr	r0, [r0, #12]
 801516c:	3800      	subs	r0, #0
 801516e:	bf18      	it	ne
 8015170:	2001      	movne	r0, #1
 8015172:	4770      	bx	lr
 8015174:	4618      	mov	r0, r3
 8015176:	4770      	bx	lr

08015178 <rcl_clock_init>:
 8015178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801517a:	4605      	mov	r5, r0
 801517c:	4610      	mov	r0, r2
 801517e:	4614      	mov	r4, r2
 8015180:	460e      	mov	r6, r1
 8015182:	f7fa f9f1 	bl	800f568 <rcutils_allocator_is_valid>
 8015186:	b128      	cbz	r0, 8015194 <rcl_clock_init+0x1c>
 8015188:	2d03      	cmp	r5, #3
 801518a:	d803      	bhi.n	8015194 <rcl_clock_init+0x1c>
 801518c:	e8df f005 	tbb	[pc, r5]
 8015190:	044c291a 	.word	0x044c291a
 8015194:	200b      	movs	r0, #11
 8015196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015198:	2e00      	cmp	r6, #0
 801519a:	d0fb      	beq.n	8015194 <rcl_clock_init+0x1c>
 801519c:	2c00      	cmp	r4, #0
 801519e:	d0f9      	beq.n	8015194 <rcl_clock_init+0x1c>
 80151a0:	2300      	movs	r3, #0
 80151a2:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80151a6:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 801524c <rcl_clock_init+0xd4>
 80151aa:	6133      	str	r3, [r6, #16]
 80151ac:	f106 0514 	add.w	r5, r6, #20
 80151b0:	2703      	movs	r7, #3
 80151b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80151b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80151b6:	6823      	ldr	r3, [r4, #0]
 80151b8:	602b      	str	r3, [r5, #0]
 80151ba:	f8c6 c00c 	str.w	ip, [r6, #12]
 80151be:	7037      	strb	r7, [r6, #0]
 80151c0:	2000      	movs	r0, #0
 80151c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151c4:	2e00      	cmp	r6, #0
 80151c6:	d0e5      	beq.n	8015194 <rcl_clock_init+0x1c>
 80151c8:	2300      	movs	r3, #0
 80151ca:	7033      	strb	r3, [r6, #0]
 80151cc:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80151d0:	e9c6 3303 	strd	r3, r3, [r6, #12]
 80151d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80151d6:	f106 0514 	add.w	r5, r6, #20
 80151da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80151dc:	6823      	ldr	r3, [r4, #0]
 80151de:	602b      	str	r3, [r5, #0]
 80151e0:	e7ee      	b.n	80151c0 <rcl_clock_init+0x48>
 80151e2:	2e00      	cmp	r6, #0
 80151e4:	d0d6      	beq.n	8015194 <rcl_clock_init+0x1c>
 80151e6:	2c00      	cmp	r4, #0
 80151e8:	d0d4      	beq.n	8015194 <rcl_clock_init+0x1c>
 80151ea:	2700      	movs	r7, #0
 80151ec:	7037      	strb	r7, [r6, #0]
 80151ee:	46a4      	mov	ip, r4
 80151f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80151f4:	f106 0514 	add.w	r5, r6, #20
 80151f8:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80151fc:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8015200:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015202:	f8dc 3000 	ldr.w	r3, [ip]
 8015206:	602b      	str	r3, [r5, #0]
 8015208:	6921      	ldr	r1, [r4, #16]
 801520a:	6823      	ldr	r3, [r4, #0]
 801520c:	2010      	movs	r0, #16
 801520e:	4798      	blx	r3
 8015210:	6130      	str	r0, [r6, #16]
 8015212:	b1b8      	cbz	r0, 8015244 <rcl_clock_init+0xcc>
 8015214:	2200      	movs	r2, #0
 8015216:	2300      	movs	r3, #0
 8015218:	e9c0 2300 	strd	r2, r3, [r0]
 801521c:	4a0a      	ldr	r2, [pc, #40]	@ (8015248 <rcl_clock_init+0xd0>)
 801521e:	7207      	strb	r7, [r0, #8]
 8015220:	2301      	movs	r3, #1
 8015222:	60f2      	str	r2, [r6, #12]
 8015224:	7033      	strb	r3, [r6, #0]
 8015226:	e7cb      	b.n	80151c0 <rcl_clock_init+0x48>
 8015228:	2e00      	cmp	r6, #0
 801522a:	d0b3      	beq.n	8015194 <rcl_clock_init+0x1c>
 801522c:	2c00      	cmp	r4, #0
 801522e:	d0b1      	beq.n	8015194 <rcl_clock_init+0x1c>
 8015230:	2300      	movs	r3, #0
 8015232:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015236:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8015250 <rcl_clock_init+0xd8>
 801523a:	6133      	str	r3, [r6, #16]
 801523c:	f106 0514 	add.w	r5, r6, #20
 8015240:	2702      	movs	r7, #2
 8015242:	e7b6      	b.n	80151b2 <rcl_clock_init+0x3a>
 8015244:	200a      	movs	r0, #10
 8015246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015248:	08015141 	.word	0x08015141
 801524c:	08015139 	.word	0x08015139
 8015250:	08015131 	.word	0x08015131

08015254 <rcl_clock_get_now>:
 8015254:	b140      	cbz	r0, 8015268 <rcl_clock_get_now+0x14>
 8015256:	b139      	cbz	r1, 8015268 <rcl_clock_get_now+0x14>
 8015258:	7803      	ldrb	r3, [r0, #0]
 801525a:	b11b      	cbz	r3, 8015264 <rcl_clock_get_now+0x10>
 801525c:	68c3      	ldr	r3, [r0, #12]
 801525e:	b10b      	cbz	r3, 8015264 <rcl_clock_get_now+0x10>
 8015260:	6900      	ldr	r0, [r0, #16]
 8015262:	4718      	bx	r3
 8015264:	2001      	movs	r0, #1
 8015266:	4770      	bx	lr
 8015268:	200b      	movs	r0, #11
 801526a:	4770      	bx	lr

0801526c <rcl_is_enabled_ros_time_override>:
 801526c:	b158      	cbz	r0, 8015286 <rcl_is_enabled_ros_time_override+0x1a>
 801526e:	b151      	cbz	r1, 8015286 <rcl_is_enabled_ros_time_override+0x1a>
 8015270:	7803      	ldrb	r3, [r0, #0]
 8015272:	2b01      	cmp	r3, #1
 8015274:	d105      	bne.n	8015282 <rcl_is_enabled_ros_time_override+0x16>
 8015276:	6902      	ldr	r2, [r0, #16]
 8015278:	b11a      	cbz	r2, 8015282 <rcl_is_enabled_ros_time_override+0x16>
 801527a:	7a13      	ldrb	r3, [r2, #8]
 801527c:	700b      	strb	r3, [r1, #0]
 801527e:	2000      	movs	r0, #0
 8015280:	4770      	bx	lr
 8015282:	2001      	movs	r0, #1
 8015284:	4770      	bx	lr
 8015286:	200b      	movs	r0, #11
 8015288:	4770      	bx	lr
 801528a:	bf00      	nop

0801528c <rcl_clock_add_jump_callback>:
 801528c:	b082      	sub	sp, #8
 801528e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015292:	a906      	add	r1, sp, #24
 8015294:	e881 000c 	stmia.w	r1, {r2, r3}
 8015298:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 801529c:	b320      	cbz	r0, 80152e8 <rcl_clock_add_jump_callback+0x5c>
 801529e:	4605      	mov	r5, r0
 80152a0:	3014      	adds	r0, #20
 80152a2:	f7fa f961 	bl	800f568 <rcutils_allocator_is_valid>
 80152a6:	b1f8      	cbz	r0, 80152e8 <rcl_clock_add_jump_callback+0x5c>
 80152a8:	b1f7      	cbz	r7, 80152e8 <rcl_clock_add_jump_callback+0x5c>
 80152aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	db1b      	blt.n	80152e8 <rcl_clock_add_jump_callback+0x5c>
 80152b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80152b4:	2a01      	cmp	r2, #1
 80152b6:	f173 0300 	sbcs.w	r3, r3, #0
 80152ba:	da15      	bge.n	80152e8 <rcl_clock_add_jump_callback+0x5c>
 80152bc:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 80152c0:	2c00      	cmp	r4, #0
 80152c2:	d042      	beq.n	801534a <rcl_clock_add_jump_callback+0xbe>
 80152c4:	4603      	mov	r3, r0
 80152c6:	2200      	movs	r2, #0
 80152c8:	e003      	b.n	80152d2 <rcl_clock_add_jump_callback+0x46>
 80152ca:	4294      	cmp	r4, r2
 80152cc:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80152d0:	d011      	beq.n	80152f6 <rcl_clock_add_jump_callback+0x6a>
 80152d2:	6819      	ldr	r1, [r3, #0]
 80152d4:	42b9      	cmp	r1, r7
 80152d6:	f102 0201 	add.w	r2, r2, #1
 80152da:	d1f6      	bne.n	80152ca <rcl_clock_add_jump_callback+0x3e>
 80152dc:	6a19      	ldr	r1, [r3, #32]
 80152de:	42b1      	cmp	r1, r6
 80152e0:	d1f3      	bne.n	80152ca <rcl_clock_add_jump_callback+0x3e>
 80152e2:	f04f 0e01 	mov.w	lr, #1
 80152e6:	e001      	b.n	80152ec <rcl_clock_add_jump_callback+0x60>
 80152e8:	f04f 0e0b 	mov.w	lr, #11
 80152ec:	4670      	mov	r0, lr
 80152ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80152f2:	b002      	add	sp, #8
 80152f4:	4770      	bx	lr
 80152f6:	3401      	adds	r4, #1
 80152f8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80152fc:	00e1      	lsls	r1, r4, #3
 80152fe:	69eb      	ldr	r3, [r5, #28]
 8015300:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015302:	4798      	blx	r3
 8015304:	b1f0      	cbz	r0, 8015344 <rcl_clock_add_jump_callback+0xb8>
 8015306:	68ab      	ldr	r3, [r5, #8]
 8015308:	6068      	str	r0, [r5, #4]
 801530a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801530e:	f10d 0c18 	add.w	ip, sp, #24
 8015312:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 8015316:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 801531a:	f103 0801 	add.w	r8, r3, #1
 801531e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015322:	f104 0708 	add.w	r7, r4, #8
 8015326:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015328:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801532c:	f04f 0e00 	mov.w	lr, #0
 8015330:	e887 0003 	stmia.w	r7, {r0, r1}
 8015334:	6226      	str	r6, [r4, #32]
 8015336:	4670      	mov	r0, lr
 8015338:	f8c5 8008 	str.w	r8, [r5, #8]
 801533c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015340:	b002      	add	sp, #8
 8015342:	4770      	bx	lr
 8015344:	f04f 0e0a 	mov.w	lr, #10
 8015348:	e7d0      	b.n	80152ec <rcl_clock_add_jump_callback+0x60>
 801534a:	2128      	movs	r1, #40	@ 0x28
 801534c:	e7d7      	b.n	80152fe <rcl_clock_add_jump_callback+0x72>
 801534e:	bf00      	nop

08015350 <rcl_clock_remove_jump_callback>:
 8015350:	2800      	cmp	r0, #0
 8015352:	d05a      	beq.n	801540a <rcl_clock_remove_jump_callback+0xba>
 8015354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015358:	4605      	mov	r5, r0
 801535a:	3014      	adds	r0, #20
 801535c:	460f      	mov	r7, r1
 801535e:	4692      	mov	sl, r2
 8015360:	f7fa f902 	bl	800f568 <rcutils_allocator_is_valid>
 8015364:	2800      	cmp	r0, #0
 8015366:	d03f      	beq.n	80153e8 <rcl_clock_remove_jump_callback+0x98>
 8015368:	2f00      	cmp	r7, #0
 801536a:	d03d      	beq.n	80153e8 <rcl_clock_remove_jump_callback+0x98>
 801536c:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8015370:	f1b8 0f00 	cmp.w	r8, #0
 8015374:	d00c      	beq.n	8015390 <rcl_clock_remove_jump_callback+0x40>
 8015376:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801537a:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 801537e:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 8015382:	464c      	mov	r4, r9
 8015384:	6823      	ldr	r3, [r4, #0]
 8015386:	42bb      	cmp	r3, r7
 8015388:	d005      	beq.n	8015396 <rcl_clock_remove_jump_callback+0x46>
 801538a:	3428      	adds	r4, #40	@ 0x28
 801538c:	42b4      	cmp	r4, r6
 801538e:	d1f9      	bne.n	8015384 <rcl_clock_remove_jump_callback+0x34>
 8015390:	2001      	movs	r0, #1
 8015392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015396:	6a23      	ldr	r3, [r4, #32]
 8015398:	3428      	adds	r4, #40	@ 0x28
 801539a:	42b4      	cmp	r4, r6
 801539c:	d02c      	beq.n	80153f8 <rcl_clock_remove_jump_callback+0xa8>
 801539e:	4553      	cmp	r3, sl
 80153a0:	d1f0      	bne.n	8015384 <rcl_clock_remove_jump_callback+0x34>
 80153a2:	46a6      	mov	lr, r4
 80153a4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80153a8:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80153ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80153b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80153b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80153b8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80153bc:	3428      	adds	r4, #40	@ 0x28
 80153be:	42a6      	cmp	r6, r4
 80153c0:	e88c 0003 	stmia.w	ip, {r0, r1}
 80153c4:	d1ed      	bne.n	80153a2 <rcl_clock_remove_jump_callback+0x52>
 80153c6:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80153ca:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80153cc:	60ac      	str	r4, [r5, #8]
 80153ce:	b174      	cbz	r4, 80153ee <rcl_clock_remove_jump_callback+0x9e>
 80153d0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80153d4:	00e1      	lsls	r1, r4, #3
 80153d6:	69eb      	ldr	r3, [r5, #28]
 80153d8:	4648      	mov	r0, r9
 80153da:	4798      	blx	r3
 80153dc:	4604      	mov	r4, r0
 80153de:	b1b0      	cbz	r0, 801540e <rcl_clock_remove_jump_callback+0xbe>
 80153e0:	606c      	str	r4, [r5, #4]
 80153e2:	2000      	movs	r0, #0
 80153e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153e8:	200b      	movs	r0, #11
 80153ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153ee:	69ab      	ldr	r3, [r5, #24]
 80153f0:	4611      	mov	r1, r2
 80153f2:	4648      	mov	r0, r9
 80153f4:	4798      	blx	r3
 80153f6:	e7f3      	b.n	80153e0 <rcl_clock_remove_jump_callback+0x90>
 80153f8:	4553      	cmp	r3, sl
 80153fa:	d1c9      	bne.n	8015390 <rcl_clock_remove_jump_callback+0x40>
 80153fc:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8015400:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015402:	60ac      	str	r4, [r5, #8]
 8015404:	2c00      	cmp	r4, #0
 8015406:	d1e3      	bne.n	80153d0 <rcl_clock_remove_jump_callback+0x80>
 8015408:	e7f1      	b.n	80153ee <rcl_clock_remove_jump_callback+0x9e>
 801540a:	200b      	movs	r0, #11
 801540c:	4770      	bx	lr
 801540e:	200a      	movs	r0, #10
 8015410:	e7eb      	b.n	80153ea <rcl_clock_remove_jump_callback+0x9a>
 8015412:	bf00      	nop

08015414 <_rcl_timer_time_jump>:
 8015414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015418:	4681      	mov	r9, r0
 801541a:	b087      	sub	sp, #28
 801541c:	4614      	mov	r4, r2
 801541e:	b131      	cbz	r1, 801542e <_rcl_timer_time_jump+0x1a>
 8015420:	7803      	ldrb	r3, [r0, #0]
 8015422:	3b02      	subs	r3, #2
 8015424:	2b01      	cmp	r3, #1
 8015426:	d93e      	bls.n	80154a6 <_rcl_timer_time_jump+0x92>
 8015428:	b007      	add	sp, #28
 801542a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801542e:	6810      	ldr	r0, [r2, #0]
 8015430:	a904      	add	r1, sp, #16
 8015432:	f7ff ff0f 	bl	8015254 <rcl_clock_get_now>
 8015436:	2800      	cmp	r0, #0
 8015438:	d1f6      	bne.n	8015428 <_rcl_timer_time_jump+0x14>
 801543a:	f104 0a20 	add.w	sl, r4, #32
 801543e:	2105      	movs	r1, #5
 8015440:	4650      	mov	r0, sl
 8015442:	f001 fe05 	bl	8017050 <__atomic_load_8>
 8015446:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 801544a:	4680      	mov	r8, r0
 801544c:	460e      	mov	r6, r1
 801544e:	4658      	mov	r0, fp
 8015450:	2105      	movs	r1, #5
 8015452:	f001 fdfd 	bl	8017050 <__atomic_load_8>
 8015456:	4607      	mov	r7, r0
 8015458:	460d      	mov	r5, r1
 801545a:	f104 0018 	add.w	r0, r4, #24
 801545e:	2105      	movs	r1, #5
 8015460:	f001 fdf6 	bl	8017050 <__atomic_load_8>
 8015464:	f899 3000 	ldrb.w	r3, [r9]
 8015468:	9003      	str	r0, [sp, #12]
 801546a:	3b02      	subs	r3, #2
 801546c:	2b01      	cmp	r3, #1
 801546e:	4689      	mov	r9, r1
 8015470:	d935      	bls.n	80154de <_rcl_timer_time_jump+0xca>
 8015472:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015476:	42ba      	cmp	r2, r7
 8015478:	eb73 0505 	sbcs.w	r5, r3, r5
 801547c:	da57      	bge.n	801552e <_rcl_timer_time_jump+0x11a>
 801547e:	4542      	cmp	r2, r8
 8015480:	eb73 0606 	sbcs.w	r6, r3, r6
 8015484:	dad0      	bge.n	8015428 <_rcl_timer_time_jump+0x14>
 8015486:	1882      	adds	r2, r0, r2
 8015488:	f04f 0405 	mov.w	r4, #5
 801548c:	eb43 0309 	adc.w	r3, r3, r9
 8015490:	4658      	mov	r0, fp
 8015492:	9400      	str	r4, [sp, #0]
 8015494:	f001 fe12 	bl	80170bc <__atomic_store_8>
 8015498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801549c:	9400      	str	r4, [sp, #0]
 801549e:	4650      	mov	r0, sl
 80154a0:	f001 fe0c 	bl	80170bc <__atomic_store_8>
 80154a4:	e7c0      	b.n	8015428 <_rcl_timer_time_jump+0x14>
 80154a6:	6810      	ldr	r0, [r2, #0]
 80154a8:	a904      	add	r1, sp, #16
 80154aa:	f7ff fed3 	bl	8015254 <rcl_clock_get_now>
 80154ae:	2800      	cmp	r0, #0
 80154b0:	d1ba      	bne.n	8015428 <_rcl_timer_time_jump+0x14>
 80154b2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80154b6:	4313      	orrs	r3, r2
 80154b8:	d0b6      	beq.n	8015428 <_rcl_timer_time_jump+0x14>
 80154ba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80154be:	2105      	movs	r1, #5
 80154c0:	f001 fdc6 	bl	8017050 <__atomic_load_8>
 80154c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154c8:	1a82      	subs	r2, r0, r2
 80154ca:	f04f 0005 	mov.w	r0, #5
 80154ce:	9000      	str	r0, [sp, #0]
 80154d0:	eb61 0303 	sbc.w	r3, r1, r3
 80154d4:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80154d8:	f001 fdf0 	bl	80170bc <__atomic_store_8>
 80154dc:	e7a4      	b.n	8015428 <_rcl_timer_time_jump+0x14>
 80154de:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80154e2:	4313      	orrs	r3, r2
 80154e4:	d0a0      	beq.n	8015428 <_rcl_timer_time_jump+0x14>
 80154e6:	2605      	movs	r6, #5
 80154e8:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80154ec:	2300      	movs	r3, #0
 80154ee:	9600      	str	r6, [sp, #0]
 80154f0:	2200      	movs	r2, #0
 80154f2:	f001 fe19 	bl	8017128 <__atomic_exchange_8>
 80154f6:	ea51 0300 	orrs.w	r3, r1, r0
 80154fa:	4604      	mov	r4, r0
 80154fc:	460d      	mov	r5, r1
 80154fe:	d093      	beq.n	8015428 <_rcl_timer_time_jump+0x14>
 8015500:	9a04      	ldr	r2, [sp, #16]
 8015502:	9b05      	ldr	r3, [sp, #20]
 8015504:	9600      	str	r6, [sp, #0]
 8015506:	1b12      	subs	r2, r2, r4
 8015508:	eb63 0301 	sbc.w	r3, r3, r1
 801550c:	9903      	ldr	r1, [sp, #12]
 801550e:	1852      	adds	r2, r2, r1
 8015510:	eb43 0309 	adc.w	r3, r3, r9
 8015514:	4658      	mov	r0, fp
 8015516:	f001 fdd1 	bl	80170bc <__atomic_store_8>
 801551a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801551e:	1b12      	subs	r2, r2, r4
 8015520:	9600      	str	r6, [sp, #0]
 8015522:	eb63 0305 	sbc.w	r3, r3, r5
 8015526:	4650      	mov	r0, sl
 8015528:	f001 fdc8 	bl	80170bc <__atomic_store_8>
 801552c:	e77c      	b.n	8015428 <_rcl_timer_time_jump+0x14>
 801552e:	f104 0008 	add.w	r0, r4, #8
 8015532:	f006 f9d1 	bl	801b8d8 <rcl_trigger_guard_condition>
 8015536:	e777      	b.n	8015428 <_rcl_timer_time_jump+0x14>

08015538 <rcl_get_zero_initialized_timer>:
 8015538:	4b01      	ldr	r3, [pc, #4]	@ (8015540 <rcl_get_zero_initialized_timer+0x8>)
 801553a:	6818      	ldr	r0, [r3, #0]
 801553c:	4770      	bx	lr
 801553e:	bf00      	nop
 8015540:	080203f8 	.word	0x080203f8
 8015544:	00000000 	.word	0x00000000

08015548 <rcl_timer_init2>:
 8015548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801554c:	b0ae      	sub	sp, #184	@ 0xb8
 801554e:	4604      	mov	r4, r0
 8015550:	a839      	add	r0, sp, #228	@ 0xe4
 8015552:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 8015556:	460d      	mov	r5, r1
 8015558:	4691      	mov	r9, r2
 801555a:	f7fa f805 	bl	800f568 <rcutils_allocator_is_valid>
 801555e:	2800      	cmp	r0, #0
 8015560:	f000 8097 	beq.w	8015692 <rcl_timer_init2+0x14a>
 8015564:	2c00      	cmp	r4, #0
 8015566:	f000 8094 	beq.w	8015692 <rcl_timer_init2+0x14a>
 801556a:	2d00      	cmp	r5, #0
 801556c:	f000 8091 	beq.w	8015692 <rcl_timer_init2+0x14a>
 8015570:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8015572:	2b00      	cmp	r3, #0
 8015574:	f2c0 808d 	blt.w	8015692 <rcl_timer_init2+0x14a>
 8015578:	6823      	ldr	r3, [r4, #0]
 801557a:	b123      	cbz	r3, 8015586 <rcl_timer_init2+0x3e>
 801557c:	2664      	movs	r6, #100	@ 0x64
 801557e:	4630      	mov	r0, r6
 8015580:	b02e      	add	sp, #184	@ 0xb8
 8015582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015586:	a908      	add	r1, sp, #32
 8015588:	4628      	mov	r0, r5
 801558a:	f7ff fe63 	bl	8015254 <rcl_clock_get_now>
 801558e:	4606      	mov	r6, r0
 8015590:	2800      	cmp	r0, #0
 8015592:	d1f4      	bne.n	801557e <rcl_timer_init2+0x36>
 8015594:	ae06      	add	r6, sp, #24
 8015596:	4630      	mov	r0, r6
 8015598:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 801559c:	f006 f8be 	bl	801b71c <rcl_get_zero_initialized_guard_condition>
 80155a0:	e896 0003 	ldmia.w	r6, {r0, r1}
 80155a4:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 80155a8:	ae0b      	add	r6, sp, #44	@ 0x2c
 80155aa:	e88a 0003 	stmia.w	sl, {r0, r1}
 80155ae:	4630      	mov	r0, r6
 80155b0:	f006 f98c 	bl	801b8cc <rcl_guard_condition_get_default_options>
 80155b4:	ab0d      	add	r3, sp, #52	@ 0x34
 80155b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80155ba:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80155be:	4649      	mov	r1, r9
 80155c0:	e896 000c 	ldmia.w	r6, {r2, r3}
 80155c4:	4650      	mov	r0, sl
 80155c6:	f006 f8b3 	bl	801b730 <rcl_guard_condition_init>
 80155ca:	4606      	mov	r6, r0
 80155cc:	2800      	cmp	r0, #0
 80155ce:	d1d6      	bne.n	801557e <rcl_timer_init2+0x36>
 80155d0:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80155d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80155d4:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 80155d8:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 80155dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80155e0:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 80155e2:	902a      	str	r0, [sp, #168]	@ 0xa8
 80155e4:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 80155e8:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 80156c0 <rcl_timer_init2+0x178>
 80155ec:	19d0      	adds	r0, r2, r7
 80155ee:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 80155f0:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 80155f4:	eb43 0107 	adc.w	r1, r3, r7
 80155f8:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80155fc:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8015600:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 8015604:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015608:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 801560c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015610:	f8dc 3000 	ldr.w	r3, [ip]
 8015614:	f8ce 3000 	str.w	r3, [lr]
 8015618:	f088 0801 	eor.w	r8, r8, #1
 801561c:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 8015620:	4619      	mov	r1, r3
 8015622:	2060      	movs	r0, #96	@ 0x60
 8015624:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8015626:	4798      	blx	r3
 8015628:	4680      	mov	r8, r0
 801562a:	6020      	str	r0, [r4, #0]
 801562c:	2800      	cmp	r0, #0
 801562e:	d035      	beq.n	801569c <rcl_timer_init2+0x154>
 8015630:	a916      	add	r1, sp, #88	@ 0x58
 8015632:	2260      	movs	r2, #96	@ 0x60
 8015634:	f007 fc55 	bl	801cee2 <memcpy>
 8015638:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801563a:	781b      	ldrb	r3, [r3, #0]
 801563c:	2b01      	cmp	r3, #1
 801563e:	d19e      	bne.n	801557e <rcl_timer_init2+0x36>
 8015640:	2001      	movs	r0, #1
 8015642:	2100      	movs	r1, #0
 8015644:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8015648:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801564c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015650:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8015654:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8015658:	4b1b      	ldr	r3, [pc, #108]	@ (80156c8 <rcl_timer_init2+0x180>)
 801565a:	9304      	str	r3, [sp, #16]
 801565c:	f8cd 8014 	str.w	r8, [sp, #20]
 8015660:	ab12      	add	r3, sp, #72	@ 0x48
 8015662:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015664:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015668:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801566c:	4628      	mov	r0, r5
 801566e:	e89c 000c 	ldmia.w	ip, {r2, r3}
 8015672:	f7ff fe0b 	bl	801528c <rcl_clock_add_jump_callback>
 8015676:	4605      	mov	r5, r0
 8015678:	2800      	cmp	r0, #0
 801567a:	d080      	beq.n	801557e <rcl_timer_init2+0x36>
 801567c:	4650      	mov	r0, sl
 801567e:	f006 f903 	bl	801b888 <rcl_guard_condition_fini>
 8015682:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8015684:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 8015686:	6820      	ldr	r0, [r4, #0]
 8015688:	4798      	blx	r3
 801568a:	2300      	movs	r3, #0
 801568c:	6023      	str	r3, [r4, #0]
 801568e:	462e      	mov	r6, r5
 8015690:	e775      	b.n	801557e <rcl_timer_init2+0x36>
 8015692:	260b      	movs	r6, #11
 8015694:	4630      	mov	r0, r6
 8015696:	b02e      	add	sp, #184	@ 0xb8
 8015698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801569c:	4650      	mov	r0, sl
 801569e:	f006 f8f3 	bl	801b888 <rcl_guard_condition_fini>
 80156a2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	2b01      	cmp	r3, #1
 80156a8:	d001      	beq.n	80156ae <rcl_timer_init2+0x166>
 80156aa:	260a      	movs	r6, #10
 80156ac:	e767      	b.n	801557e <rcl_timer_init2+0x36>
 80156ae:	4906      	ldr	r1, [pc, #24]	@ (80156c8 <rcl_timer_init2+0x180>)
 80156b0:	4622      	mov	r2, r4
 80156b2:	4628      	mov	r0, r5
 80156b4:	f7ff fe4c 	bl	8015350 <rcl_clock_remove_jump_callback>
 80156b8:	e7f7      	b.n	80156aa <rcl_timer_init2+0x162>
 80156ba:	bf00      	nop
 80156bc:	f3af 8000 	nop.w
	...
 80156c8:	08015415 	.word	0x08015415

080156cc <rcl_timer_clock>:
 80156cc:	b130      	cbz	r0, 80156dc <rcl_timer_clock+0x10>
 80156ce:	b129      	cbz	r1, 80156dc <rcl_timer_clock+0x10>
 80156d0:	6803      	ldr	r3, [r0, #0]
 80156d2:	b12b      	cbz	r3, 80156e0 <rcl_timer_clock+0x14>
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	600b      	str	r3, [r1, #0]
 80156d8:	2000      	movs	r0, #0
 80156da:	4770      	bx	lr
 80156dc:	200b      	movs	r0, #11
 80156de:	4770      	bx	lr
 80156e0:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80156e4:	4770      	bx	lr
 80156e6:	bf00      	nop

080156e8 <rcl_timer_call>:
 80156e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156ec:	b087      	sub	sp, #28
 80156ee:	2800      	cmp	r0, #0
 80156f0:	d067      	beq.n	80157c2 <rcl_timer_call+0xda>
 80156f2:	6803      	ldr	r3, [r0, #0]
 80156f4:	4604      	mov	r4, r0
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d068      	beq.n	80157cc <rcl_timer_call+0xe4>
 80156fa:	f3bf 8f5b 	dmb	ish
 80156fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015702:	f3bf 8f5b 	dmb	ish
 8015706:	2b00      	cmp	r3, #0
 8015708:	d150      	bne.n	80157ac <rcl_timer_call+0xc4>
 801570a:	6803      	ldr	r3, [r0, #0]
 801570c:	a904      	add	r1, sp, #16
 801570e:	6818      	ldr	r0, [r3, #0]
 8015710:	f7ff fda0 	bl	8015254 <rcl_clock_get_now>
 8015714:	4605      	mov	r5, r0
 8015716:	2800      	cmp	r0, #0
 8015718:	d144      	bne.n	80157a4 <rcl_timer_call+0xbc>
 801571a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801571e:	2b00      	cmp	r3, #0
 8015720:	db4a      	blt.n	80157b8 <rcl_timer_call+0xd0>
 8015722:	6820      	ldr	r0, [r4, #0]
 8015724:	f04f 0a05 	mov.w	sl, #5
 8015728:	f8cd a000 	str.w	sl, [sp]
 801572c:	3020      	adds	r0, #32
 801572e:	f001 fcfb 	bl	8017128 <__atomic_exchange_8>
 8015732:	6823      	ldr	r3, [r4, #0]
 8015734:	f3bf 8f5b 	dmb	ish
 8015738:	4680      	mov	r8, r0
 801573a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801573e:	f3bf 8f5b 	dmb	ish
 8015742:	6820      	ldr	r0, [r4, #0]
 8015744:	4689      	mov	r9, r1
 8015746:	3028      	adds	r0, #40	@ 0x28
 8015748:	4651      	mov	r1, sl
 801574a:	f001 fc81 	bl	8017050 <__atomic_load_8>
 801574e:	4606      	mov	r6, r0
 8015750:	6820      	ldr	r0, [r4, #0]
 8015752:	460f      	mov	r7, r1
 8015754:	3018      	adds	r0, #24
 8015756:	4651      	mov	r1, sl
 8015758:	f001 fc7a 	bl	8017050 <__atomic_load_8>
 801575c:	1836      	adds	r6, r6, r0
 801575e:	eb41 0707 	adc.w	r7, r1, r7
 8015762:	4602      	mov	r2, r0
 8015764:	460b      	mov	r3, r1
 8015766:	4682      	mov	sl, r0
 8015768:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801576c:	42b0      	cmp	r0, r6
 801576e:	eb71 0c07 	sbcs.w	ip, r1, r7
 8015772:	db04      	blt.n	801577e <rcl_timer_call+0x96>
 8015774:	ea53 0c02 	orrs.w	ip, r3, r2
 8015778:	d12b      	bne.n	80157d2 <rcl_timer_call+0xea>
 801577a:	4606      	mov	r6, r0
 801577c:	460f      	mov	r7, r1
 801577e:	6820      	ldr	r0, [r4, #0]
 8015780:	2105      	movs	r1, #5
 8015782:	4632      	mov	r2, r6
 8015784:	463b      	mov	r3, r7
 8015786:	3028      	adds	r0, #40	@ 0x28
 8015788:	9100      	str	r1, [sp, #0]
 801578a:	f001 fc97 	bl	80170bc <__atomic_store_8>
 801578e:	f1bb 0f00 	cmp.w	fp, #0
 8015792:	d007      	beq.n	80157a4 <rcl_timer_call+0xbc>
 8015794:	9a04      	ldr	r2, [sp, #16]
 8015796:	9b05      	ldr	r3, [sp, #20]
 8015798:	ebb2 0208 	subs.w	r2, r2, r8
 801579c:	4620      	mov	r0, r4
 801579e:	eb63 0309 	sbc.w	r3, r3, r9
 80157a2:	47d8      	blx	fp
 80157a4:	4628      	mov	r0, r5
 80157a6:	b007      	add	sp, #28
 80157a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157ac:	f240 3521 	movw	r5, #801	@ 0x321
 80157b0:	4628      	mov	r0, r5
 80157b2:	b007      	add	sp, #28
 80157b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157b8:	2501      	movs	r5, #1
 80157ba:	4628      	mov	r0, r5
 80157bc:	b007      	add	sp, #28
 80157be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157c2:	250b      	movs	r5, #11
 80157c4:	4628      	mov	r0, r5
 80157c6:	b007      	add	sp, #28
 80157c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157cc:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80157d0:	e7e8      	b.n	80157a4 <rcl_timer_call+0xbc>
 80157d2:	1b80      	subs	r0, r0, r6
 80157d4:	eb61 0107 	sbc.w	r1, r1, r7
 80157d8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80157dc:	f7eb fa6c 	bl	8000cb8 <__aeabi_ldivmod>
 80157e0:	9b02      	ldr	r3, [sp, #8]
 80157e2:	3001      	adds	r0, #1
 80157e4:	f141 0100 	adc.w	r1, r1, #0
 80157e8:	fb00 f303 	mul.w	r3, r0, r3
 80157ec:	fb01 330a 	mla	r3, r1, sl, r3
 80157f0:	fba0 0a0a 	umull	r0, sl, r0, sl
 80157f4:	1830      	adds	r0, r6, r0
 80157f6:	4453      	add	r3, sl
 80157f8:	eb43 0707 	adc.w	r7, r3, r7
 80157fc:	4606      	mov	r6, r0
 80157fe:	e7be      	b.n	801577e <rcl_timer_call+0x96>

08015800 <rcl_timer_is_ready>:
 8015800:	b398      	cbz	r0, 801586a <rcl_timer_is_ready+0x6a>
 8015802:	b530      	push	{r4, r5, lr}
 8015804:	6803      	ldr	r3, [r0, #0]
 8015806:	b083      	sub	sp, #12
 8015808:	4604      	mov	r4, r0
 801580a:	b383      	cbz	r3, 801586e <rcl_timer_is_ready+0x6e>
 801580c:	460d      	mov	r5, r1
 801580e:	b349      	cbz	r1, 8015864 <rcl_timer_is_ready+0x64>
 8015810:	f3bf 8f5b 	dmb	ish
 8015814:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015818:	f3bf 8f5b 	dmb	ish
 801581c:	b9fb      	cbnz	r3, 801585e <rcl_timer_is_ready+0x5e>
 801581e:	6803      	ldr	r3, [r0, #0]
 8015820:	4669      	mov	r1, sp
 8015822:	6818      	ldr	r0, [r3, #0]
 8015824:	f7ff fd16 	bl	8015254 <rcl_clock_get_now>
 8015828:	b128      	cbz	r0, 8015836 <rcl_timer_is_ready+0x36>
 801582a:	f240 3321 	movw	r3, #801	@ 0x321
 801582e:	4298      	cmp	r0, r3
 8015830:	d015      	beq.n	801585e <rcl_timer_is_ready+0x5e>
 8015832:	b003      	add	sp, #12
 8015834:	bd30      	pop	{r4, r5, pc}
 8015836:	6820      	ldr	r0, [r4, #0]
 8015838:	2105      	movs	r1, #5
 801583a:	3028      	adds	r0, #40	@ 0x28
 801583c:	f001 fc08 	bl	8017050 <__atomic_load_8>
 8015840:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015844:	1ac0      	subs	r0, r0, r3
 8015846:	eb61 0102 	sbc.w	r1, r1, r2
 801584a:	2801      	cmp	r0, #1
 801584c:	f171 0100 	sbcs.w	r1, r1, #0
 8015850:	bfb4      	ite	lt
 8015852:	2301      	movlt	r3, #1
 8015854:	2300      	movge	r3, #0
 8015856:	702b      	strb	r3, [r5, #0]
 8015858:	2000      	movs	r0, #0
 801585a:	b003      	add	sp, #12
 801585c:	bd30      	pop	{r4, r5, pc}
 801585e:	2300      	movs	r3, #0
 8015860:	702b      	strb	r3, [r5, #0]
 8015862:	e7f9      	b.n	8015858 <rcl_timer_is_ready+0x58>
 8015864:	200b      	movs	r0, #11
 8015866:	b003      	add	sp, #12
 8015868:	bd30      	pop	{r4, r5, pc}
 801586a:	200b      	movs	r0, #11
 801586c:	4770      	bx	lr
 801586e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8015872:	e7de      	b.n	8015832 <rcl_timer_is_ready+0x32>

08015874 <rcl_timer_get_next_call_time>:
 8015874:	b1d8      	cbz	r0, 80158ae <rcl_timer_get_next_call_time+0x3a>
 8015876:	b538      	push	{r3, r4, r5, lr}
 8015878:	6803      	ldr	r3, [r0, #0]
 801587a:	b1d3      	cbz	r3, 80158b2 <rcl_timer_get_next_call_time+0x3e>
 801587c:	460c      	mov	r4, r1
 801587e:	b1a1      	cbz	r1, 80158aa <rcl_timer_get_next_call_time+0x36>
 8015880:	f3bf 8f5b 	dmb	ish
 8015884:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015888:	f3bf 8f5b 	dmb	ish
 801588c:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015890:	b943      	cbnz	r3, 80158a4 <rcl_timer_get_next_call_time+0x30>
 8015892:	6800      	ldr	r0, [r0, #0]
 8015894:	2105      	movs	r1, #5
 8015896:	3028      	adds	r0, #40	@ 0x28
 8015898:	f001 fbda 	bl	8017050 <__atomic_load_8>
 801589c:	e9c4 0100 	strd	r0, r1, [r4]
 80158a0:	4628      	mov	r0, r5
 80158a2:	bd38      	pop	{r3, r4, r5, pc}
 80158a4:	f240 3021 	movw	r0, #801	@ 0x321
 80158a8:	bd38      	pop	{r3, r4, r5, pc}
 80158aa:	200b      	movs	r0, #11
 80158ac:	bd38      	pop	{r3, r4, r5, pc}
 80158ae:	200b      	movs	r0, #11
 80158b0:	4770      	bx	lr
 80158b2:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80158b6:	bd38      	pop	{r3, r4, r5, pc}

080158b8 <rcl_timer_get_guard_condition>:
 80158b8:	b130      	cbz	r0, 80158c8 <rcl_timer_get_guard_condition+0x10>
 80158ba:	6800      	ldr	r0, [r0, #0]
 80158bc:	b120      	cbz	r0, 80158c8 <rcl_timer_get_guard_condition+0x10>
 80158be:	68c3      	ldr	r3, [r0, #12]
 80158c0:	b10b      	cbz	r3, 80158c6 <rcl_timer_get_guard_condition+0xe>
 80158c2:	3008      	adds	r0, #8
 80158c4:	4770      	bx	lr
 80158c6:	4618      	mov	r0, r3
 80158c8:	4770      	bx	lr
 80158ca:	bf00      	nop

080158cc <rcl_get_zero_initialized_wait_set>:
 80158cc:	b510      	push	{r4, lr}
 80158ce:	4c08      	ldr	r4, [pc, #32]	@ (80158f0 <rcl_get_zero_initialized_wait_set+0x24>)
 80158d0:	4686      	mov	lr, r0
 80158d2:	4684      	mov	ip, r0
 80158d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80158d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80158da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80158dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80158e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80158e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80158e6:	6823      	ldr	r3, [r4, #0]
 80158e8:	f8cc 3000 	str.w	r3, [ip]
 80158ec:	4670      	mov	r0, lr
 80158ee:	bd10      	pop	{r4, pc}
 80158f0:	080203fc 	.word	0x080203fc

080158f4 <rcl_wait_set_is_valid>:
 80158f4:	b118      	cbz	r0, 80158fe <rcl_wait_set_is_valid+0xa>
 80158f6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80158f8:	3800      	subs	r0, #0
 80158fa:	bf18      	it	ne
 80158fc:	2001      	movne	r0, #1
 80158fe:	4770      	bx	lr

08015900 <rcl_wait_set_fini>:
 8015900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015904:	2800      	cmp	r0, #0
 8015906:	f000 80ab 	beq.w	8015a60 <rcl_wait_set_fini+0x160>
 801590a:	4605      	mov	r5, r0
 801590c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 801590e:	2800      	cmp	r0, #0
 8015910:	f000 809c 	beq.w	8015a4c <rcl_wait_set_fini+0x14c>
 8015914:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8015916:	f003 fa2f 	bl	8018d78 <rmw_destroy_wait_set>
 801591a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801591c:	4680      	mov	r8, r0
 801591e:	2800      	cmp	r0, #0
 8015920:	f040 808e 	bne.w	8015a40 <rcl_wait_set_fini+0x140>
 8015924:	2c00      	cmp	r4, #0
 8015926:	f000 80a0 	beq.w	8015a6a <rcl_wait_set_fini+0x16a>
 801592a:	6828      	ldr	r0, [r5, #0]
 801592c:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 801592e:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015932:	2600      	movs	r6, #0
 8015934:	606e      	str	r6, [r5, #4]
 8015936:	6026      	str	r6, [r4, #0]
 8015938:	b118      	cbz	r0, 8015942 <rcl_wait_set_fini+0x42>
 801593a:	4649      	mov	r1, r9
 801593c:	47b8      	blx	r7
 801593e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015940:	602e      	str	r6, [r5, #0]
 8015942:	68a0      	ldr	r0, [r4, #8]
 8015944:	b128      	cbz	r0, 8015952 <rcl_wait_set_fini+0x52>
 8015946:	4649      	mov	r1, r9
 8015948:	47b8      	blx	r7
 801594a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801594c:	2300      	movs	r3, #0
 801594e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8015952:	68a8      	ldr	r0, [r5, #8]
 8015954:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015956:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015958:	f04f 0900 	mov.w	r9, #0
 801595c:	f8c5 900c 	str.w	r9, [r5, #12]
 8015960:	f8c4 900c 	str.w	r9, [r4, #12]
 8015964:	b130      	cbz	r0, 8015974 <rcl_wait_set_fini+0x74>
 8015966:	4639      	mov	r1, r7
 8015968:	47b0      	blx	r6
 801596a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801596c:	f8c5 9008 	str.w	r9, [r5, #8]
 8015970:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015972:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015974:	6960      	ldr	r0, [r4, #20]
 8015976:	f04f 0900 	mov.w	r9, #0
 801597a:	f8c4 9010 	str.w	r9, [r4, #16]
 801597e:	b130      	cbz	r0, 801598e <rcl_wait_set_fini+0x8e>
 8015980:	4639      	mov	r1, r7
 8015982:	47b0      	blx	r6
 8015984:	f8c4 9014 	str.w	r9, [r4, #20]
 8015988:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801598a:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801598c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801598e:	6928      	ldr	r0, [r5, #16]
 8015990:	f04f 0900 	mov.w	r9, #0
 8015994:	f8c5 9014 	str.w	r9, [r5, #20]
 8015998:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 801599c:	b130      	cbz	r0, 80159ac <rcl_wait_set_fini+0xac>
 801599e:	4639      	mov	r1, r7
 80159a0:	47b0      	blx	r6
 80159a2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159a4:	f8c5 9010 	str.w	r9, [r5, #16]
 80159a8:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 80159aa:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80159ac:	69a8      	ldr	r0, [r5, #24]
 80159ae:	f04f 0900 	mov.w	r9, #0
 80159b2:	f8c5 901c 	str.w	r9, [r5, #28]
 80159b6:	f8c4 9018 	str.w	r9, [r4, #24]
 80159ba:	b120      	cbz	r0, 80159c6 <rcl_wait_set_fini+0xc6>
 80159bc:	4639      	mov	r1, r7
 80159be:	47b0      	blx	r6
 80159c0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159c2:	f8c5 9018 	str.w	r9, [r5, #24]
 80159c6:	6a20      	ldr	r0, [r4, #32]
 80159c8:	b128      	cbz	r0, 80159d6 <rcl_wait_set_fini+0xd6>
 80159ca:	4639      	mov	r1, r7
 80159cc:	47b0      	blx	r6
 80159ce:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159d0:	2300      	movs	r3, #0
 80159d2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80159d6:	6a28      	ldr	r0, [r5, #32]
 80159d8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80159da:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80159de:	2600      	movs	r6, #0
 80159e0:	626e      	str	r6, [r5, #36]	@ 0x24
 80159e2:	6266      	str	r6, [r4, #36]	@ 0x24
 80159e4:	b118      	cbz	r0, 80159ee <rcl_wait_set_fini+0xee>
 80159e6:	4649      	mov	r1, r9
 80159e8:	47b8      	blx	r7
 80159ea:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159ec:	622e      	str	r6, [r5, #32]
 80159ee:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80159f0:	b128      	cbz	r0, 80159fe <rcl_wait_set_fini+0xfe>
 80159f2:	4649      	mov	r1, r9
 80159f4:	47b8      	blx	r7
 80159f6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159f8:	2300      	movs	r3, #0
 80159fa:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80159fe:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015a00:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8015a02:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015a06:	2600      	movs	r6, #0
 8015a08:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8015a0a:	6326      	str	r6, [r4, #48]	@ 0x30
 8015a0c:	b118      	cbz	r0, 8015a16 <rcl_wait_set_fini+0x116>
 8015a0e:	4649      	mov	r1, r9
 8015a10:	47b8      	blx	r7
 8015a12:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015a14:	62ae      	str	r6, [r5, #40]	@ 0x28
 8015a16:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8015a18:	b1e0      	cbz	r0, 8015a54 <rcl_wait_set_fini+0x154>
 8015a1a:	4649      	mov	r1, r9
 8015a1c:	47b8      	blx	r7
 8015a1e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015a20:	2300      	movs	r3, #0
 8015a22:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8015a26:	4598      	cmp	r8, r3
 8015a28:	bf18      	it	ne
 8015a2a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8015a2e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8015a30:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8015a32:	4620      	mov	r0, r4
 8015a34:	4798      	blx	r3
 8015a36:	2300      	movs	r3, #0
 8015a38:	632b      	str	r3, [r5, #48]	@ 0x30
 8015a3a:	4640      	mov	r0, r8
 8015a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a40:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015a44:	2c00      	cmp	r4, #0
 8015a46:	f47f af70 	bne.w	801592a <rcl_wait_set_fini+0x2a>
 8015a4a:	e7f6      	b.n	8015a3a <rcl_wait_set_fini+0x13a>
 8015a4c:	4680      	mov	r8, r0
 8015a4e:	4640      	mov	r0, r8
 8015a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a54:	f1b8 0f00 	cmp.w	r8, #0
 8015a58:	bf18      	it	ne
 8015a5a:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8015a5e:	e7e6      	b.n	8015a2e <rcl_wait_set_fini+0x12e>
 8015a60:	f04f 080b 	mov.w	r8, #11
 8015a64:	4640      	mov	r0, r8
 8015a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a6a:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015a6e:	e7e4      	b.n	8015a3a <rcl_wait_set_fini+0x13a>

08015a70 <rcl_wait_set_add_subscription>:
 8015a70:	b318      	cbz	r0, 8015aba <rcl_wait_set_add_subscription+0x4a>
 8015a72:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015a74:	b570      	push	{r4, r5, r6, lr}
 8015a76:	4604      	mov	r4, r0
 8015a78:	b30b      	cbz	r3, 8015abe <rcl_wait_set_add_subscription+0x4e>
 8015a7a:	b319      	cbz	r1, 8015ac4 <rcl_wait_set_add_subscription+0x54>
 8015a7c:	681d      	ldr	r5, [r3, #0]
 8015a7e:	6840      	ldr	r0, [r0, #4]
 8015a80:	4285      	cmp	r5, r0
 8015a82:	d217      	bcs.n	8015ab4 <rcl_wait_set_add_subscription+0x44>
 8015a84:	6820      	ldr	r0, [r4, #0]
 8015a86:	1c6e      	adds	r6, r5, #1
 8015a88:	601e      	str	r6, [r3, #0]
 8015a8a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015a8e:	b102      	cbz	r2, 8015a92 <rcl_wait_set_add_subscription+0x22>
 8015a90:	6015      	str	r5, [r2, #0]
 8015a92:	4608      	mov	r0, r1
 8015a94:	f7ff fb3c 	bl	8015110 <rcl_subscription_get_rmw_handle>
 8015a98:	b150      	cbz	r0, 8015ab0 <rcl_wait_set_add_subscription+0x40>
 8015a9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a9c:	6842      	ldr	r2, [r0, #4]
 8015a9e:	689b      	ldr	r3, [r3, #8]
 8015aa0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015aa4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015aa6:	6853      	ldr	r3, [r2, #4]
 8015aa8:	3301      	adds	r3, #1
 8015aaa:	2000      	movs	r0, #0
 8015aac:	6053      	str	r3, [r2, #4]
 8015aae:	bd70      	pop	{r4, r5, r6, pc}
 8015ab0:	2001      	movs	r0, #1
 8015ab2:	bd70      	pop	{r4, r5, r6, pc}
 8015ab4:	f240 3086 	movw	r0, #902	@ 0x386
 8015ab8:	bd70      	pop	{r4, r5, r6, pc}
 8015aba:	200b      	movs	r0, #11
 8015abc:	4770      	bx	lr
 8015abe:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015ac2:	bd70      	pop	{r4, r5, r6, pc}
 8015ac4:	200b      	movs	r0, #11
 8015ac6:	bd70      	pop	{r4, r5, r6, pc}

08015ac8 <rcl_wait_set_clear>:
 8015ac8:	2800      	cmp	r0, #0
 8015aca:	d074      	beq.n	8015bb6 <rcl_wait_set_clear+0xee>
 8015acc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015ace:	b510      	push	{r4, lr}
 8015ad0:	4604      	mov	r4, r0
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d071      	beq.n	8015bba <rcl_wait_set_clear+0xf2>
 8015ad6:	6800      	ldr	r0, [r0, #0]
 8015ad8:	b138      	cbz	r0, 8015aea <rcl_wait_set_clear+0x22>
 8015ada:	6862      	ldr	r2, [r4, #4]
 8015adc:	2100      	movs	r1, #0
 8015ade:	0092      	lsls	r2, r2, #2
 8015ae0:	f007 f8c6 	bl	801cc70 <memset>
 8015ae4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ae6:	2200      	movs	r2, #0
 8015ae8:	601a      	str	r2, [r3, #0]
 8015aea:	68a0      	ldr	r0, [r4, #8]
 8015aec:	b138      	cbz	r0, 8015afe <rcl_wait_set_clear+0x36>
 8015aee:	68e2      	ldr	r2, [r4, #12]
 8015af0:	2100      	movs	r1, #0
 8015af2:	0092      	lsls	r2, r2, #2
 8015af4:	f007 f8bc 	bl	801cc70 <memset>
 8015af8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015afa:	2200      	movs	r2, #0
 8015afc:	60da      	str	r2, [r3, #12]
 8015afe:	69a0      	ldr	r0, [r4, #24]
 8015b00:	b138      	cbz	r0, 8015b12 <rcl_wait_set_clear+0x4a>
 8015b02:	69e2      	ldr	r2, [r4, #28]
 8015b04:	2100      	movs	r1, #0
 8015b06:	0092      	lsls	r2, r2, #2
 8015b08:	f007 f8b2 	bl	801cc70 <memset>
 8015b0c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b0e:	2200      	movs	r2, #0
 8015b10:	619a      	str	r2, [r3, #24]
 8015b12:	6a20      	ldr	r0, [r4, #32]
 8015b14:	b138      	cbz	r0, 8015b26 <rcl_wait_set_clear+0x5e>
 8015b16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015b18:	2100      	movs	r1, #0
 8015b1a:	0092      	lsls	r2, r2, #2
 8015b1c:	f007 f8a8 	bl	801cc70 <memset>
 8015b20:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b22:	2200      	movs	r2, #0
 8015b24:	625a      	str	r2, [r3, #36]	@ 0x24
 8015b26:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015b28:	b138      	cbz	r0, 8015b3a <rcl_wait_set_clear+0x72>
 8015b2a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015b2c:	2100      	movs	r1, #0
 8015b2e:	0092      	lsls	r2, r2, #2
 8015b30:	f007 f89e 	bl	801cc70 <memset>
 8015b34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b36:	2200      	movs	r2, #0
 8015b38:	631a      	str	r2, [r3, #48]	@ 0x30
 8015b3a:	6920      	ldr	r0, [r4, #16]
 8015b3c:	b138      	cbz	r0, 8015b4e <rcl_wait_set_clear+0x86>
 8015b3e:	6962      	ldr	r2, [r4, #20]
 8015b40:	2100      	movs	r1, #0
 8015b42:	0092      	lsls	r2, r2, #2
 8015b44:	f007 f894 	bl	801cc70 <memset>
 8015b48:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b4a:	2200      	movs	r2, #0
 8015b4c:	641a      	str	r2, [r3, #64]	@ 0x40
 8015b4e:	6898      	ldr	r0, [r3, #8]
 8015b50:	b138      	cbz	r0, 8015b62 <rcl_wait_set_clear+0x9a>
 8015b52:	685a      	ldr	r2, [r3, #4]
 8015b54:	2100      	movs	r1, #0
 8015b56:	0092      	lsls	r2, r2, #2
 8015b58:	f007 f88a 	bl	801cc70 <memset>
 8015b5c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b5e:	2200      	movs	r2, #0
 8015b60:	605a      	str	r2, [r3, #4]
 8015b62:	6958      	ldr	r0, [r3, #20]
 8015b64:	b138      	cbz	r0, 8015b76 <rcl_wait_set_clear+0xae>
 8015b66:	691a      	ldr	r2, [r3, #16]
 8015b68:	2100      	movs	r1, #0
 8015b6a:	0092      	lsls	r2, r2, #2
 8015b6c:	f007 f880 	bl	801cc70 <memset>
 8015b70:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b72:	2200      	movs	r2, #0
 8015b74:	611a      	str	r2, [r3, #16]
 8015b76:	6a18      	ldr	r0, [r3, #32]
 8015b78:	b138      	cbz	r0, 8015b8a <rcl_wait_set_clear+0xc2>
 8015b7a:	69da      	ldr	r2, [r3, #28]
 8015b7c:	2100      	movs	r1, #0
 8015b7e:	0092      	lsls	r2, r2, #2
 8015b80:	f007 f876 	bl	801cc70 <memset>
 8015b84:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b86:	2200      	movs	r2, #0
 8015b88:	61da      	str	r2, [r3, #28]
 8015b8a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015b8c:	b138      	cbz	r0, 8015b9e <rcl_wait_set_clear+0xd6>
 8015b8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015b90:	2100      	movs	r1, #0
 8015b92:	0092      	lsls	r2, r2, #2
 8015b94:	f007 f86c 	bl	801cc70 <memset>
 8015b98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8015b9e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015ba0:	b138      	cbz	r0, 8015bb2 <rcl_wait_set_clear+0xea>
 8015ba2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015ba4:	2100      	movs	r1, #0
 8015ba6:	0092      	lsls	r2, r2, #2
 8015ba8:	f007 f862 	bl	801cc70 <memset>
 8015bac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015bae:	2200      	movs	r2, #0
 8015bb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8015bb2:	2000      	movs	r0, #0
 8015bb4:	bd10      	pop	{r4, pc}
 8015bb6:	200b      	movs	r0, #11
 8015bb8:	4770      	bx	lr
 8015bba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015bbe:	bd10      	pop	{r4, pc}

08015bc0 <rcl_wait_set_resize>:
 8015bc0:	2800      	cmp	r0, #0
 8015bc2:	f000 81a1 	beq.w	8015f08 <rcl_wait_set_resize+0x348>
 8015bc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bca:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 8015bce:	b083      	sub	sp, #12
 8015bd0:	4604      	mov	r4, r0
 8015bd2:	f1ba 0f00 	cmp.w	sl, #0
 8015bd6:	f000 8199 	beq.w	8015f0c <rcl_wait_set_resize+0x34c>
 8015bda:	f04f 0800 	mov.w	r8, #0
 8015bde:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 8015be2:	461e      	mov	r6, r3
 8015be4:	460f      	mov	r7, r1
 8015be6:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 8015bea:	4615      	mov	r5, r2
 8015bec:	f8c0 8004 	str.w	r8, [r0, #4]
 8015bf0:	6800      	ldr	r0, [r0, #0]
 8015bf2:	f8ca 8000 	str.w	r8, [sl]
 8015bf6:	2900      	cmp	r1, #0
 8015bf8:	f000 80cf 	beq.w	8015d9a <rcl_wait_set_resize+0x1da>
 8015bfc:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8015c00:	464a      	mov	r2, r9
 8015c02:	4651      	mov	r1, sl
 8015c04:	9301      	str	r3, [sp, #4]
 8015c06:	4798      	blx	r3
 8015c08:	9b01      	ldr	r3, [sp, #4]
 8015c0a:	6020      	str	r0, [r4, #0]
 8015c0c:	2800      	cmp	r0, #0
 8015c0e:	f000 8109 	beq.w	8015e24 <rcl_wait_set_resize+0x264>
 8015c12:	4652      	mov	r2, sl
 8015c14:	4641      	mov	r1, r8
 8015c16:	9301      	str	r3, [sp, #4]
 8015c18:	f007 f82a 	bl	801cc70 <memset>
 8015c1c:	6067      	str	r7, [r4, #4]
 8015c1e:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8015c20:	9b01      	ldr	r3, [sp, #4]
 8015c22:	68b8      	ldr	r0, [r7, #8]
 8015c24:	f8c7 8004 	str.w	r8, [r7, #4]
 8015c28:	464a      	mov	r2, r9
 8015c2a:	4651      	mov	r1, sl
 8015c2c:	4798      	blx	r3
 8015c2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c30:	60b8      	str	r0, [r7, #8]
 8015c32:	689f      	ldr	r7, [r3, #8]
 8015c34:	2f00      	cmp	r7, #0
 8015c36:	f000 80f0 	beq.w	8015e1a <rcl_wait_set_resize+0x25a>
 8015c3a:	4652      	mov	r2, sl
 8015c3c:	4641      	mov	r1, r8
 8015c3e:	4638      	mov	r0, r7
 8015c40:	f007 f816 	bl	801cc70 <memset>
 8015c44:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c48:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c4c:	68a0      	ldr	r0, [r4, #8]
 8015c4e:	2700      	movs	r7, #0
 8015c50:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8015c54:	60e7      	str	r7, [r4, #12]
 8015c56:	f8ca 700c 	str.w	r7, [sl, #12]
 8015c5a:	2d00      	cmp	r5, #0
 8015c5c:	f040 80b0 	bne.w	8015dc0 <rcl_wait_set_resize+0x200>
 8015c60:	b130      	cbz	r0, 8015c70 <rcl_wait_set_resize+0xb0>
 8015c62:	4641      	mov	r1, r8
 8015c64:	4790      	blx	r2
 8015c66:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c6a:	60a5      	str	r5, [r4, #8]
 8015c6c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c70:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015c74:	2700      	movs	r7, #0
 8015c76:	19ad      	adds	r5, r5, r6
 8015c78:	f8ca 7010 	str.w	r7, [sl, #16]
 8015c7c:	f040 80b8 	bne.w	8015df0 <rcl_wait_set_resize+0x230>
 8015c80:	b148      	cbz	r0, 8015c96 <rcl_wait_set_resize+0xd6>
 8015c82:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015c86:	4641      	mov	r1, r8
 8015c88:	4798      	blx	r3
 8015c8a:	f8ca 5014 	str.w	r5, [sl, #20]
 8015c8e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c92:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c96:	6920      	ldr	r0, [r4, #16]
 8015c98:	2500      	movs	r5, #0
 8015c9a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015c9e:	6165      	str	r5, [r4, #20]
 8015ca0:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8015ca4:	2e00      	cmp	r6, #0
 8015ca6:	f040 80c1 	bne.w	8015e2c <rcl_wait_set_resize+0x26c>
 8015caa:	b140      	cbz	r0, 8015cbe <rcl_wait_set_resize+0xfe>
 8015cac:	4641      	mov	r1, r8
 8015cae:	47c8      	blx	r9
 8015cb0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015cb4:	6126      	str	r6, [r4, #16]
 8015cb6:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015cba:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015cbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015cc0:	69a0      	ldr	r0, [r4, #24]
 8015cc2:	2500      	movs	r5, #0
 8015cc4:	61e5      	str	r5, [r4, #28]
 8015cc6:	f8ca 5018 	str.w	r5, [sl, #24]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	f040 80c2 	bne.w	8015e54 <rcl_wait_set_resize+0x294>
 8015cd0:	b128      	cbz	r0, 8015cde <rcl_wait_set_resize+0x11e>
 8015cd2:	4641      	mov	r1, r8
 8015cd4:	47c8      	blx	r9
 8015cd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015cd8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015cdc:	61a3      	str	r3, [r4, #24]
 8015cde:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015ce2:	b130      	cbz	r0, 8015cf2 <rcl_wait_set_resize+0x132>
 8015ce4:	4641      	mov	r1, r8
 8015ce6:	47c8      	blx	r9
 8015ce8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015cec:	2300      	movs	r3, #0
 8015cee:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8015cf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015cf4:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015cf8:	6a20      	ldr	r0, [r4, #32]
 8015cfa:	2500      	movs	r5, #0
 8015cfc:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015d00:	6265      	str	r5, [r4, #36]	@ 0x24
 8015d02:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	f000 80c8 	beq.w	8015e9c <rcl_wait_set_resize+0x2dc>
 8015d0c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015d10:	4632      	mov	r2, r6
 8015d12:	4649      	mov	r1, r9
 8015d14:	47c0      	blx	r8
 8015d16:	6220      	str	r0, [r4, #32]
 8015d18:	2800      	cmp	r0, #0
 8015d1a:	f000 8083 	beq.w	8015e24 <rcl_wait_set_resize+0x264>
 8015d1e:	464a      	mov	r2, r9
 8015d20:	4629      	mov	r1, r5
 8015d22:	f006 ffa5 	bl	801cc70 <memset>
 8015d26:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015d2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8015d2e:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015d32:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8015d36:	4632      	mov	r2, r6
 8015d38:	4649      	mov	r1, r9
 8015d3a:	47c0      	blx	r8
 8015d3c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d3e:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8015d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	f000 80fb 	beq.w	8015f40 <rcl_wait_set_resize+0x380>
 8015d4a:	464a      	mov	r2, r9
 8015d4c:	4629      	mov	r1, r5
 8015d4e:	4618      	mov	r0, r3
 8015d50:	f006 ff8e 	bl	801cc70 <memset>
 8015d54:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d5a:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015d5e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015d60:	2500      	movs	r5, #0
 8015d62:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015d66:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015d68:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	f040 80a9 	bne.w	8015ec4 <rcl_wait_set_resize+0x304>
 8015d72:	b128      	cbz	r0, 8015d80 <rcl_wait_set_resize+0x1c0>
 8015d74:	4631      	mov	r1, r6
 8015d76:	47b8      	blx	r7
 8015d78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d7a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d7e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015d80:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015d84:	b128      	cbz	r0, 8015d92 <rcl_wait_set_resize+0x1d2>
 8015d86:	4631      	mov	r1, r6
 8015d88:	47b8      	blx	r7
 8015d8a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d8c:	2200      	movs	r2, #0
 8015d8e:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015d92:	2000      	movs	r0, #0
 8015d94:	b003      	add	sp, #12
 8015d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d9a:	b120      	cbz	r0, 8015da6 <rcl_wait_set_resize+0x1e6>
 8015d9c:	4649      	mov	r1, r9
 8015d9e:	47d8      	blx	fp
 8015da0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015da4:	6027      	str	r7, [r4, #0]
 8015da6:	f8da 0008 	ldr.w	r0, [sl, #8]
 8015daa:	2800      	cmp	r0, #0
 8015dac:	f43f af4c 	beq.w	8015c48 <rcl_wait_set_resize+0x88>
 8015db0:	4649      	mov	r1, r9
 8015db2:	47d8      	blx	fp
 8015db4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015db8:	2300      	movs	r3, #0
 8015dba:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8015dbe:	e743      	b.n	8015c48 <rcl_wait_set_resize+0x88>
 8015dc0:	4642      	mov	r2, r8
 8015dc2:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8015dc6:	4641      	mov	r1, r8
 8015dc8:	4798      	blx	r3
 8015dca:	60a0      	str	r0, [r4, #8]
 8015dcc:	b350      	cbz	r0, 8015e24 <rcl_wait_set_resize+0x264>
 8015dce:	4642      	mov	r2, r8
 8015dd0:	4639      	mov	r1, r7
 8015dd2:	f006 ff4d 	bl	801cc70 <memset>
 8015dd6:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015dda:	60e5      	str	r5, [r4, #12]
 8015ddc:	2700      	movs	r7, #0
 8015dde:	19ad      	adds	r5, r5, r6
 8015de0:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015de4:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015de8:	f8ca 7010 	str.w	r7, [sl, #16]
 8015dec:	f43f af48 	beq.w	8015c80 <rcl_wait_set_resize+0xc0>
 8015df0:	00ad      	lsls	r5, r5, #2
 8015df2:	4642      	mov	r2, r8
 8015df4:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8015df8:	4629      	mov	r1, r5
 8015dfa:	4798      	blx	r3
 8015dfc:	4680      	mov	r8, r0
 8015dfe:	f8ca 0014 	str.w	r0, [sl, #20]
 8015e02:	2800      	cmp	r0, #0
 8015e04:	f000 8085 	beq.w	8015f12 <rcl_wait_set_resize+0x352>
 8015e08:	462a      	mov	r2, r5
 8015e0a:	4639      	mov	r1, r7
 8015e0c:	f006 ff30 	bl	801cc70 <memset>
 8015e10:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e14:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015e18:	e73d      	b.n	8015c96 <rcl_wait_set_resize+0xd6>
 8015e1a:	6820      	ldr	r0, [r4, #0]
 8015e1c:	4649      	mov	r1, r9
 8015e1e:	47d8      	blx	fp
 8015e20:	e9c4 7700 	strd	r7, r7, [r4]
 8015e24:	200a      	movs	r0, #10
 8015e26:	b003      	add	sp, #12
 8015e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e2c:	4642      	mov	r2, r8
 8015e2e:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8015e32:	4641      	mov	r1, r8
 8015e34:	47b8      	blx	r7
 8015e36:	6120      	str	r0, [r4, #16]
 8015e38:	2800      	cmp	r0, #0
 8015e3a:	d0f3      	beq.n	8015e24 <rcl_wait_set_resize+0x264>
 8015e3c:	4642      	mov	r2, r8
 8015e3e:	4629      	mov	r1, r5
 8015e40:	f006 ff16 	bl	801cc70 <memset>
 8015e44:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e48:	6166      	str	r6, [r4, #20]
 8015e4a:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015e4e:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015e52:	e734      	b.n	8015cbe <rcl_wait_set_resize+0xfe>
 8015e54:	009e      	lsls	r6, r3, #2
 8015e56:	4642      	mov	r2, r8
 8015e58:	4631      	mov	r1, r6
 8015e5a:	47b8      	blx	r7
 8015e5c:	61a0      	str	r0, [r4, #24]
 8015e5e:	2800      	cmp	r0, #0
 8015e60:	d0e0      	beq.n	8015e24 <rcl_wait_set_resize+0x264>
 8015e62:	4632      	mov	r2, r6
 8015e64:	4629      	mov	r1, r5
 8015e66:	f006 ff03 	bl	801cc70 <memset>
 8015e6a:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e70:	61e3      	str	r3, [r4, #28]
 8015e72:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015e76:	f8ca 501c 	str.w	r5, [sl, #28]
 8015e7a:	4642      	mov	r2, r8
 8015e7c:	4631      	mov	r1, r6
 8015e7e:	47b8      	blx	r7
 8015e80:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015e82:	f8ca 0020 	str.w	r0, [sl, #32]
 8015e86:	6a1f      	ldr	r7, [r3, #32]
 8015e88:	2f00      	cmp	r7, #0
 8015e8a:	d053      	beq.n	8015f34 <rcl_wait_set_resize+0x374>
 8015e8c:	4632      	mov	r2, r6
 8015e8e:	4629      	mov	r1, r5
 8015e90:	4638      	mov	r0, r7
 8015e92:	f006 feed 	bl	801cc70 <memset>
 8015e96:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e9a:	e72a      	b.n	8015cf2 <rcl_wait_set_resize+0x132>
 8015e9c:	b128      	cbz	r0, 8015eaa <rcl_wait_set_resize+0x2ea>
 8015e9e:	4631      	mov	r1, r6
 8015ea0:	47b8      	blx	r7
 8015ea2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ea4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ea8:	6223      	str	r3, [r4, #32]
 8015eaa:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015eae:	2800      	cmp	r0, #0
 8015eb0:	f43f af52 	beq.w	8015d58 <rcl_wait_set_resize+0x198>
 8015eb4:	4631      	mov	r1, r6
 8015eb6:	47b8      	blx	r7
 8015eb8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8015ec2:	e749      	b.n	8015d58 <rcl_wait_set_resize+0x198>
 8015ec4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015ec8:	4632      	mov	r2, r6
 8015eca:	4649      	mov	r1, r9
 8015ecc:	47c0      	blx	r8
 8015ece:	62a0      	str	r0, [r4, #40]	@ 0x28
 8015ed0:	2800      	cmp	r0, #0
 8015ed2:	d0a7      	beq.n	8015e24 <rcl_wait_set_resize+0x264>
 8015ed4:	464a      	mov	r2, r9
 8015ed6:	4629      	mov	r1, r5
 8015ed8:	f006 feca 	bl	801cc70 <memset>
 8015edc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015ee2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015ee4:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015ee8:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8015eec:	4632      	mov	r2, r6
 8015eee:	4649      	mov	r1, r9
 8015ef0:	47c0      	blx	r8
 8015ef2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ef4:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015efa:	b34b      	cbz	r3, 8015f50 <rcl_wait_set_resize+0x390>
 8015efc:	464a      	mov	r2, r9
 8015efe:	4629      	mov	r1, r5
 8015f00:	4618      	mov	r0, r3
 8015f02:	f006 feb5 	bl	801cc70 <memset>
 8015f06:	e744      	b.n	8015d92 <rcl_wait_set_resize+0x1d2>
 8015f08:	200b      	movs	r0, #11
 8015f0a:	4770      	bx	lr
 8015f0c:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015f10:	e789      	b.n	8015e26 <rcl_wait_set_resize+0x266>
 8015f12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015f14:	68a0      	ldr	r0, [r4, #8]
 8015f16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015f18:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015f1a:	4790      	blx	r2
 8015f1c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015f1e:	6920      	ldr	r0, [r4, #16]
 8015f20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015f22:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015f24:	f8c4 800c 	str.w	r8, [r4, #12]
 8015f28:	f8c4 8008 	str.w	r8, [r4, #8]
 8015f2c:	4790      	blx	r2
 8015f2e:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8015f32:	e777      	b.n	8015e24 <rcl_wait_set_resize+0x264>
 8015f34:	69a0      	ldr	r0, [r4, #24]
 8015f36:	4641      	mov	r1, r8
 8015f38:	47c8      	blx	r9
 8015f3a:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8015f3e:	e771      	b.n	8015e24 <rcl_wait_set_resize+0x264>
 8015f40:	6a20      	ldr	r0, [r4, #32]
 8015f42:	9301      	str	r3, [sp, #4]
 8015f44:	4631      	mov	r1, r6
 8015f46:	47b8      	blx	r7
 8015f48:	9b01      	ldr	r3, [sp, #4]
 8015f4a:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8015f4e:	e769      	b.n	8015e24 <rcl_wait_set_resize+0x264>
 8015f50:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015f52:	9301      	str	r3, [sp, #4]
 8015f54:	4631      	mov	r1, r6
 8015f56:	47b8      	blx	r7
 8015f58:	9b01      	ldr	r3, [sp, #4]
 8015f5a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015f5e:	e761      	b.n	8015e24 <rcl_wait_set_resize+0x264>

08015f60 <rcl_wait_set_init>:
 8015f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f64:	b084      	sub	sp, #16
 8015f66:	4604      	mov	r4, r0
 8015f68:	a810      	add	r0, sp, #64	@ 0x40
 8015f6a:	460d      	mov	r5, r1
 8015f6c:	4690      	mov	r8, r2
 8015f6e:	461f      	mov	r7, r3
 8015f70:	f7f9 fafa 	bl	800f568 <rcutils_allocator_is_valid>
 8015f74:	2800      	cmp	r0, #0
 8015f76:	d068      	beq.n	801604a <rcl_wait_set_init+0xea>
 8015f78:	2c00      	cmp	r4, #0
 8015f7a:	d066      	beq.n	801604a <rcl_wait_set_init+0xea>
 8015f7c:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015f7e:	b126      	cbz	r6, 8015f8a <rcl_wait_set_init+0x2a>
 8015f80:	2564      	movs	r5, #100	@ 0x64
 8015f82:	4628      	mov	r0, r5
 8015f84:	b004      	add	sp, #16
 8015f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d05c      	beq.n	801604a <rcl_wait_set_init+0xea>
 8015f90:	4618      	mov	r0, r3
 8015f92:	f7fe f9a5 	bl	80142e0 <rcl_context_is_valid>
 8015f96:	2800      	cmp	r0, #0
 8015f98:	d05c      	beq.n	8016054 <rcl_wait_set_init+0xf4>
 8015f9a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015f9c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8015f9e:	205c      	movs	r0, #92	@ 0x5c
 8015fa0:	4798      	blx	r3
 8015fa2:	6320      	str	r0, [r4, #48]	@ 0x30
 8015fa4:	2800      	cmp	r0, #0
 8015fa6:	d059      	beq.n	801605c <rcl_wait_set_init+0xfc>
 8015fa8:	4631      	mov	r1, r6
 8015faa:	225c      	movs	r2, #92	@ 0x5c
 8015fac:	f006 fe60 	bl	801cc70 <memset>
 8015fb0:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8015fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fb6:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8015fba:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015fbe:	eb03 0e02 	add.w	lr, r3, r2
 8015fc2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015fc4:	449e      	add	lr, r3
 8015fc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fc8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015fcc:	f8d3 a000 	ldr.w	sl, [r3]
 8015fd0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015fd4:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8015fd8:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8015fdc:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8015fe0:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8015fe4:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8015fe8:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8015fec:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015fee:	44c6      	add	lr, r8
 8015ff0:	f8dc 3000 	ldr.w	r3, [ip]
 8015ff4:	6033      	str	r3, [r6, #0]
 8015ff6:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8015ffa:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8015ffe:	f002 feb1 	bl	8018d64 <rmw_create_wait_set>
 8016002:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8016006:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8016008:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801600a:	b32b      	cbz	r3, 8016058 <rcl_wait_set_init+0xf8>
 801600c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801600e:	9302      	str	r3, [sp, #8]
 8016010:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016012:	9301      	str	r3, [sp, #4]
 8016014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016016:	9300      	str	r3, [sp, #0]
 8016018:	4629      	mov	r1, r5
 801601a:	463b      	mov	r3, r7
 801601c:	4642      	mov	r2, r8
 801601e:	4620      	mov	r0, r4
 8016020:	f7ff fdce 	bl	8015bc0 <rcl_wait_set_resize>
 8016024:	4605      	mov	r5, r0
 8016026:	2800      	cmp	r0, #0
 8016028:	d0ab      	beq.n	8015f82 <rcl_wait_set_init+0x22>
 801602a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801602c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801602e:	b133      	cbz	r3, 801603e <rcl_wait_set_init+0xde>
 8016030:	4618      	mov	r0, r3
 8016032:	f002 fea1 	bl	8018d78 <rmw_destroy_wait_set>
 8016036:	b198      	cbz	r0, 8016060 <rcl_wait_set_init+0x100>
 8016038:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801603a:	f44f 7561 	mov.w	r5, #900	@ 0x384
 801603e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016040:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8016042:	4798      	blx	r3
 8016044:	2300      	movs	r3, #0
 8016046:	6323      	str	r3, [r4, #48]	@ 0x30
 8016048:	e79b      	b.n	8015f82 <rcl_wait_set_init+0x22>
 801604a:	250b      	movs	r5, #11
 801604c:	4628      	mov	r0, r5
 801604e:	b004      	add	sp, #16
 8016050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016054:	2565      	movs	r5, #101	@ 0x65
 8016056:	e794      	b.n	8015f82 <rcl_wait_set_init+0x22>
 8016058:	250a      	movs	r5, #10
 801605a:	e7f0      	b.n	801603e <rcl_wait_set_init+0xde>
 801605c:	250a      	movs	r5, #10
 801605e:	e790      	b.n	8015f82 <rcl_wait_set_init+0x22>
 8016060:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8016062:	e7ec      	b.n	801603e <rcl_wait_set_init+0xde>

08016064 <rcl_wait_set_add_guard_condition>:
 8016064:	b318      	cbz	r0, 80160ae <rcl_wait_set_add_guard_condition+0x4a>
 8016066:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016068:	b570      	push	{r4, r5, r6, lr}
 801606a:	4604      	mov	r4, r0
 801606c:	b30b      	cbz	r3, 80160b2 <rcl_wait_set_add_guard_condition+0x4e>
 801606e:	b319      	cbz	r1, 80160b8 <rcl_wait_set_add_guard_condition+0x54>
 8016070:	68dd      	ldr	r5, [r3, #12]
 8016072:	68c0      	ldr	r0, [r0, #12]
 8016074:	4285      	cmp	r5, r0
 8016076:	d217      	bcs.n	80160a8 <rcl_wait_set_add_guard_condition+0x44>
 8016078:	68a0      	ldr	r0, [r4, #8]
 801607a:	1c6e      	adds	r6, r5, #1
 801607c:	60de      	str	r6, [r3, #12]
 801607e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8016082:	b102      	cbz	r2, 8016086 <rcl_wait_set_add_guard_condition+0x22>
 8016084:	6015      	str	r5, [r2, #0]
 8016086:	4608      	mov	r0, r1
 8016088:	f005 fc36 	bl	801b8f8 <rcl_guard_condition_get_rmw_handle>
 801608c:	b150      	cbz	r0, 80160a4 <rcl_wait_set_add_guard_condition+0x40>
 801608e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016090:	6842      	ldr	r2, [r0, #4]
 8016092:	695b      	ldr	r3, [r3, #20]
 8016094:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016098:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801609a:	6913      	ldr	r3, [r2, #16]
 801609c:	3301      	adds	r3, #1
 801609e:	2000      	movs	r0, #0
 80160a0:	6113      	str	r3, [r2, #16]
 80160a2:	bd70      	pop	{r4, r5, r6, pc}
 80160a4:	2001      	movs	r0, #1
 80160a6:	bd70      	pop	{r4, r5, r6, pc}
 80160a8:	f240 3086 	movw	r0, #902	@ 0x386
 80160ac:	bd70      	pop	{r4, r5, r6, pc}
 80160ae:	200b      	movs	r0, #11
 80160b0:	4770      	bx	lr
 80160b2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80160b6:	bd70      	pop	{r4, r5, r6, pc}
 80160b8:	200b      	movs	r0, #11
 80160ba:	bd70      	pop	{r4, r5, r6, pc}

080160bc <rcl_wait_set_add_timer>:
 80160bc:	b328      	cbz	r0, 801610a <rcl_wait_set_add_timer+0x4e>
 80160be:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80160c0:	b570      	push	{r4, r5, r6, lr}
 80160c2:	4604      	mov	r4, r0
 80160c4:	b31b      	cbz	r3, 801610e <rcl_wait_set_add_timer+0x52>
 80160c6:	b329      	cbz	r1, 8016114 <rcl_wait_set_add_timer+0x58>
 80160c8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80160ca:	6965      	ldr	r5, [r4, #20]
 80160cc:	42a8      	cmp	r0, r5
 80160ce:	d219      	bcs.n	8016104 <rcl_wait_set_add_timer+0x48>
 80160d0:	6925      	ldr	r5, [r4, #16]
 80160d2:	1c46      	adds	r6, r0, #1
 80160d4:	641e      	str	r6, [r3, #64]	@ 0x40
 80160d6:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80160da:	b102      	cbz	r2, 80160de <rcl_wait_set_add_timer+0x22>
 80160dc:	6010      	str	r0, [r2, #0]
 80160de:	4608      	mov	r0, r1
 80160e0:	f7ff fbea 	bl	80158b8 <rcl_timer_get_guard_condition>
 80160e4:	b160      	cbz	r0, 8016100 <rcl_wait_set_add_timer+0x44>
 80160e6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80160e8:	68e3      	ldr	r3, [r4, #12]
 80160ea:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80160ec:	3b01      	subs	r3, #1
 80160ee:	441d      	add	r5, r3
 80160f0:	f005 fc02 	bl	801b8f8 <rcl_guard_condition_get_rmw_handle>
 80160f4:	b180      	cbz	r0, 8016118 <rcl_wait_set_add_timer+0x5c>
 80160f6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80160f8:	6842      	ldr	r2, [r0, #4]
 80160fa:	695b      	ldr	r3, [r3, #20]
 80160fc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016100:	2000      	movs	r0, #0
 8016102:	bd70      	pop	{r4, r5, r6, pc}
 8016104:	f240 3086 	movw	r0, #902	@ 0x386
 8016108:	bd70      	pop	{r4, r5, r6, pc}
 801610a:	200b      	movs	r0, #11
 801610c:	4770      	bx	lr
 801610e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016112:	bd70      	pop	{r4, r5, r6, pc}
 8016114:	200b      	movs	r0, #11
 8016116:	bd70      	pop	{r4, r5, r6, pc}
 8016118:	2001      	movs	r0, #1
 801611a:	bd70      	pop	{r4, r5, r6, pc}

0801611c <rcl_wait_set_add_client>:
 801611c:	b318      	cbz	r0, 8016166 <rcl_wait_set_add_client+0x4a>
 801611e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016120:	b570      	push	{r4, r5, r6, lr}
 8016122:	4604      	mov	r4, r0
 8016124:	b30b      	cbz	r3, 801616a <rcl_wait_set_add_client+0x4e>
 8016126:	b319      	cbz	r1, 8016170 <rcl_wait_set_add_client+0x54>
 8016128:	699d      	ldr	r5, [r3, #24]
 801612a:	69c0      	ldr	r0, [r0, #28]
 801612c:	4285      	cmp	r5, r0
 801612e:	d217      	bcs.n	8016160 <rcl_wait_set_add_client+0x44>
 8016130:	69a0      	ldr	r0, [r4, #24]
 8016132:	1c6e      	adds	r6, r5, #1
 8016134:	619e      	str	r6, [r3, #24]
 8016136:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801613a:	b102      	cbz	r2, 801613e <rcl_wait_set_add_client+0x22>
 801613c:	6015      	str	r5, [r2, #0]
 801613e:	4608      	mov	r0, r1
 8016140:	f7fd ffe6 	bl	8014110 <rcl_client_get_rmw_handle>
 8016144:	b150      	cbz	r0, 801615c <rcl_wait_set_add_client+0x40>
 8016146:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016148:	6842      	ldr	r2, [r0, #4]
 801614a:	6a1b      	ldr	r3, [r3, #32]
 801614c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016150:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016152:	69d3      	ldr	r3, [r2, #28]
 8016154:	3301      	adds	r3, #1
 8016156:	2000      	movs	r0, #0
 8016158:	61d3      	str	r3, [r2, #28]
 801615a:	bd70      	pop	{r4, r5, r6, pc}
 801615c:	2001      	movs	r0, #1
 801615e:	bd70      	pop	{r4, r5, r6, pc}
 8016160:	f240 3086 	movw	r0, #902	@ 0x386
 8016164:	bd70      	pop	{r4, r5, r6, pc}
 8016166:	200b      	movs	r0, #11
 8016168:	4770      	bx	lr
 801616a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801616e:	bd70      	pop	{r4, r5, r6, pc}
 8016170:	200b      	movs	r0, #11
 8016172:	bd70      	pop	{r4, r5, r6, pc}

08016174 <rcl_wait_set_add_service>:
 8016174:	b318      	cbz	r0, 80161be <rcl_wait_set_add_service+0x4a>
 8016176:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016178:	b570      	push	{r4, r5, r6, lr}
 801617a:	4604      	mov	r4, r0
 801617c:	b30b      	cbz	r3, 80161c2 <rcl_wait_set_add_service+0x4e>
 801617e:	b319      	cbz	r1, 80161c8 <rcl_wait_set_add_service+0x54>
 8016180:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8016182:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8016184:	4285      	cmp	r5, r0
 8016186:	d217      	bcs.n	80161b8 <rcl_wait_set_add_service+0x44>
 8016188:	6a20      	ldr	r0, [r4, #32]
 801618a:	1c6e      	adds	r6, r5, #1
 801618c:	625e      	str	r6, [r3, #36]	@ 0x24
 801618e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8016192:	b102      	cbz	r2, 8016196 <rcl_wait_set_add_service+0x22>
 8016194:	6015      	str	r5, [r2, #0]
 8016196:	4608      	mov	r0, r1
 8016198:	f7fe fd88 	bl	8014cac <rcl_service_get_rmw_handle>
 801619c:	b150      	cbz	r0, 80161b4 <rcl_wait_set_add_service+0x40>
 801619e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80161a0:	6842      	ldr	r2, [r0, #4]
 80161a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161a4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80161a8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80161aa:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80161ac:	3301      	adds	r3, #1
 80161ae:	2000      	movs	r0, #0
 80161b0:	6293      	str	r3, [r2, #40]	@ 0x28
 80161b2:	bd70      	pop	{r4, r5, r6, pc}
 80161b4:	2001      	movs	r0, #1
 80161b6:	bd70      	pop	{r4, r5, r6, pc}
 80161b8:	f240 3086 	movw	r0, #902	@ 0x386
 80161bc:	bd70      	pop	{r4, r5, r6, pc}
 80161be:	200b      	movs	r0, #11
 80161c0:	4770      	bx	lr
 80161c2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80161c6:	bd70      	pop	{r4, r5, r6, pc}
 80161c8:	200b      	movs	r0, #11
 80161ca:	bd70      	pop	{r4, r5, r6, pc}
 80161cc:	0000      	movs	r0, r0
	...

080161d0 <rcl_wait>:
 80161d0:	2800      	cmp	r0, #0
 80161d2:	f000 81d4 	beq.w	801657e <rcl_wait+0x3ae>
 80161d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161da:	ed2d 8b02 	vpush	{d8}
 80161de:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 80161e0:	b099      	sub	sp, #100	@ 0x64
 80161e2:	4604      	mov	r4, r0
 80161e4:	2d00      	cmp	r5, #0
 80161e6:	f000 8178 	beq.w	80164da <rcl_wait+0x30a>
 80161ea:	461f      	mov	r7, r3
 80161ec:	6843      	ldr	r3, [r0, #4]
 80161ee:	4690      	mov	r8, r2
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	f000 809b 	beq.w	801632c <rcl_wait+0x15c>
 80161f6:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80161f8:	2e00      	cmp	r6, #0
 80161fa:	f000 80b2 	beq.w	8016362 <rcl_wait+0x192>
 80161fe:	2100      	movs	r1, #0
 8016200:	468c      	mov	ip, r1
 8016202:	460a      	mov	r2, r1
 8016204:	46a6      	mov	lr, r4
 8016206:	f8de 3010 	ldr.w	r3, [lr, #16]
 801620a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801620e:	b173      	cbz	r3, 801622e <rcl_wait+0x5e>
 8016210:	f8de 300c 	ldr.w	r3, [lr, #12]
 8016214:	6968      	ldr	r0, [r5, #20]
 8016216:	440b      	add	r3, r1
 8016218:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 801621c:	b13c      	cbz	r4, 801622e <rcl_wait+0x5e>
 801621e:	692b      	ldr	r3, [r5, #16]
 8016220:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8016224:	3301      	adds	r3, #1
 8016226:	612b      	str	r3, [r5, #16]
 8016228:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 801622c:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 801622e:	3101      	adds	r1, #1
 8016230:	f14c 0c00 	adc.w	ip, ip, #0
 8016234:	42b1      	cmp	r1, r6
 8016236:	f17c 0300 	sbcs.w	r3, ip, #0
 801623a:	d3e4      	bcc.n	8016206 <rcl_wait+0x36>
 801623c:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 80164e8 <rcl_wait+0x318>
 8016240:	ea58 0307 	orrs.w	r3, r8, r7
 8016244:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8016248:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 801624c:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8016250:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 8016254:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8016258:	4674      	mov	r4, lr
 801625a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801625e:	f000 8094 	beq.w	801638a <rcl_wait+0x1ba>
 8016262:	2e00      	cmp	r6, #0
 8016264:	f000 8145 	beq.w	80164f2 <rcl_wait+0x322>
 8016268:	2500      	movs	r5, #0
 801626a:	46bb      	mov	fp, r7
 801626c:	e02c      	b.n	80162c8 <rcl_wait+0xf8>
 801626e:	6923      	ldr	r3, [r4, #16]
 8016270:	f853 0009 	ldr.w	r0, [r3, r9]
 8016274:	a908      	add	r1, sp, #32
 8016276:	ed8d 8b08 	vstr	d8, [sp, #32]
 801627a:	f7ff fafb 	bl	8015874 <rcl_timer_get_next_call_time>
 801627e:	f240 3321 	movw	r3, #801	@ 0x321
 8016282:	4298      	cmp	r0, r3
 8016284:	f000 80bb 	beq.w	80163fe <rcl_wait+0x22e>
 8016288:	2800      	cmp	r0, #0
 801628a:	d165      	bne.n	8016358 <rcl_wait+0x188>
 801628c:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8016290:	7830      	ldrb	r0, [r6, #0]
 8016292:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016294:	ab18      	add	r3, sp, #96	@ 0x60
 8016296:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 801629a:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 801629e:	9205      	str	r2, [sp, #20]
 80162a0:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80162a4:	4297      	cmp	r7, r2
 80162a6:	9a05      	ldr	r2, [sp, #20]
 80162a8:	eb71 0202 	sbcs.w	r2, r1, r2
 80162ac:	da06      	bge.n	80162bc <rcl_wait+0xec>
 80162ae:	e943 7108 	strd	r7, r1, [r3, #-32]
 80162b2:	ab18      	add	r3, sp, #96	@ 0x60
 80162b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80162b8:	f840 6c30 	str.w	r6, [r0, #-48]
 80162bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80162be:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 80162c0:	3501      	adds	r5, #1
 80162c2:	42b5      	cmp	r5, r6
 80162c4:	f080 8114 	bcs.w	80164f0 <rcl_wait+0x320>
 80162c8:	6923      	ldr	r3, [r4, #16]
 80162ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80162ce:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80162d2:	2800      	cmp	r0, #0
 80162d4:	d0f4      	beq.n	80162c0 <rcl_wait+0xf0>
 80162d6:	a907      	add	r1, sp, #28
 80162d8:	f7ff f9f8 	bl	80156cc <rcl_timer_clock>
 80162dc:	4603      	mov	r3, r0
 80162de:	2800      	cmp	r0, #0
 80162e0:	f040 8141 	bne.w	8016566 <rcl_wait+0x396>
 80162e4:	9807      	ldr	r0, [sp, #28]
 80162e6:	7802      	ldrb	r2, [r0, #0]
 80162e8:	2a01      	cmp	r2, #1
 80162ea:	d1c0      	bne.n	801626e <rcl_wait+0x9e>
 80162ec:	f10d 011b 	add.w	r1, sp, #27
 80162f0:	f88d 301b 	strb.w	r3, [sp, #27]
 80162f4:	f7fe ffba 	bl	801526c <rcl_is_enabled_ros_time_override>
 80162f8:	4602      	mov	r2, r0
 80162fa:	2800      	cmp	r0, #0
 80162fc:	f040 8133 	bne.w	8016566 <rcl_wait+0x396>
 8016300:	6923      	ldr	r3, [r4, #16]
 8016302:	f89d 101b 	ldrb.w	r1, [sp, #27]
 8016306:	f853 0009 	ldr.w	r0, [r3, r9]
 801630a:	2900      	cmp	r1, #0
 801630c:	d0b0      	beq.n	8016270 <rcl_wait+0xa0>
 801630e:	ae08      	add	r6, sp, #32
 8016310:	4631      	mov	r1, r6
 8016312:	f88d 2020 	strb.w	r2, [sp, #32]
 8016316:	f7ff fa73 	bl	8015800 <rcl_timer_is_ready>
 801631a:	2800      	cmp	r0, #0
 801631c:	f040 8123 	bne.w	8016566 <rcl_wait+0x396>
 8016320:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8016324:	2b00      	cmp	r3, #0
 8016326:	d0c9      	beq.n	80162bc <rcl_wait+0xec>
 8016328:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801632a:	e02f      	b.n	801638c <rcl_wait+0x1bc>
 801632c:	68c3      	ldr	r3, [r0, #12]
 801632e:	2b00      	cmp	r3, #0
 8016330:	f47f af61 	bne.w	80161f6 <rcl_wait+0x26>
 8016334:	6943      	ldr	r3, [r0, #20]
 8016336:	2b00      	cmp	r3, #0
 8016338:	f47f af5d 	bne.w	80161f6 <rcl_wait+0x26>
 801633c:	69c3      	ldr	r3, [r0, #28]
 801633e:	2b00      	cmp	r3, #0
 8016340:	f47f af59 	bne.w	80161f6 <rcl_wait+0x26>
 8016344:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8016346:	2b00      	cmp	r3, #0
 8016348:	f47f af55 	bne.w	80161f6 <rcl_wait+0x26>
 801634c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 801634e:	2b00      	cmp	r3, #0
 8016350:	f47f af51 	bne.w	80161f6 <rcl_wait+0x26>
 8016354:	f240 3085 	movw	r0, #901	@ 0x385
 8016358:	b019      	add	sp, #100	@ 0x64
 801635a:	ecbd 8b02 	vpop	{d8}
 801635e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016362:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016366:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801636a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 801636e:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8016372:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8016376:	ea58 0307 	orrs.w	r3, r8, r7
 801637a:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 801637e:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 8016382:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8016386:	f040 80b4 	bne.w	80164f2 <rcl_wait+0x322>
 801638a:	ae08      	add	r6, sp, #32
 801638c:	2200      	movs	r2, #0
 801638e:	2300      	movs	r3, #0
 8016390:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8016394:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016398:	9602      	str	r6, [sp, #8]
 801639a:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 801639c:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 80163a0:	e9cd 3200 	strd	r3, r2, [sp]
 80163a4:	f105 0110 	add.w	r1, r5, #16
 80163a8:	f105 031c 	add.w	r3, r5, #28
 80163ac:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 80163b0:	1d28      	adds	r0, r5, #4
 80163b2:	f002 fb55 	bl	8018a60 <rmw_wait>
 80163b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80163b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80163ba:	4680      	mov	r8, r0
 80163bc:	b332      	cbz	r2, 801640c <rcl_wait+0x23c>
 80163be:	2500      	movs	r5, #0
 80163c0:	462f      	mov	r7, r5
 80163c2:	462e      	mov	r6, r5
 80163c4:	e007      	b.n	80163d6 <rcl_wait+0x206>
 80163c6:	6922      	ldr	r2, [r4, #16]
 80163c8:	f842 3009 	str.w	r3, [r2, r9]
 80163cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80163ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80163d0:	3501      	adds	r5, #1
 80163d2:	4295      	cmp	r5, r2
 80163d4:	d21b      	bcs.n	801640e <rcl_wait+0x23e>
 80163d6:	6920      	ldr	r0, [r4, #16]
 80163d8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80163dc:	a907      	add	r1, sp, #28
 80163de:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80163e2:	2800      	cmp	r0, #0
 80163e4:	d0f4      	beq.n	80163d0 <rcl_wait+0x200>
 80163e6:	f88d 601c 	strb.w	r6, [sp, #28]
 80163ea:	f7ff fa09 	bl	8015800 <rcl_timer_is_ready>
 80163ee:	2800      	cmp	r0, #0
 80163f0:	d1b2      	bne.n	8016358 <rcl_wait+0x188>
 80163f2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d0e5      	beq.n	80163c6 <rcl_wait+0x1f6>
 80163fa:	461f      	mov	r7, r3
 80163fc:	e7e6      	b.n	80163cc <rcl_wait+0x1fc>
 80163fe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016400:	6923      	ldr	r3, [r4, #16]
 8016402:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 8016404:	2200      	movs	r2, #0
 8016406:	f843 2009 	str.w	r2, [r3, r9]
 801640a:	e759      	b.n	80162c0 <rcl_wait+0xf0>
 801640c:	4617      	mov	r7, r2
 801640e:	f038 0002 	bics.w	r0, r8, #2
 8016412:	f040 80a8 	bne.w	8016566 <rcl_wait+0x396>
 8016416:	6866      	ldr	r6, [r4, #4]
 8016418:	4602      	mov	r2, r0
 801641a:	b91e      	cbnz	r6, 8016424 <rcl_wait+0x254>
 801641c:	e00d      	b.n	801643a <rcl_wait+0x26a>
 801641e:	3201      	adds	r2, #1
 8016420:	4296      	cmp	r6, r2
 8016422:	d00a      	beq.n	801643a <rcl_wait+0x26a>
 8016424:	6899      	ldr	r1, [r3, #8]
 8016426:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801642a:	2900      	cmp	r1, #0
 801642c:	d1f7      	bne.n	801641e <rcl_wait+0x24e>
 801642e:	6825      	ldr	r5, [r4, #0]
 8016430:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016434:	3201      	adds	r2, #1
 8016436:	4296      	cmp	r6, r2
 8016438:	d1f4      	bne.n	8016424 <rcl_wait+0x254>
 801643a:	68e6      	ldr	r6, [r4, #12]
 801643c:	2200      	movs	r2, #0
 801643e:	b91e      	cbnz	r6, 8016448 <rcl_wait+0x278>
 8016440:	e00d      	b.n	801645e <rcl_wait+0x28e>
 8016442:	3201      	adds	r2, #1
 8016444:	42b2      	cmp	r2, r6
 8016446:	d00a      	beq.n	801645e <rcl_wait+0x28e>
 8016448:	6959      	ldr	r1, [r3, #20]
 801644a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801644e:	2900      	cmp	r1, #0
 8016450:	d1f7      	bne.n	8016442 <rcl_wait+0x272>
 8016452:	68a5      	ldr	r5, [r4, #8]
 8016454:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016458:	3201      	adds	r2, #1
 801645a:	42b2      	cmp	r2, r6
 801645c:	d1f4      	bne.n	8016448 <rcl_wait+0x278>
 801645e:	69e6      	ldr	r6, [r4, #28]
 8016460:	2200      	movs	r2, #0
 8016462:	b91e      	cbnz	r6, 801646c <rcl_wait+0x29c>
 8016464:	e00d      	b.n	8016482 <rcl_wait+0x2b2>
 8016466:	3201      	adds	r2, #1
 8016468:	4296      	cmp	r6, r2
 801646a:	d00a      	beq.n	8016482 <rcl_wait+0x2b2>
 801646c:	6a19      	ldr	r1, [r3, #32]
 801646e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016472:	2900      	cmp	r1, #0
 8016474:	d1f7      	bne.n	8016466 <rcl_wait+0x296>
 8016476:	69a5      	ldr	r5, [r4, #24]
 8016478:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801647c:	3201      	adds	r2, #1
 801647e:	4296      	cmp	r6, r2
 8016480:	d1f4      	bne.n	801646c <rcl_wait+0x29c>
 8016482:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8016484:	2200      	movs	r2, #0
 8016486:	b91e      	cbnz	r6, 8016490 <rcl_wait+0x2c0>
 8016488:	e00d      	b.n	80164a6 <rcl_wait+0x2d6>
 801648a:	3201      	adds	r2, #1
 801648c:	42b2      	cmp	r2, r6
 801648e:	d00a      	beq.n	80164a6 <rcl_wait+0x2d6>
 8016490:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016492:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016496:	2900      	cmp	r1, #0
 8016498:	d1f7      	bne.n	801648a <rcl_wait+0x2ba>
 801649a:	6a25      	ldr	r5, [r4, #32]
 801649c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80164a0:	3201      	adds	r2, #1
 80164a2:	42b2      	cmp	r2, r6
 80164a4:	d1f4      	bne.n	8016490 <rcl_wait+0x2c0>
 80164a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80164a8:	2200      	movs	r2, #0
 80164aa:	b91e      	cbnz	r6, 80164b4 <rcl_wait+0x2e4>
 80164ac:	e00d      	b.n	80164ca <rcl_wait+0x2fa>
 80164ae:	3201      	adds	r2, #1
 80164b0:	42b2      	cmp	r2, r6
 80164b2:	d00a      	beq.n	80164ca <rcl_wait+0x2fa>
 80164b4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80164b6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80164ba:	2900      	cmp	r1, #0
 80164bc:	d1f7      	bne.n	80164ae <rcl_wait+0x2de>
 80164be:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80164c0:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80164c4:	3201      	adds	r2, #1
 80164c6:	42b2      	cmp	r2, r6
 80164c8:	d1f4      	bne.n	80164b4 <rcl_wait+0x2e4>
 80164ca:	f1b8 0f02 	cmp.w	r8, #2
 80164ce:	f47f af43 	bne.w	8016358 <rcl_wait+0x188>
 80164d2:	f087 0701 	eor.w	r7, r7, #1
 80164d6:	0078      	lsls	r0, r7, #1
 80164d8:	e73e      	b.n	8016358 <rcl_wait+0x188>
 80164da:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80164de:	b019      	add	sp, #100	@ 0x64
 80164e0:	ecbd 8b02 	vpop	{d8}
 80164e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164e8:	ffffffff 	.word	0xffffffff
 80164ec:	7fffffff 	.word	0x7fffffff
 80164f0:	465f      	mov	r7, fp
 80164f2:	f1b8 0f01 	cmp.w	r8, #1
 80164f6:	f177 0300 	sbcs.w	r3, r7, #0
 80164fa:	db3a      	blt.n	8016572 <rcl_wait+0x3a2>
 80164fc:	2601      	movs	r6, #1
 80164fe:	ad10      	add	r5, sp, #64	@ 0x40
 8016500:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 8016504:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8016508:	a908      	add	r1, sp, #32
 801650a:	b1a0      	cbz	r0, 8016536 <rcl_wait+0x366>
 801650c:	f7fe fea2 	bl	8015254 <rcl_clock_get_now>
 8016510:	2800      	cmp	r0, #0
 8016512:	f47f af21 	bne.w	8016358 <rcl_wait+0x188>
 8016516:	9a08      	ldr	r2, [sp, #32]
 8016518:	68ab      	ldr	r3, [r5, #8]
 801651a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801651c:	1a9b      	subs	r3, r3, r2
 801651e:	68ea      	ldr	r2, [r5, #12]
 8016520:	eb62 0201 	sbc.w	r2, r2, r1
 8016524:	4598      	cmp	r8, r3
 8016526:	eb77 0102 	sbcs.w	r1, r7, r2
 801652a:	bfba      	itte	lt
 801652c:	4643      	movlt	r3, r8
 801652e:	463a      	movlt	r2, r7
 8016530:	2601      	movge	r6, #1
 8016532:	4698      	mov	r8, r3
 8016534:	4617      	mov	r7, r2
 8016536:	3508      	adds	r5, #8
 8016538:	45a9      	cmp	r9, r5
 801653a:	d1e3      	bne.n	8016504 <rcl_wait+0x334>
 801653c:	2f00      	cmp	r7, #0
 801653e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016540:	bfab      	itete	ge
 8016542:	4640      	movge	r0, r8
 8016544:	2000      	movlt	r0, #0
 8016546:	4639      	movge	r1, r7
 8016548:	2100      	movlt	r1, #0
 801654a:	2e00      	cmp	r6, #0
 801654c:	f43f af24 	beq.w	8016398 <rcl_wait+0x1c8>
 8016550:	a30d      	add	r3, pc, #52	@ (adr r3, 8016588 <rcl_wait+0x3b8>)
 8016552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016556:	f7ea fbaf 	bl	8000cb8 <__aeabi_ldivmod>
 801655a:	ae08      	add	r6, sp, #32
 801655c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016560:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016564:	e718      	b.n	8016398 <rcl_wait+0x1c8>
 8016566:	2001      	movs	r0, #1
 8016568:	b019      	add	sp, #100	@ 0x64
 801656a:	ecbd 8b02 	vpop	{d8}
 801656e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016572:	2600      	movs	r6, #0
 8016574:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8016578:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801657c:	e7bf      	b.n	80164fe <rcl_wait+0x32e>
 801657e:	200b      	movs	r0, #11
 8016580:	4770      	bx	lr
 8016582:	bf00      	nop
 8016584:	f3af 8000 	nop.w
 8016588:	3b9aca00 	.word	0x3b9aca00
 801658c:	00000000 	.word	0x00000000

08016590 <rcl_action_take_goal_response>:
 8016590:	b3b0      	cbz	r0, 8016600 <rcl_action_take_goal_response+0x70>
 8016592:	b570      	push	{r4, r5, r6, lr}
 8016594:	4604      	mov	r4, r0
 8016596:	6800      	ldr	r0, [r0, #0]
 8016598:	b368      	cbz	r0, 80165f6 <rcl_action_take_goal_response+0x66>
 801659a:	460d      	mov	r5, r1
 801659c:	4616      	mov	r6, r2
 801659e:	f7fd fe7b 	bl	8014298 <rcl_client_is_valid>
 80165a2:	b330      	cbz	r0, 80165f2 <rcl_action_take_goal_response+0x62>
 80165a4:	6820      	ldr	r0, [r4, #0]
 80165a6:	3004      	adds	r0, #4
 80165a8:	f7fd fe76 	bl	8014298 <rcl_client_is_valid>
 80165ac:	b308      	cbz	r0, 80165f2 <rcl_action_take_goal_response+0x62>
 80165ae:	6820      	ldr	r0, [r4, #0]
 80165b0:	3008      	adds	r0, #8
 80165b2:	f7fd fe71 	bl	8014298 <rcl_client_is_valid>
 80165b6:	b1e0      	cbz	r0, 80165f2 <rcl_action_take_goal_response+0x62>
 80165b8:	6820      	ldr	r0, [r4, #0]
 80165ba:	300c      	adds	r0, #12
 80165bc:	f7fe fdae 	bl	801511c <rcl_subscription_is_valid>
 80165c0:	b1b8      	cbz	r0, 80165f2 <rcl_action_take_goal_response+0x62>
 80165c2:	6820      	ldr	r0, [r4, #0]
 80165c4:	3010      	adds	r0, #16
 80165c6:	f7fe fda9 	bl	801511c <rcl_subscription_is_valid>
 80165ca:	b190      	cbz	r0, 80165f2 <rcl_action_take_goal_response+0x62>
 80165cc:	b1b5      	cbz	r5, 80165fc <rcl_action_take_goal_response+0x6c>
 80165ce:	b1ae      	cbz	r6, 80165fc <rcl_action_take_goal_response+0x6c>
 80165d0:	6820      	ldr	r0, [r4, #0]
 80165d2:	4632      	mov	r2, r6
 80165d4:	4629      	mov	r1, r5
 80165d6:	f7fd fdf3 	bl	80141c0 <rcl_take_response>
 80165da:	b148      	cbz	r0, 80165f0 <rcl_action_take_goal_response+0x60>
 80165dc:	280a      	cmp	r0, #10
 80165de:	d007      	beq.n	80165f0 <rcl_action_take_goal_response+0x60>
 80165e0:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80165e4:	f241 0307 	movw	r3, #4103	@ 0x1007
 80165e8:	4290      	cmp	r0, r2
 80165ea:	bf0c      	ite	eq
 80165ec:	4618      	moveq	r0, r3
 80165ee:	2001      	movne	r0, #1
 80165f0:	bd70      	pop	{r4, r5, r6, pc}
 80165f2:	f7f8 ffe5 	bl	800f5c0 <rcutils_reset_error>
 80165f6:	f241 0006 	movw	r0, #4102	@ 0x1006
 80165fa:	bd70      	pop	{r4, r5, r6, pc}
 80165fc:	200b      	movs	r0, #11
 80165fe:	bd70      	pop	{r4, r5, r6, pc}
 8016600:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016604:	4770      	bx	lr
 8016606:	bf00      	nop

08016608 <rcl_action_send_result_request>:
 8016608:	b378      	cbz	r0, 801666a <rcl_action_send_result_request+0x62>
 801660a:	b570      	push	{r4, r5, r6, lr}
 801660c:	4604      	mov	r4, r0
 801660e:	6800      	ldr	r0, [r0, #0]
 8016610:	b330      	cbz	r0, 8016660 <rcl_action_send_result_request+0x58>
 8016612:	460d      	mov	r5, r1
 8016614:	4616      	mov	r6, r2
 8016616:	f7fd fe3f 	bl	8014298 <rcl_client_is_valid>
 801661a:	b1f8      	cbz	r0, 801665c <rcl_action_send_result_request+0x54>
 801661c:	6820      	ldr	r0, [r4, #0]
 801661e:	3004      	adds	r0, #4
 8016620:	f7fd fe3a 	bl	8014298 <rcl_client_is_valid>
 8016624:	b1d0      	cbz	r0, 801665c <rcl_action_send_result_request+0x54>
 8016626:	6820      	ldr	r0, [r4, #0]
 8016628:	3008      	adds	r0, #8
 801662a:	f7fd fe35 	bl	8014298 <rcl_client_is_valid>
 801662e:	b1a8      	cbz	r0, 801665c <rcl_action_send_result_request+0x54>
 8016630:	6820      	ldr	r0, [r4, #0]
 8016632:	300c      	adds	r0, #12
 8016634:	f7fe fd72 	bl	801511c <rcl_subscription_is_valid>
 8016638:	b180      	cbz	r0, 801665c <rcl_action_send_result_request+0x54>
 801663a:	6820      	ldr	r0, [r4, #0]
 801663c:	3010      	adds	r0, #16
 801663e:	f7fe fd6d 	bl	801511c <rcl_subscription_is_valid>
 8016642:	b158      	cbz	r0, 801665c <rcl_action_send_result_request+0x54>
 8016644:	b17d      	cbz	r5, 8016666 <rcl_action_send_result_request+0x5e>
 8016646:	b176      	cbz	r6, 8016666 <rcl_action_send_result_request+0x5e>
 8016648:	6820      	ldr	r0, [r4, #0]
 801664a:	4632      	mov	r2, r6
 801664c:	4629      	mov	r1, r5
 801664e:	3008      	adds	r0, #8
 8016650:	f7fd fd64 	bl	801411c <rcl_send_request>
 8016654:	3800      	subs	r0, #0
 8016656:	bf18      	it	ne
 8016658:	2001      	movne	r0, #1
 801665a:	bd70      	pop	{r4, r5, r6, pc}
 801665c:	f7f8 ffb0 	bl	800f5c0 <rcutils_reset_error>
 8016660:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016664:	bd70      	pop	{r4, r5, r6, pc}
 8016666:	200b      	movs	r0, #11
 8016668:	bd70      	pop	{r4, r5, r6, pc}
 801666a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801666e:	4770      	bx	lr

08016670 <rcl_action_take_result_response>:
 8016670:	2800      	cmp	r0, #0
 8016672:	d037      	beq.n	80166e4 <rcl_action_take_result_response+0x74>
 8016674:	b570      	push	{r4, r5, r6, lr}
 8016676:	4604      	mov	r4, r0
 8016678:	6800      	ldr	r0, [r0, #0]
 801667a:	b370      	cbz	r0, 80166da <rcl_action_take_result_response+0x6a>
 801667c:	460d      	mov	r5, r1
 801667e:	4616      	mov	r6, r2
 8016680:	f7fd fe0a 	bl	8014298 <rcl_client_is_valid>
 8016684:	b338      	cbz	r0, 80166d6 <rcl_action_take_result_response+0x66>
 8016686:	6820      	ldr	r0, [r4, #0]
 8016688:	3004      	adds	r0, #4
 801668a:	f7fd fe05 	bl	8014298 <rcl_client_is_valid>
 801668e:	b310      	cbz	r0, 80166d6 <rcl_action_take_result_response+0x66>
 8016690:	6820      	ldr	r0, [r4, #0]
 8016692:	3008      	adds	r0, #8
 8016694:	f7fd fe00 	bl	8014298 <rcl_client_is_valid>
 8016698:	b1e8      	cbz	r0, 80166d6 <rcl_action_take_result_response+0x66>
 801669a:	6820      	ldr	r0, [r4, #0]
 801669c:	300c      	adds	r0, #12
 801669e:	f7fe fd3d 	bl	801511c <rcl_subscription_is_valid>
 80166a2:	b1c0      	cbz	r0, 80166d6 <rcl_action_take_result_response+0x66>
 80166a4:	6820      	ldr	r0, [r4, #0]
 80166a6:	3010      	adds	r0, #16
 80166a8:	f7fe fd38 	bl	801511c <rcl_subscription_is_valid>
 80166ac:	b198      	cbz	r0, 80166d6 <rcl_action_take_result_response+0x66>
 80166ae:	b1bd      	cbz	r5, 80166e0 <rcl_action_take_result_response+0x70>
 80166b0:	b1b6      	cbz	r6, 80166e0 <rcl_action_take_result_response+0x70>
 80166b2:	6820      	ldr	r0, [r4, #0]
 80166b4:	4632      	mov	r2, r6
 80166b6:	4629      	mov	r1, r5
 80166b8:	3008      	adds	r0, #8
 80166ba:	f7fd fd81 	bl	80141c0 <rcl_take_response>
 80166be:	b148      	cbz	r0, 80166d4 <rcl_action_take_result_response+0x64>
 80166c0:	280a      	cmp	r0, #10
 80166c2:	d007      	beq.n	80166d4 <rcl_action_take_result_response+0x64>
 80166c4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80166c8:	f241 0307 	movw	r3, #4103	@ 0x1007
 80166cc:	4290      	cmp	r0, r2
 80166ce:	bf0c      	ite	eq
 80166d0:	4618      	moveq	r0, r3
 80166d2:	2001      	movne	r0, #1
 80166d4:	bd70      	pop	{r4, r5, r6, pc}
 80166d6:	f7f8 ff73 	bl	800f5c0 <rcutils_reset_error>
 80166da:	f241 0006 	movw	r0, #4102	@ 0x1006
 80166de:	bd70      	pop	{r4, r5, r6, pc}
 80166e0:	200b      	movs	r0, #11
 80166e2:	bd70      	pop	{r4, r5, r6, pc}
 80166e4:	f241 0006 	movw	r0, #4102	@ 0x1006
 80166e8:	4770      	bx	lr
 80166ea:	bf00      	nop

080166ec <rcl_action_take_cancel_response>:
 80166ec:	2800      	cmp	r0, #0
 80166ee:	d037      	beq.n	8016760 <rcl_action_take_cancel_response+0x74>
 80166f0:	b570      	push	{r4, r5, r6, lr}
 80166f2:	4604      	mov	r4, r0
 80166f4:	6800      	ldr	r0, [r0, #0]
 80166f6:	b370      	cbz	r0, 8016756 <rcl_action_take_cancel_response+0x6a>
 80166f8:	460d      	mov	r5, r1
 80166fa:	4616      	mov	r6, r2
 80166fc:	f7fd fdcc 	bl	8014298 <rcl_client_is_valid>
 8016700:	b338      	cbz	r0, 8016752 <rcl_action_take_cancel_response+0x66>
 8016702:	6820      	ldr	r0, [r4, #0]
 8016704:	3004      	adds	r0, #4
 8016706:	f7fd fdc7 	bl	8014298 <rcl_client_is_valid>
 801670a:	b310      	cbz	r0, 8016752 <rcl_action_take_cancel_response+0x66>
 801670c:	6820      	ldr	r0, [r4, #0]
 801670e:	3008      	adds	r0, #8
 8016710:	f7fd fdc2 	bl	8014298 <rcl_client_is_valid>
 8016714:	b1e8      	cbz	r0, 8016752 <rcl_action_take_cancel_response+0x66>
 8016716:	6820      	ldr	r0, [r4, #0]
 8016718:	300c      	adds	r0, #12
 801671a:	f7fe fcff 	bl	801511c <rcl_subscription_is_valid>
 801671e:	b1c0      	cbz	r0, 8016752 <rcl_action_take_cancel_response+0x66>
 8016720:	6820      	ldr	r0, [r4, #0]
 8016722:	3010      	adds	r0, #16
 8016724:	f7fe fcfa 	bl	801511c <rcl_subscription_is_valid>
 8016728:	b198      	cbz	r0, 8016752 <rcl_action_take_cancel_response+0x66>
 801672a:	b1bd      	cbz	r5, 801675c <rcl_action_take_cancel_response+0x70>
 801672c:	b1b6      	cbz	r6, 801675c <rcl_action_take_cancel_response+0x70>
 801672e:	6820      	ldr	r0, [r4, #0]
 8016730:	4632      	mov	r2, r6
 8016732:	4629      	mov	r1, r5
 8016734:	3004      	adds	r0, #4
 8016736:	f7fd fd43 	bl	80141c0 <rcl_take_response>
 801673a:	b148      	cbz	r0, 8016750 <rcl_action_take_cancel_response+0x64>
 801673c:	280a      	cmp	r0, #10
 801673e:	d007      	beq.n	8016750 <rcl_action_take_cancel_response+0x64>
 8016740:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016744:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016748:	4290      	cmp	r0, r2
 801674a:	bf0c      	ite	eq
 801674c:	4618      	moveq	r0, r3
 801674e:	2001      	movne	r0, #1
 8016750:	bd70      	pop	{r4, r5, r6, pc}
 8016752:	f7f8 ff35 	bl	800f5c0 <rcutils_reset_error>
 8016756:	f241 0006 	movw	r0, #4102	@ 0x1006
 801675a:	bd70      	pop	{r4, r5, r6, pc}
 801675c:	200b      	movs	r0, #11
 801675e:	bd70      	pop	{r4, r5, r6, pc}
 8016760:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016764:	4770      	bx	lr
 8016766:	bf00      	nop

08016768 <rcl_action_take_feedback>:
 8016768:	2800      	cmp	r0, #0
 801676a:	d037      	beq.n	80167dc <rcl_action_take_feedback+0x74>
 801676c:	b530      	push	{r4, r5, lr}
 801676e:	4604      	mov	r4, r0
 8016770:	6800      	ldr	r0, [r0, #0]
 8016772:	b08f      	sub	sp, #60	@ 0x3c
 8016774:	b358      	cbz	r0, 80167ce <rcl_action_take_feedback+0x66>
 8016776:	460d      	mov	r5, r1
 8016778:	f7fd fd8e 	bl	8014298 <rcl_client_is_valid>
 801677c:	b328      	cbz	r0, 80167ca <rcl_action_take_feedback+0x62>
 801677e:	6820      	ldr	r0, [r4, #0]
 8016780:	3004      	adds	r0, #4
 8016782:	f7fd fd89 	bl	8014298 <rcl_client_is_valid>
 8016786:	b300      	cbz	r0, 80167ca <rcl_action_take_feedback+0x62>
 8016788:	6820      	ldr	r0, [r4, #0]
 801678a:	3008      	adds	r0, #8
 801678c:	f7fd fd84 	bl	8014298 <rcl_client_is_valid>
 8016790:	b1d8      	cbz	r0, 80167ca <rcl_action_take_feedback+0x62>
 8016792:	6820      	ldr	r0, [r4, #0]
 8016794:	300c      	adds	r0, #12
 8016796:	f7fe fcc1 	bl	801511c <rcl_subscription_is_valid>
 801679a:	b1b0      	cbz	r0, 80167ca <rcl_action_take_feedback+0x62>
 801679c:	6820      	ldr	r0, [r4, #0]
 801679e:	3010      	adds	r0, #16
 80167a0:	f7fe fcbc 	bl	801511c <rcl_subscription_is_valid>
 80167a4:	b188      	cbz	r0, 80167ca <rcl_action_take_feedback+0x62>
 80167a6:	b1b5      	cbz	r5, 80167d6 <rcl_action_take_feedback+0x6e>
 80167a8:	6820      	ldr	r0, [r4, #0]
 80167aa:	2300      	movs	r3, #0
 80167ac:	466a      	mov	r2, sp
 80167ae:	4629      	mov	r1, r5
 80167b0:	300c      	adds	r0, #12
 80167b2:	f7fe fc55 	bl	8015060 <rcl_take>
 80167b6:	b160      	cbz	r0, 80167d2 <rcl_action_take_feedback+0x6a>
 80167b8:	f240 1391 	movw	r3, #401	@ 0x191
 80167bc:	4298      	cmp	r0, r3
 80167be:	d010      	beq.n	80167e2 <rcl_action_take_feedback+0x7a>
 80167c0:	280a      	cmp	r0, #10
 80167c2:	bf18      	it	ne
 80167c4:	2001      	movne	r0, #1
 80167c6:	b00f      	add	sp, #60	@ 0x3c
 80167c8:	bd30      	pop	{r4, r5, pc}
 80167ca:	f7f8 fef9 	bl	800f5c0 <rcutils_reset_error>
 80167ce:	f241 0006 	movw	r0, #4102	@ 0x1006
 80167d2:	b00f      	add	sp, #60	@ 0x3c
 80167d4:	bd30      	pop	{r4, r5, pc}
 80167d6:	200b      	movs	r0, #11
 80167d8:	b00f      	add	sp, #60	@ 0x3c
 80167da:	bd30      	pop	{r4, r5, pc}
 80167dc:	f241 0006 	movw	r0, #4102	@ 0x1006
 80167e0:	4770      	bx	lr
 80167e2:	f241 0007 	movw	r0, #4103	@ 0x1007
 80167e6:	e7f4      	b.n	80167d2 <rcl_action_take_feedback+0x6a>

080167e8 <rcl_action_wait_set_add_action_client>:
 80167e8:	2800      	cmp	r0, #0
 80167ea:	d045      	beq.n	8016878 <rcl_action_wait_set_add_action_client+0x90>
 80167ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167ee:	460c      	mov	r4, r1
 80167f0:	2900      	cmp	r1, #0
 80167f2:	d03e      	beq.n	8016872 <rcl_action_wait_set_add_action_client+0x8a>
 80167f4:	4605      	mov	r5, r0
 80167f6:	6808      	ldr	r0, [r1, #0]
 80167f8:	2800      	cmp	r0, #0
 80167fa:	d03a      	beq.n	8016872 <rcl_action_wait_set_add_action_client+0x8a>
 80167fc:	4617      	mov	r7, r2
 80167fe:	461e      	mov	r6, r3
 8016800:	f7fd fd4a 	bl	8014298 <rcl_client_is_valid>
 8016804:	b398      	cbz	r0, 801686e <rcl_action_wait_set_add_action_client+0x86>
 8016806:	6820      	ldr	r0, [r4, #0]
 8016808:	3004      	adds	r0, #4
 801680a:	f7fd fd45 	bl	8014298 <rcl_client_is_valid>
 801680e:	b370      	cbz	r0, 801686e <rcl_action_wait_set_add_action_client+0x86>
 8016810:	6820      	ldr	r0, [r4, #0]
 8016812:	3008      	adds	r0, #8
 8016814:	f7fd fd40 	bl	8014298 <rcl_client_is_valid>
 8016818:	b348      	cbz	r0, 801686e <rcl_action_wait_set_add_action_client+0x86>
 801681a:	6820      	ldr	r0, [r4, #0]
 801681c:	300c      	adds	r0, #12
 801681e:	f7fe fc7d 	bl	801511c <rcl_subscription_is_valid>
 8016822:	b320      	cbz	r0, 801686e <rcl_action_wait_set_add_action_client+0x86>
 8016824:	6820      	ldr	r0, [r4, #0]
 8016826:	3010      	adds	r0, #16
 8016828:	f7fe fc78 	bl	801511c <rcl_subscription_is_valid>
 801682c:	b1f8      	cbz	r0, 801686e <rcl_action_wait_set_add_action_client+0x86>
 801682e:	6821      	ldr	r1, [r4, #0]
 8016830:	4628      	mov	r0, r5
 8016832:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8016836:	f7ff fc71 	bl	801611c <rcl_wait_set_add_client>
 801683a:	b9b8      	cbnz	r0, 801686c <rcl_action_wait_set_add_action_client+0x84>
 801683c:	6821      	ldr	r1, [r4, #0]
 801683e:	4628      	mov	r0, r5
 8016840:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8016844:	3104      	adds	r1, #4
 8016846:	f7ff fc69 	bl	801611c <rcl_wait_set_add_client>
 801684a:	b978      	cbnz	r0, 801686c <rcl_action_wait_set_add_action_client+0x84>
 801684c:	6821      	ldr	r1, [r4, #0]
 801684e:	4628      	mov	r0, r5
 8016850:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8016854:	3108      	adds	r1, #8
 8016856:	f7ff fc61 	bl	801611c <rcl_wait_set_add_client>
 801685a:	b938      	cbnz	r0, 801686c <rcl_action_wait_set_add_action_client+0x84>
 801685c:	6821      	ldr	r1, [r4, #0]
 801685e:	4628      	mov	r0, r5
 8016860:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8016864:	310c      	adds	r1, #12
 8016866:	f7ff f903 	bl	8015a70 <rcl_wait_set_add_subscription>
 801686a:	b140      	cbz	r0, 801687e <rcl_action_wait_set_add_action_client+0x96>
 801686c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801686e:	f7f8 fea7 	bl	800f5c0 <rcutils_reset_error>
 8016872:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016878:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801687c:	4770      	bx	lr
 801687e:	6821      	ldr	r1, [r4, #0]
 8016880:	4628      	mov	r0, r5
 8016882:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8016886:	3110      	adds	r1, #16
 8016888:	f7ff f8f2 	bl	8015a70 <rcl_wait_set_add_subscription>
 801688c:	2800      	cmp	r0, #0
 801688e:	d1ed      	bne.n	801686c <rcl_action_wait_set_add_action_client+0x84>
 8016890:	b11f      	cbz	r7, 801689a <rcl_action_wait_set_add_action_client+0xb2>
 8016892:	6823      	ldr	r3, [r4, #0]
 8016894:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016898:	603b      	str	r3, [r7, #0]
 801689a:	2e00      	cmp	r6, #0
 801689c:	d0e6      	beq.n	801686c <rcl_action_wait_set_add_action_client+0x84>
 801689e:	6823      	ldr	r3, [r4, #0]
 80168a0:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80168a4:	6033      	str	r3, [r6, #0]
 80168a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080168a8 <rcl_action_client_wait_set_get_entities_ready>:
 80168a8:	2800      	cmp	r0, #0
 80168aa:	f000 8089 	beq.w	80169c0 <rcl_action_client_wait_set_get_entities_ready+0x118>
 80168ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168b2:	460c      	mov	r4, r1
 80168b4:	2900      	cmp	r1, #0
 80168b6:	d079      	beq.n	80169ac <rcl_action_client_wait_set_get_entities_ready+0x104>
 80168b8:	4605      	mov	r5, r0
 80168ba:	6808      	ldr	r0, [r1, #0]
 80168bc:	2800      	cmp	r0, #0
 80168be:	d075      	beq.n	80169ac <rcl_action_client_wait_set_get_entities_ready+0x104>
 80168c0:	4616      	mov	r6, r2
 80168c2:	461f      	mov	r7, r3
 80168c4:	f7fd fce8 	bl	8014298 <rcl_client_is_valid>
 80168c8:	2800      	cmp	r0, #0
 80168ca:	d06d      	beq.n	80169a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168cc:	6820      	ldr	r0, [r4, #0]
 80168ce:	3004      	adds	r0, #4
 80168d0:	f7fd fce2 	bl	8014298 <rcl_client_is_valid>
 80168d4:	2800      	cmp	r0, #0
 80168d6:	d067      	beq.n	80169a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168d8:	6820      	ldr	r0, [r4, #0]
 80168da:	3008      	adds	r0, #8
 80168dc:	f7fd fcdc 	bl	8014298 <rcl_client_is_valid>
 80168e0:	2800      	cmp	r0, #0
 80168e2:	d061      	beq.n	80169a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168e4:	6820      	ldr	r0, [r4, #0]
 80168e6:	300c      	adds	r0, #12
 80168e8:	f7fe fc18 	bl	801511c <rcl_subscription_is_valid>
 80168ec:	2800      	cmp	r0, #0
 80168ee:	d05b      	beq.n	80169a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168f0:	6820      	ldr	r0, [r4, #0]
 80168f2:	3010      	adds	r0, #16
 80168f4:	f7fe fc12 	bl	801511c <rcl_subscription_is_valid>
 80168f8:	2800      	cmp	r0, #0
 80168fa:	d055      	beq.n	80169a8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168fc:	2e00      	cmp	r6, #0
 80168fe:	d05c      	beq.n	80169ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016900:	2f00      	cmp	r7, #0
 8016902:	d05a      	beq.n	80169ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016904:	9b06      	ldr	r3, [sp, #24]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d057      	beq.n	80169ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 801690a:	9b07      	ldr	r3, [sp, #28]
 801690c:	2b00      	cmp	r3, #0
 801690e:	d054      	beq.n	80169ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016910:	9b08      	ldr	r3, [sp, #32]
 8016912:	2b00      	cmp	r3, #0
 8016914:	d051      	beq.n	80169ba <rcl_action_client_wait_set_get_entities_ready+0x112>
 8016916:	6823      	ldr	r3, [r4, #0]
 8016918:	686a      	ldr	r2, [r5, #4]
 801691a:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 801691e:	428a      	cmp	r2, r1
 8016920:	d948      	bls.n	80169b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016922:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8016926:	4282      	cmp	r2, r0
 8016928:	d944      	bls.n	80169b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801692a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801692e:	69ea      	ldr	r2, [r5, #28]
 8016930:	42a2      	cmp	r2, r4
 8016932:	d93f      	bls.n	80169b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016934:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8016938:	4562      	cmp	r2, ip
 801693a:	d93b      	bls.n	80169b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801693c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8016940:	4572      	cmp	r2, lr
 8016942:	d937      	bls.n	80169b4 <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8016944:	69aa      	ldr	r2, [r5, #24]
 8016946:	682d      	ldr	r5, [r5, #0]
 8016948:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 801694c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016950:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8016954:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016958:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 801695c:	f103 0c0c 	add.w	ip, r3, #12
 8016960:	eba5 050c 	sub.w	r5, r5, ip
 8016964:	fab5 f585 	clz	r5, r5
 8016968:	096d      	lsrs	r5, r5, #5
 801696a:	7035      	strb	r5, [r6, #0]
 801696c:	f103 0510 	add.w	r5, r3, #16
 8016970:	1b64      	subs	r4, r4, r5
 8016972:	fab4 f484 	clz	r4, r4
 8016976:	0964      	lsrs	r4, r4, #5
 8016978:	703c      	strb	r4, [r7, #0]
 801697a:	eba3 0008 	sub.w	r0, r3, r8
 801697e:	1d1c      	adds	r4, r3, #4
 8016980:	3308      	adds	r3, #8
 8016982:	1ad3      	subs	r3, r2, r3
 8016984:	fab0 f080 	clz	r0, r0
 8016988:	9a06      	ldr	r2, [sp, #24]
 801698a:	0940      	lsrs	r0, r0, #5
 801698c:	1b09      	subs	r1, r1, r4
 801698e:	7010      	strb	r0, [r2, #0]
 8016990:	fab1 f181 	clz	r1, r1
 8016994:	9a07      	ldr	r2, [sp, #28]
 8016996:	0949      	lsrs	r1, r1, #5
 8016998:	7011      	strb	r1, [r2, #0]
 801699a:	fab3 f383 	clz	r3, r3
 801699e:	9a08      	ldr	r2, [sp, #32]
 80169a0:	095b      	lsrs	r3, r3, #5
 80169a2:	2000      	movs	r0, #0
 80169a4:	7013      	strb	r3, [r2, #0]
 80169a6:	e003      	b.n	80169b0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 80169a8:	f7f8 fe0a 	bl	800f5c0 <rcutils_reset_error>
 80169ac:	f241 0006 	movw	r0, #4102	@ 0x1006
 80169b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169b4:	2001      	movs	r0, #1
 80169b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169ba:	200b      	movs	r0, #11
 80169bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169c0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80169c4:	4770      	bx	lr
 80169c6:	bf00      	nop

080169c8 <rcl_action_take_goal_request>:
 80169c8:	b3b0      	cbz	r0, 8016a38 <rcl_action_take_goal_request+0x70>
 80169ca:	b570      	push	{r4, r5, r6, lr}
 80169cc:	4604      	mov	r4, r0
 80169ce:	6800      	ldr	r0, [r0, #0]
 80169d0:	b368      	cbz	r0, 8016a2e <rcl_action_take_goal_request+0x66>
 80169d2:	460d      	mov	r5, r1
 80169d4:	4616      	mov	r6, r2
 80169d6:	f7fe f9ef 	bl	8014db8 <rcl_service_is_valid>
 80169da:	b330      	cbz	r0, 8016a2a <rcl_action_take_goal_request+0x62>
 80169dc:	6820      	ldr	r0, [r4, #0]
 80169de:	3004      	adds	r0, #4
 80169e0:	f7fe f9ea 	bl	8014db8 <rcl_service_is_valid>
 80169e4:	b308      	cbz	r0, 8016a2a <rcl_action_take_goal_request+0x62>
 80169e6:	6820      	ldr	r0, [r4, #0]
 80169e8:	3008      	adds	r0, #8
 80169ea:	f7fe f9e5 	bl	8014db8 <rcl_service_is_valid>
 80169ee:	b1e0      	cbz	r0, 8016a2a <rcl_action_take_goal_request+0x62>
 80169f0:	6820      	ldr	r0, [r4, #0]
 80169f2:	300c      	adds	r0, #12
 80169f4:	f7f7 fe4a 	bl	800e68c <rcl_publisher_is_valid>
 80169f8:	b1b8      	cbz	r0, 8016a2a <rcl_action_take_goal_request+0x62>
 80169fa:	6820      	ldr	r0, [r4, #0]
 80169fc:	3010      	adds	r0, #16
 80169fe:	f7f7 fe45 	bl	800e68c <rcl_publisher_is_valid>
 8016a02:	b190      	cbz	r0, 8016a2a <rcl_action_take_goal_request+0x62>
 8016a04:	b1b5      	cbz	r5, 8016a34 <rcl_action_take_goal_request+0x6c>
 8016a06:	b1ae      	cbz	r6, 8016a34 <rcl_action_take_goal_request+0x6c>
 8016a08:	6820      	ldr	r0, [r4, #0]
 8016a0a:	4632      	mov	r2, r6
 8016a0c:	4629      	mov	r1, r5
 8016a0e:	f7fe f953 	bl	8014cb8 <rcl_take_request>
 8016a12:	b148      	cbz	r0, 8016a28 <rcl_action_take_goal_request+0x60>
 8016a14:	280a      	cmp	r0, #10
 8016a16:	d007      	beq.n	8016a28 <rcl_action_take_goal_request+0x60>
 8016a18:	f240 2259 	movw	r2, #601	@ 0x259
 8016a1c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016a20:	4290      	cmp	r0, r2
 8016a22:	bf0c      	ite	eq
 8016a24:	4618      	moveq	r0, r3
 8016a26:	2001      	movne	r0, #1
 8016a28:	bd70      	pop	{r4, r5, r6, pc}
 8016a2a:	f7f8 fdc9 	bl	800f5c0 <rcutils_reset_error>
 8016a2e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a32:	bd70      	pop	{r4, r5, r6, pc}
 8016a34:	200b      	movs	r0, #11
 8016a36:	bd70      	pop	{r4, r5, r6, pc}
 8016a38:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a3c:	4770      	bx	lr
 8016a3e:	bf00      	nop

08016a40 <rcl_action_send_goal_response>:
 8016a40:	b378      	cbz	r0, 8016aa2 <rcl_action_send_goal_response+0x62>
 8016a42:	b570      	push	{r4, r5, r6, lr}
 8016a44:	4604      	mov	r4, r0
 8016a46:	6800      	ldr	r0, [r0, #0]
 8016a48:	b330      	cbz	r0, 8016a98 <rcl_action_send_goal_response+0x58>
 8016a4a:	460d      	mov	r5, r1
 8016a4c:	4616      	mov	r6, r2
 8016a4e:	f7fe f9b3 	bl	8014db8 <rcl_service_is_valid>
 8016a52:	b1f8      	cbz	r0, 8016a94 <rcl_action_send_goal_response+0x54>
 8016a54:	6820      	ldr	r0, [r4, #0]
 8016a56:	3004      	adds	r0, #4
 8016a58:	f7fe f9ae 	bl	8014db8 <rcl_service_is_valid>
 8016a5c:	b1d0      	cbz	r0, 8016a94 <rcl_action_send_goal_response+0x54>
 8016a5e:	6820      	ldr	r0, [r4, #0]
 8016a60:	3008      	adds	r0, #8
 8016a62:	f7fe f9a9 	bl	8014db8 <rcl_service_is_valid>
 8016a66:	b1a8      	cbz	r0, 8016a94 <rcl_action_send_goal_response+0x54>
 8016a68:	6820      	ldr	r0, [r4, #0]
 8016a6a:	300c      	adds	r0, #12
 8016a6c:	f7f7 fe0e 	bl	800e68c <rcl_publisher_is_valid>
 8016a70:	b180      	cbz	r0, 8016a94 <rcl_action_send_goal_response+0x54>
 8016a72:	6820      	ldr	r0, [r4, #0]
 8016a74:	3010      	adds	r0, #16
 8016a76:	f7f7 fe09 	bl	800e68c <rcl_publisher_is_valid>
 8016a7a:	b158      	cbz	r0, 8016a94 <rcl_action_send_goal_response+0x54>
 8016a7c:	b17d      	cbz	r5, 8016a9e <rcl_action_send_goal_response+0x5e>
 8016a7e:	b176      	cbz	r6, 8016a9e <rcl_action_send_goal_response+0x5e>
 8016a80:	6820      	ldr	r0, [r4, #0]
 8016a82:	4632      	mov	r2, r6
 8016a84:	4629      	mov	r1, r5
 8016a86:	f7fe f967 	bl	8014d58 <rcl_send_response>
 8016a8a:	b110      	cbz	r0, 8016a92 <rcl_action_send_goal_response+0x52>
 8016a8c:	2802      	cmp	r0, #2
 8016a8e:	bf18      	it	ne
 8016a90:	2001      	movne	r0, #1
 8016a92:	bd70      	pop	{r4, r5, r6, pc}
 8016a94:	f7f8 fd94 	bl	800f5c0 <rcutils_reset_error>
 8016a98:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a9c:	bd70      	pop	{r4, r5, r6, pc}
 8016a9e:	200b      	movs	r0, #11
 8016aa0:	bd70      	pop	{r4, r5, r6, pc}
 8016aa2:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016aa6:	4770      	bx	lr

08016aa8 <rcl_action_take_result_request>:
 8016aa8:	2800      	cmp	r0, #0
 8016aaa:	d037      	beq.n	8016b1c <rcl_action_take_result_request+0x74>
 8016aac:	b570      	push	{r4, r5, r6, lr}
 8016aae:	4604      	mov	r4, r0
 8016ab0:	6800      	ldr	r0, [r0, #0]
 8016ab2:	b370      	cbz	r0, 8016b12 <rcl_action_take_result_request+0x6a>
 8016ab4:	460d      	mov	r5, r1
 8016ab6:	4616      	mov	r6, r2
 8016ab8:	f7fe f97e 	bl	8014db8 <rcl_service_is_valid>
 8016abc:	b338      	cbz	r0, 8016b0e <rcl_action_take_result_request+0x66>
 8016abe:	6820      	ldr	r0, [r4, #0]
 8016ac0:	3004      	adds	r0, #4
 8016ac2:	f7fe f979 	bl	8014db8 <rcl_service_is_valid>
 8016ac6:	b310      	cbz	r0, 8016b0e <rcl_action_take_result_request+0x66>
 8016ac8:	6820      	ldr	r0, [r4, #0]
 8016aca:	3008      	adds	r0, #8
 8016acc:	f7fe f974 	bl	8014db8 <rcl_service_is_valid>
 8016ad0:	b1e8      	cbz	r0, 8016b0e <rcl_action_take_result_request+0x66>
 8016ad2:	6820      	ldr	r0, [r4, #0]
 8016ad4:	300c      	adds	r0, #12
 8016ad6:	f7f7 fdd9 	bl	800e68c <rcl_publisher_is_valid>
 8016ada:	b1c0      	cbz	r0, 8016b0e <rcl_action_take_result_request+0x66>
 8016adc:	6820      	ldr	r0, [r4, #0]
 8016ade:	3010      	adds	r0, #16
 8016ae0:	f7f7 fdd4 	bl	800e68c <rcl_publisher_is_valid>
 8016ae4:	b198      	cbz	r0, 8016b0e <rcl_action_take_result_request+0x66>
 8016ae6:	b1bd      	cbz	r5, 8016b18 <rcl_action_take_result_request+0x70>
 8016ae8:	b1b6      	cbz	r6, 8016b18 <rcl_action_take_result_request+0x70>
 8016aea:	6820      	ldr	r0, [r4, #0]
 8016aec:	4632      	mov	r2, r6
 8016aee:	4629      	mov	r1, r5
 8016af0:	3008      	adds	r0, #8
 8016af2:	f7fe f8e1 	bl	8014cb8 <rcl_take_request>
 8016af6:	b148      	cbz	r0, 8016b0c <rcl_action_take_result_request+0x64>
 8016af8:	280a      	cmp	r0, #10
 8016afa:	d007      	beq.n	8016b0c <rcl_action_take_result_request+0x64>
 8016afc:	f240 2259 	movw	r2, #601	@ 0x259
 8016b00:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016b04:	4290      	cmp	r0, r2
 8016b06:	bf0c      	ite	eq
 8016b08:	4618      	moveq	r0, r3
 8016b0a:	2001      	movne	r0, #1
 8016b0c:	bd70      	pop	{r4, r5, r6, pc}
 8016b0e:	f7f8 fd57 	bl	800f5c0 <rcutils_reset_error>
 8016b12:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b16:	bd70      	pop	{r4, r5, r6, pc}
 8016b18:	200b      	movs	r0, #11
 8016b1a:	bd70      	pop	{r4, r5, r6, pc}
 8016b1c:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b20:	4770      	bx	lr
 8016b22:	bf00      	nop

08016b24 <rcl_action_take_cancel_request>:
 8016b24:	2800      	cmp	r0, #0
 8016b26:	d037      	beq.n	8016b98 <rcl_action_take_cancel_request+0x74>
 8016b28:	b570      	push	{r4, r5, r6, lr}
 8016b2a:	4604      	mov	r4, r0
 8016b2c:	6800      	ldr	r0, [r0, #0]
 8016b2e:	b370      	cbz	r0, 8016b8e <rcl_action_take_cancel_request+0x6a>
 8016b30:	460d      	mov	r5, r1
 8016b32:	4616      	mov	r6, r2
 8016b34:	f7fe f940 	bl	8014db8 <rcl_service_is_valid>
 8016b38:	b338      	cbz	r0, 8016b8a <rcl_action_take_cancel_request+0x66>
 8016b3a:	6820      	ldr	r0, [r4, #0]
 8016b3c:	3004      	adds	r0, #4
 8016b3e:	f7fe f93b 	bl	8014db8 <rcl_service_is_valid>
 8016b42:	b310      	cbz	r0, 8016b8a <rcl_action_take_cancel_request+0x66>
 8016b44:	6820      	ldr	r0, [r4, #0]
 8016b46:	3008      	adds	r0, #8
 8016b48:	f7fe f936 	bl	8014db8 <rcl_service_is_valid>
 8016b4c:	b1e8      	cbz	r0, 8016b8a <rcl_action_take_cancel_request+0x66>
 8016b4e:	6820      	ldr	r0, [r4, #0]
 8016b50:	300c      	adds	r0, #12
 8016b52:	f7f7 fd9b 	bl	800e68c <rcl_publisher_is_valid>
 8016b56:	b1c0      	cbz	r0, 8016b8a <rcl_action_take_cancel_request+0x66>
 8016b58:	6820      	ldr	r0, [r4, #0]
 8016b5a:	3010      	adds	r0, #16
 8016b5c:	f7f7 fd96 	bl	800e68c <rcl_publisher_is_valid>
 8016b60:	b198      	cbz	r0, 8016b8a <rcl_action_take_cancel_request+0x66>
 8016b62:	b1bd      	cbz	r5, 8016b94 <rcl_action_take_cancel_request+0x70>
 8016b64:	b1b6      	cbz	r6, 8016b94 <rcl_action_take_cancel_request+0x70>
 8016b66:	6820      	ldr	r0, [r4, #0]
 8016b68:	4632      	mov	r2, r6
 8016b6a:	4629      	mov	r1, r5
 8016b6c:	3004      	adds	r0, #4
 8016b6e:	f7fe f8a3 	bl	8014cb8 <rcl_take_request>
 8016b72:	b148      	cbz	r0, 8016b88 <rcl_action_take_cancel_request+0x64>
 8016b74:	280a      	cmp	r0, #10
 8016b76:	d007      	beq.n	8016b88 <rcl_action_take_cancel_request+0x64>
 8016b78:	f240 2259 	movw	r2, #601	@ 0x259
 8016b7c:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016b80:	4290      	cmp	r0, r2
 8016b82:	bf0c      	ite	eq
 8016b84:	4618      	moveq	r0, r3
 8016b86:	2001      	movne	r0, #1
 8016b88:	bd70      	pop	{r4, r5, r6, pc}
 8016b8a:	f7f8 fd19 	bl	800f5c0 <rcutils_reset_error>
 8016b8e:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b92:	bd70      	pop	{r4, r5, r6, pc}
 8016b94:	200b      	movs	r0, #11
 8016b96:	bd70      	pop	{r4, r5, r6, pc}
 8016b98:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b9c:	4770      	bx	lr
 8016b9e:	bf00      	nop

08016ba0 <rcl_action_send_cancel_response>:
 8016ba0:	b380      	cbz	r0, 8016c04 <rcl_action_send_cancel_response+0x64>
 8016ba2:	b570      	push	{r4, r5, r6, lr}
 8016ba4:	4604      	mov	r4, r0
 8016ba6:	6800      	ldr	r0, [r0, #0]
 8016ba8:	b338      	cbz	r0, 8016bfa <rcl_action_send_cancel_response+0x5a>
 8016baa:	460d      	mov	r5, r1
 8016bac:	4616      	mov	r6, r2
 8016bae:	f7fe f903 	bl	8014db8 <rcl_service_is_valid>
 8016bb2:	b300      	cbz	r0, 8016bf6 <rcl_action_send_cancel_response+0x56>
 8016bb4:	6820      	ldr	r0, [r4, #0]
 8016bb6:	3004      	adds	r0, #4
 8016bb8:	f7fe f8fe 	bl	8014db8 <rcl_service_is_valid>
 8016bbc:	b1d8      	cbz	r0, 8016bf6 <rcl_action_send_cancel_response+0x56>
 8016bbe:	6820      	ldr	r0, [r4, #0]
 8016bc0:	3008      	adds	r0, #8
 8016bc2:	f7fe f8f9 	bl	8014db8 <rcl_service_is_valid>
 8016bc6:	b1b0      	cbz	r0, 8016bf6 <rcl_action_send_cancel_response+0x56>
 8016bc8:	6820      	ldr	r0, [r4, #0]
 8016bca:	300c      	adds	r0, #12
 8016bcc:	f7f7 fd5e 	bl	800e68c <rcl_publisher_is_valid>
 8016bd0:	b188      	cbz	r0, 8016bf6 <rcl_action_send_cancel_response+0x56>
 8016bd2:	6820      	ldr	r0, [r4, #0]
 8016bd4:	3010      	adds	r0, #16
 8016bd6:	f7f7 fd59 	bl	800e68c <rcl_publisher_is_valid>
 8016bda:	b160      	cbz	r0, 8016bf6 <rcl_action_send_cancel_response+0x56>
 8016bdc:	b185      	cbz	r5, 8016c00 <rcl_action_send_cancel_response+0x60>
 8016bde:	b17e      	cbz	r6, 8016c00 <rcl_action_send_cancel_response+0x60>
 8016be0:	6820      	ldr	r0, [r4, #0]
 8016be2:	4632      	mov	r2, r6
 8016be4:	4629      	mov	r1, r5
 8016be6:	3004      	adds	r0, #4
 8016be8:	f7fe f8b6 	bl	8014d58 <rcl_send_response>
 8016bec:	b110      	cbz	r0, 8016bf4 <rcl_action_send_cancel_response+0x54>
 8016bee:	2802      	cmp	r0, #2
 8016bf0:	bf18      	it	ne
 8016bf2:	2001      	movne	r0, #1
 8016bf4:	bd70      	pop	{r4, r5, r6, pc}
 8016bf6:	f7f8 fce3 	bl	800f5c0 <rcutils_reset_error>
 8016bfa:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016bfe:	bd70      	pop	{r4, r5, r6, pc}
 8016c00:	200b      	movs	r0, #11
 8016c02:	bd70      	pop	{r4, r5, r6, pc}
 8016c04:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016c08:	4770      	bx	lr
 8016c0a:	bf00      	nop

08016c0c <rcl_action_wait_set_add_action_server>:
 8016c0c:	2800      	cmp	r0, #0
 8016c0e:	d04a      	beq.n	8016ca6 <rcl_action_wait_set_add_action_server+0x9a>
 8016c10:	b570      	push	{r4, r5, r6, lr}
 8016c12:	460c      	mov	r4, r1
 8016c14:	2900      	cmp	r1, #0
 8016c16:	d043      	beq.n	8016ca0 <rcl_action_wait_set_add_action_server+0x94>
 8016c18:	4605      	mov	r5, r0
 8016c1a:	6808      	ldr	r0, [r1, #0]
 8016c1c:	2800      	cmp	r0, #0
 8016c1e:	d03f      	beq.n	8016ca0 <rcl_action_wait_set_add_action_server+0x94>
 8016c20:	4616      	mov	r6, r2
 8016c22:	f7fe f8c9 	bl	8014db8 <rcl_service_is_valid>
 8016c26:	2800      	cmp	r0, #0
 8016c28:	d038      	beq.n	8016c9c <rcl_action_wait_set_add_action_server+0x90>
 8016c2a:	6820      	ldr	r0, [r4, #0]
 8016c2c:	3004      	adds	r0, #4
 8016c2e:	f7fe f8c3 	bl	8014db8 <rcl_service_is_valid>
 8016c32:	b398      	cbz	r0, 8016c9c <rcl_action_wait_set_add_action_server+0x90>
 8016c34:	6820      	ldr	r0, [r4, #0]
 8016c36:	3008      	adds	r0, #8
 8016c38:	f7fe f8be 	bl	8014db8 <rcl_service_is_valid>
 8016c3c:	b370      	cbz	r0, 8016c9c <rcl_action_wait_set_add_action_server+0x90>
 8016c3e:	6820      	ldr	r0, [r4, #0]
 8016c40:	300c      	adds	r0, #12
 8016c42:	f7f7 fd3d 	bl	800e6c0 <rcl_publisher_is_valid_except_context>
 8016c46:	b348      	cbz	r0, 8016c9c <rcl_action_wait_set_add_action_server+0x90>
 8016c48:	6820      	ldr	r0, [r4, #0]
 8016c4a:	3010      	adds	r0, #16
 8016c4c:	f7f7 fd38 	bl	800e6c0 <rcl_publisher_is_valid_except_context>
 8016c50:	b320      	cbz	r0, 8016c9c <rcl_action_wait_set_add_action_server+0x90>
 8016c52:	6821      	ldr	r1, [r4, #0]
 8016c54:	4628      	mov	r0, r5
 8016c56:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8016c5a:	f7ff fa8b 	bl	8016174 <rcl_wait_set_add_service>
 8016c5e:	b9e0      	cbnz	r0, 8016c9a <rcl_action_wait_set_add_action_server+0x8e>
 8016c60:	6821      	ldr	r1, [r4, #0]
 8016c62:	4628      	mov	r0, r5
 8016c64:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016c68:	3104      	adds	r1, #4
 8016c6a:	f7ff fa83 	bl	8016174 <rcl_wait_set_add_service>
 8016c6e:	b9a0      	cbnz	r0, 8016c9a <rcl_action_wait_set_add_action_server+0x8e>
 8016c70:	6821      	ldr	r1, [r4, #0]
 8016c72:	4628      	mov	r0, r5
 8016c74:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016c78:	3108      	adds	r1, #8
 8016c7a:	f7ff fa7b 	bl	8016174 <rcl_wait_set_add_service>
 8016c7e:	b960      	cbnz	r0, 8016c9a <rcl_action_wait_set_add_action_server+0x8e>
 8016c80:	6821      	ldr	r1, [r4, #0]
 8016c82:	4628      	mov	r0, r5
 8016c84:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016c88:	3114      	adds	r1, #20
 8016c8a:	f7ff fa17 	bl	80160bc <rcl_wait_set_add_timer>
 8016c8e:	b920      	cbnz	r0, 8016c9a <rcl_action_wait_set_add_action_server+0x8e>
 8016c90:	b11e      	cbz	r6, 8016c9a <rcl_action_wait_set_add_action_server+0x8e>
 8016c92:	6823      	ldr	r3, [r4, #0]
 8016c94:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016c98:	6033      	str	r3, [r6, #0]
 8016c9a:	bd70      	pop	{r4, r5, r6, pc}
 8016c9c:	f7f8 fc90 	bl	800f5c0 <rcutils_reset_error>
 8016ca0:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016ca4:	bd70      	pop	{r4, r5, r6, pc}
 8016ca6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016caa:	4770      	bx	lr

08016cac <rcl_action_server_wait_set_get_entities_ready>:
 8016cac:	2800      	cmp	r0, #0
 8016cae:	d060      	beq.n	8016d72 <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8016cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cb2:	460c      	mov	r4, r1
 8016cb4:	2900      	cmp	r1, #0
 8016cb6:	d057      	beq.n	8016d68 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016cb8:	4605      	mov	r5, r0
 8016cba:	6808      	ldr	r0, [r1, #0]
 8016cbc:	2800      	cmp	r0, #0
 8016cbe:	d053      	beq.n	8016d68 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016cc0:	4616      	mov	r6, r2
 8016cc2:	461f      	mov	r7, r3
 8016cc4:	f7fe f878 	bl	8014db8 <rcl_service_is_valid>
 8016cc8:	2800      	cmp	r0, #0
 8016cca:	d04b      	beq.n	8016d64 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016ccc:	6820      	ldr	r0, [r4, #0]
 8016cce:	3004      	adds	r0, #4
 8016cd0:	f7fe f872 	bl	8014db8 <rcl_service_is_valid>
 8016cd4:	2800      	cmp	r0, #0
 8016cd6:	d045      	beq.n	8016d64 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016cd8:	6820      	ldr	r0, [r4, #0]
 8016cda:	3008      	adds	r0, #8
 8016cdc:	f7fe f86c 	bl	8014db8 <rcl_service_is_valid>
 8016ce0:	2800      	cmp	r0, #0
 8016ce2:	d03f      	beq.n	8016d64 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016ce4:	6820      	ldr	r0, [r4, #0]
 8016ce6:	300c      	adds	r0, #12
 8016ce8:	f7f7 fcea 	bl	800e6c0 <rcl_publisher_is_valid_except_context>
 8016cec:	2800      	cmp	r0, #0
 8016cee:	d039      	beq.n	8016d64 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016cf0:	6820      	ldr	r0, [r4, #0]
 8016cf2:	3010      	adds	r0, #16
 8016cf4:	f7f7 fce4 	bl	800e6c0 <rcl_publisher_is_valid_except_context>
 8016cf8:	b3a0      	cbz	r0, 8016d64 <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016cfa:	b3c6      	cbz	r6, 8016d6e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cfc:	b3bf      	cbz	r7, 8016d6e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cfe:	9b06      	ldr	r3, [sp, #24]
 8016d00:	b3ab      	cbz	r3, 8016d6e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016d02:	9b07      	ldr	r3, [sp, #28]
 8016d04:	b39b      	cbz	r3, 8016d6e <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016d06:	6823      	ldr	r3, [r4, #0]
 8016d08:	692a      	ldr	r2, [r5, #16]
 8016d0a:	6a2c      	ldr	r4, [r5, #32]
 8016d0c:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8016d10:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8016d14:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8016d18:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016d1c:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8016d20:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8016d24:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8016d28:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016d2c:	1ae4      	subs	r4, r4, r3
 8016d2e:	fab4 f484 	clz	r4, r4
 8016d32:	0964      	lsrs	r4, r4, #5
 8016d34:	7034      	strb	r4, [r6, #0]
 8016d36:	1d1c      	adds	r4, r3, #4
 8016d38:	1b00      	subs	r0, r0, r4
 8016d3a:	fab0 f080 	clz	r0, r0
 8016d3e:	0940      	lsrs	r0, r0, #5
 8016d40:	7038      	strb	r0, [r7, #0]
 8016d42:	f103 0008 	add.w	r0, r3, #8
 8016d46:	1a09      	subs	r1, r1, r0
 8016d48:	3314      	adds	r3, #20
 8016d4a:	1ad3      	subs	r3, r2, r3
 8016d4c:	fab1 f181 	clz	r1, r1
 8016d50:	9a06      	ldr	r2, [sp, #24]
 8016d52:	0949      	lsrs	r1, r1, #5
 8016d54:	7011      	strb	r1, [r2, #0]
 8016d56:	fab3 f383 	clz	r3, r3
 8016d5a:	9a07      	ldr	r2, [sp, #28]
 8016d5c:	095b      	lsrs	r3, r3, #5
 8016d5e:	2000      	movs	r0, #0
 8016d60:	7013      	strb	r3, [r2, #0]
 8016d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d64:	f7f8 fc2c 	bl	800f5c0 <rcutils_reset_error>
 8016d68:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d6e:	200b      	movs	r0, #11
 8016d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d72:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016d76:	4770      	bx	lr

08016d78 <_execute_event_handler>:
 8016d78:	2002      	movs	r0, #2
 8016d7a:	4770      	bx	lr

08016d7c <_cancel_goal_event_handler>:
 8016d7c:	2003      	movs	r0, #3
 8016d7e:	4770      	bx	lr

08016d80 <_succeed_event_handler>:
 8016d80:	2004      	movs	r0, #4
 8016d82:	4770      	bx	lr

08016d84 <_abort_event_handler>:
 8016d84:	2006      	movs	r0, #6
 8016d86:	4770      	bx	lr

08016d88 <_canceled_event_handler>:
 8016d88:	2005      	movs	r0, #5
 8016d8a:	4770      	bx	lr

08016d8c <rcl_action_transition_goal_state>:
 8016d8c:	fa5f fc80 	uxtb.w	ip, r0
 8016d90:	f1bc 0f06 	cmp.w	ip, #6
 8016d94:	d80c      	bhi.n	8016db0 <rcl_action_transition_goal_state+0x24>
 8016d96:	2904      	cmp	r1, #4
 8016d98:	d80a      	bhi.n	8016db0 <rcl_action_transition_goal_state+0x24>
 8016d9a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8016d9e:	b410      	push	{r4}
 8016da0:	440b      	add	r3, r1
 8016da2:	4c06      	ldr	r4, [pc, #24]	@ (8016dbc <rcl_action_transition_goal_state+0x30>)
 8016da4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016da8:	b123      	cbz	r3, 8016db4 <rcl_action_transition_goal_state+0x28>
 8016daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016dae:	4718      	bx	r3
 8016db0:	2000      	movs	r0, #0
 8016db2:	4770      	bx	lr
 8016db4:	2000      	movs	r0, #0
 8016db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016dba:	4770      	bx	lr
 8016dbc:	08020430 	.word	0x08020430

08016dc0 <rcl_action_get_zero_initialized_cancel_response>:
 8016dc0:	b510      	push	{r4, lr}
 8016dc2:	4c07      	ldr	r4, [pc, #28]	@ (8016de0 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016dc4:	4686      	mov	lr, r0
 8016dc6:	4684      	mov	ip, r0
 8016dc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016dca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016dce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016dd0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016dd4:	6823      	ldr	r3, [r4, #0]
 8016dd6:	f8cc 3000 	str.w	r3, [ip]
 8016dda:	4670      	mov	r0, lr
 8016ddc:	bd10      	pop	{r4, pc}
 8016dde:	bf00      	nop
 8016de0:	080204bc 	.word	0x080204bc

08016de4 <rclc_action_send_result_request>:
 8016de4:	b1d0      	cbz	r0, 8016e1c <rclc_action_send_result_request+0x38>
 8016de6:	b500      	push	{lr}
 8016de8:	4684      	mov	ip, r0
 8016dea:	b087      	sub	sp, #28
 8016dec:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016df0:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016df4:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016df8:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8016dfc:	f10d 0e08 	add.w	lr, sp, #8
 8016e00:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016e04:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016e08:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8016e0c:	a902      	add	r1, sp, #8
 8016e0e:	3010      	adds	r0, #16
 8016e10:	f7ff fbfa 	bl	8016608 <rcl_action_send_result_request>
 8016e14:	b920      	cbnz	r0, 8016e20 <rclc_action_send_result_request+0x3c>
 8016e16:	b007      	add	sp, #28
 8016e18:	f85d fb04 	ldr.w	pc, [sp], #4
 8016e1c:	200b      	movs	r0, #11
 8016e1e:	4770      	bx	lr
 8016e20:	9001      	str	r0, [sp, #4]
 8016e22:	f7f8 fbcd 	bl	800f5c0 <rcutils_reset_error>
 8016e26:	9801      	ldr	r0, [sp, #4]
 8016e28:	b007      	add	sp, #28
 8016e2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8016e2e:	bf00      	nop

08016e30 <rclc_action_take_goal_handle>:
 8016e30:	4603      	mov	r3, r0
 8016e32:	b158      	cbz	r0, 8016e4c <rclc_action_take_goal_handle+0x1c>
 8016e34:	6880      	ldr	r0, [r0, #8]
 8016e36:	b148      	cbz	r0, 8016e4c <rclc_action_take_goal_handle+0x1c>
 8016e38:	6801      	ldr	r1, [r0, #0]
 8016e3a:	6099      	str	r1, [r3, #8]
 8016e3c:	2200      	movs	r2, #0
 8016e3e:	7202      	strb	r2, [r0, #8]
 8016e40:	68d9      	ldr	r1, [r3, #12]
 8016e42:	6001      	str	r1, [r0, #0]
 8016e44:	6202      	str	r2, [r0, #32]
 8016e46:	8482      	strh	r2, [r0, #36]	@ 0x24
 8016e48:	60d8      	str	r0, [r3, #12]
 8016e4a:	4770      	bx	lr
 8016e4c:	4770      	bx	lr
 8016e4e:	bf00      	nop

08016e50 <rclc_action_remove_used_goal_handle>:
 8016e50:	b180      	cbz	r0, 8016e74 <rclc_action_remove_used_goal_handle+0x24>
 8016e52:	b179      	cbz	r1, 8016e74 <rclc_action_remove_used_goal_handle+0x24>
 8016e54:	68c3      	ldr	r3, [r0, #12]
 8016e56:	4299      	cmp	r1, r3
 8016e58:	d00d      	beq.n	8016e76 <rclc_action_remove_used_goal_handle+0x26>
 8016e5a:	b12b      	cbz	r3, 8016e68 <rclc_action_remove_used_goal_handle+0x18>
 8016e5c:	681a      	ldr	r2, [r3, #0]
 8016e5e:	4291      	cmp	r1, r2
 8016e60:	d003      	beq.n	8016e6a <rclc_action_remove_used_goal_handle+0x1a>
 8016e62:	4613      	mov	r3, r2
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d1f9      	bne.n	8016e5c <rclc_action_remove_used_goal_handle+0xc>
 8016e68:	4770      	bx	lr
 8016e6a:	680a      	ldr	r2, [r1, #0]
 8016e6c:	601a      	str	r2, [r3, #0]
 8016e6e:	6883      	ldr	r3, [r0, #8]
 8016e70:	600b      	str	r3, [r1, #0]
 8016e72:	6081      	str	r1, [r0, #8]
 8016e74:	4770      	bx	lr
 8016e76:	680b      	ldr	r3, [r1, #0]
 8016e78:	60c3      	str	r3, [r0, #12]
 8016e7a:	e7f8      	b.n	8016e6e <rclc_action_remove_used_goal_handle+0x1e>

08016e7c <rclc_action_find_goal_handle_by_uuid>:
 8016e7c:	b538      	push	{r3, r4, r5, lr}
 8016e7e:	b180      	cbz	r0, 8016ea2 <rclc_action_find_goal_handle_by_uuid+0x26>
 8016e80:	460d      	mov	r5, r1
 8016e82:	b181      	cbz	r1, 8016ea6 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016e84:	68c4      	ldr	r4, [r0, #12]
 8016e86:	b914      	cbnz	r4, 8016e8e <rclc_action_find_goal_handle_by_uuid+0x12>
 8016e88:	e009      	b.n	8016e9e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e8a:	6824      	ldr	r4, [r4, #0]
 8016e8c:	b13c      	cbz	r4, 8016e9e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e8e:	2210      	movs	r2, #16
 8016e90:	4629      	mov	r1, r5
 8016e92:	f104 0009 	add.w	r0, r4, #9
 8016e96:	f005 fec1 	bl	801cc1c <memcmp>
 8016e9a:	2800      	cmp	r0, #0
 8016e9c:	d1f5      	bne.n	8016e8a <rclc_action_find_goal_handle_by_uuid+0xe>
 8016e9e:	4620      	mov	r0, r4
 8016ea0:	bd38      	pop	{r3, r4, r5, pc}
 8016ea2:	4604      	mov	r4, r0
 8016ea4:	e7fb      	b.n	8016e9e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016ea6:	460c      	mov	r4, r1
 8016ea8:	e7f9      	b.n	8016e9e <rclc_action_find_goal_handle_by_uuid+0x22>
 8016eaa:	bf00      	nop

08016eac <rclc_action_find_first_handle_by_status>:
 8016eac:	b140      	cbz	r0, 8016ec0 <rclc_action_find_first_handle_by_status+0x14>
 8016eae:	68c0      	ldr	r0, [r0, #12]
 8016eb0:	b910      	cbnz	r0, 8016eb8 <rclc_action_find_first_handle_by_status+0xc>
 8016eb2:	e005      	b.n	8016ec0 <rclc_action_find_first_handle_by_status+0x14>
 8016eb4:	6800      	ldr	r0, [r0, #0]
 8016eb6:	b118      	cbz	r0, 8016ec0 <rclc_action_find_first_handle_by_status+0x14>
 8016eb8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016ebc:	428b      	cmp	r3, r1
 8016ebe:	d1f9      	bne.n	8016eb4 <rclc_action_find_first_handle_by_status+0x8>
 8016ec0:	4770      	bx	lr
 8016ec2:	bf00      	nop

08016ec4 <rclc_action_find_first_terminated_handle>:
 8016ec4:	b140      	cbz	r0, 8016ed8 <rclc_action_find_first_terminated_handle+0x14>
 8016ec6:	68c0      	ldr	r0, [r0, #12]
 8016ec8:	b910      	cbnz	r0, 8016ed0 <rclc_action_find_first_terminated_handle+0xc>
 8016eca:	e005      	b.n	8016ed8 <rclc_action_find_first_terminated_handle+0x14>
 8016ecc:	6800      	ldr	r0, [r0, #0]
 8016ece:	b118      	cbz	r0, 8016ed8 <rclc_action_find_first_terminated_handle+0x14>
 8016ed0:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016ed4:	2b03      	cmp	r3, #3
 8016ed6:	ddf9      	ble.n	8016ecc <rclc_action_find_first_terminated_handle+0x8>
 8016ed8:	4770      	bx	lr
 8016eda:	bf00      	nop

08016edc <rclc_action_find_handle_by_goal_request_sequence_number>:
 8016edc:	b170      	cbz	r0, 8016efc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016ede:	68c0      	ldr	r0, [r0, #12]
 8016ee0:	b160      	cbz	r0, 8016efc <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016ee2:	b410      	push	{r4}
 8016ee4:	e001      	b.n	8016eea <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016ee6:	6800      	ldr	r0, [r0, #0]
 8016ee8:	b128      	cbz	r0, 8016ef6 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8016eea:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8016eee:	4299      	cmp	r1, r3
 8016ef0:	bf08      	it	eq
 8016ef2:	4294      	cmpeq	r4, r2
 8016ef4:	d1f7      	bne.n	8016ee6 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016ef6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016efa:	4770      	bx	lr
 8016efc:	4770      	bx	lr
 8016efe:	bf00      	nop

08016f00 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016f00:	b170      	cbz	r0, 8016f20 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016f02:	68c0      	ldr	r0, [r0, #12]
 8016f04:	b160      	cbz	r0, 8016f20 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016f06:	b410      	push	{r4}
 8016f08:	e001      	b.n	8016f0e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8016f0a:	6800      	ldr	r0, [r0, #0]
 8016f0c:	b128      	cbz	r0, 8016f1a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8016f0e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016f12:	4299      	cmp	r1, r3
 8016f14:	bf08      	it	eq
 8016f16:	4294      	cmpeq	r4, r2
 8016f18:	d1f7      	bne.n	8016f0a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8016f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f1e:	4770      	bx	lr
 8016f20:	4770      	bx	lr
 8016f22:	bf00      	nop

08016f24 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016f24:	b170      	cbz	r0, 8016f44 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016f26:	68c0      	ldr	r0, [r0, #12]
 8016f28:	b160      	cbz	r0, 8016f44 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016f2a:	b410      	push	{r4}
 8016f2c:	e001      	b.n	8016f32 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8016f2e:	6800      	ldr	r0, [r0, #0]
 8016f30:	b128      	cbz	r0, 8016f3e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016f32:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016f36:	4299      	cmp	r1, r3
 8016f38:	bf08      	it	eq
 8016f3a:	4294      	cmpeq	r4, r2
 8016f3c:	d1f7      	bne.n	8016f2e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8016f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f42:	4770      	bx	lr
 8016f44:	4770      	bx	lr
 8016f46:	bf00      	nop

08016f48 <rclc_action_find_first_handle_with_goal_response>:
 8016f48:	b140      	cbz	r0, 8016f5c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f4a:	68c0      	ldr	r0, [r0, #12]
 8016f4c:	b910      	cbnz	r0, 8016f54 <rclc_action_find_first_handle_with_goal_response+0xc>
 8016f4e:	e005      	b.n	8016f5c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f50:	6800      	ldr	r0, [r0, #0]
 8016f52:	b118      	cbz	r0, 8016f5c <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f54:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	d0f9      	beq.n	8016f50 <rclc_action_find_first_handle_with_goal_response+0x8>
 8016f5c:	4770      	bx	lr
 8016f5e:	bf00      	nop

08016f60 <rclc_action_find_first_handle_with_result_response>:
 8016f60:	b140      	cbz	r0, 8016f74 <rclc_action_find_first_handle_with_result_response+0x14>
 8016f62:	68c0      	ldr	r0, [r0, #12]
 8016f64:	b910      	cbnz	r0, 8016f6c <rclc_action_find_first_handle_with_result_response+0xc>
 8016f66:	e005      	b.n	8016f74 <rclc_action_find_first_handle_with_result_response+0x14>
 8016f68:	6800      	ldr	r0, [r0, #0]
 8016f6a:	b118      	cbz	r0, 8016f74 <rclc_action_find_first_handle_with_result_response+0x14>
 8016f6c:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d0f9      	beq.n	8016f68 <rclc_action_find_first_handle_with_result_response+0x8>
 8016f74:	4770      	bx	lr
 8016f76:	bf00      	nop

08016f78 <rclc_action_server_response_goal_request>:
 8016f78:	b198      	cbz	r0, 8016fa2 <rclc_action_server_response_goal_request+0x2a>
 8016f7a:	b510      	push	{r4, lr}
 8016f7c:	6844      	ldr	r4, [r0, #4]
 8016f7e:	b086      	sub	sp, #24
 8016f80:	2200      	movs	r2, #0
 8016f82:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016f86:	460b      	mov	r3, r1
 8016f88:	9205      	str	r2, [sp, #20]
 8016f8a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8016f8e:	aa03      	add	r2, sp, #12
 8016f90:	f104 0010 	add.w	r0, r4, #16
 8016f94:	f88d 300c 	strb.w	r3, [sp, #12]
 8016f98:	f7ff fd52 	bl	8016a40 <rcl_action_send_goal_response>
 8016f9c:	b918      	cbnz	r0, 8016fa6 <rclc_action_server_response_goal_request+0x2e>
 8016f9e:	b006      	add	sp, #24
 8016fa0:	bd10      	pop	{r4, pc}
 8016fa2:	200b      	movs	r0, #11
 8016fa4:	4770      	bx	lr
 8016fa6:	9001      	str	r0, [sp, #4]
 8016fa8:	f7f8 fb0a 	bl	800f5c0 <rcutils_reset_error>
 8016fac:	9801      	ldr	r0, [sp, #4]
 8016fae:	b006      	add	sp, #24
 8016fb0:	bd10      	pop	{r4, pc}
 8016fb2:	bf00      	nop
 8016fb4:	0000      	movs	r0, r0
	...

08016fb8 <rclc_action_server_goal_cancel_accept>:
 8016fb8:	b310      	cbz	r0, 8017000 <rclc_action_server_goal_cancel_accept+0x48>
 8016fba:	b510      	push	{r4, lr}
 8016fbc:	b090      	sub	sp, #64	@ 0x40
 8016fbe:	4604      	mov	r4, r0
 8016fc0:	a806      	add	r0, sp, #24
 8016fc2:	f7ff fefd 	bl	8016dc0 <rcl_action_get_zero_initialized_cancel_response>
 8016fc6:	2300      	movs	r3, #0
 8016fc8:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8016fcc:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016fd0:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016fd4:	f88d 3018 	strb.w	r3, [sp, #24]
 8016fd8:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8016fdc:	f8cd d01c 	str.w	sp, [sp, #28]
 8016fe0:	46ec      	mov	ip, sp
 8016fe2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016fe6:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8017008 <rclc_action_server_goal_cancel_accept+0x50>
 8016fea:	6860      	ldr	r0, [r4, #4]
 8016fec:	aa06      	add	r2, sp, #24
 8016fee:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016ff2:	3010      	adds	r0, #16
 8016ff4:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016ff8:	f7ff fdd2 	bl	8016ba0 <rcl_action_send_cancel_response>
 8016ffc:	b010      	add	sp, #64	@ 0x40
 8016ffe:	bd10      	pop	{r4, pc}
 8017000:	200b      	movs	r0, #11
 8017002:	4770      	bx	lr
 8017004:	f3af 8000 	nop.w
 8017008:	00000001 	.word	0x00000001
 801700c:	00000001 	.word	0x00000001

08017010 <rclc_action_server_goal_cancel_reject>:
 8017010:	b082      	sub	sp, #8
 8017012:	b530      	push	{r4, r5, lr}
 8017014:	b08b      	sub	sp, #44	@ 0x2c
 8017016:	ac0e      	add	r4, sp, #56	@ 0x38
 8017018:	e884 000c 	stmia.w	r4, {r2, r3}
 801701c:	b188      	cbz	r0, 8017042 <rclc_action_server_goal_cancel_reject+0x32>
 801701e:	4604      	mov	r4, r0
 8017020:	a801      	add	r0, sp, #4
 8017022:	460d      	mov	r5, r1
 8017024:	f7ff fecc 	bl	8016dc0 <rcl_action_get_zero_initialized_cancel_response>
 8017028:	aa01      	add	r2, sp, #4
 801702a:	a90e      	add	r1, sp, #56	@ 0x38
 801702c:	f104 0010 	add.w	r0, r4, #16
 8017030:	f88d 5004 	strb.w	r5, [sp, #4]
 8017034:	f7ff fdb4 	bl	8016ba0 <rcl_action_send_cancel_response>
 8017038:	b00b      	add	sp, #44	@ 0x2c
 801703a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801703e:	b002      	add	sp, #8
 8017040:	4770      	bx	lr
 8017042:	200b      	movs	r0, #11
 8017044:	b00b      	add	sp, #44	@ 0x2c
 8017046:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801704a:	b002      	add	sp, #8
 801704c:	4770      	bx	lr
 801704e:	bf00      	nop

08017050 <__atomic_load_8>:
 8017050:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8017054:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8017058:	4a15      	ldr	r2, [pc, #84]	@ (80170b0 <__atomic_load_8+0x60>)
 801705a:	4b16      	ldr	r3, [pc, #88]	@ (80170b4 <__atomic_load_8+0x64>)
 801705c:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8017060:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8017064:	fb02 f101 	mul.w	r1, r2, r1
 8017068:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801706c:	fba3 2301 	umull	r2, r3, r3, r1
 8017070:	091b      	lsrs	r3, r3, #4
 8017072:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8017076:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801707a:	b4f0      	push	{r4, r5, r6, r7}
 801707c:	4d0e      	ldr	r5, [pc, #56]	@ (80170b8 <__atomic_load_8+0x68>)
 801707e:	1ac9      	subs	r1, r1, r3
 8017080:	194a      	adds	r2, r1, r5
 8017082:	f04f 0c01 	mov.w	ip, #1
 8017086:	e8d2 3f4f 	ldrexb	r3, [r2]
 801708a:	e8c2 cf44 	strexb	r4, ip, [r2]
 801708e:	2c00      	cmp	r4, #0
 8017090:	d1f9      	bne.n	8017086 <__atomic_load_8+0x36>
 8017092:	f3bf 8f5b 	dmb	ish
 8017096:	b2dc      	uxtb	r4, r3
 8017098:	2c00      	cmp	r4, #0
 801709a:	d1f4      	bne.n	8017086 <__atomic_load_8+0x36>
 801709c:	e9d0 6700 	ldrd	r6, r7, [r0]
 80170a0:	f3bf 8f5b 	dmb	ish
 80170a4:	546b      	strb	r3, [r5, r1]
 80170a6:	4630      	mov	r0, r6
 80170a8:	4639      	mov	r1, r7
 80170aa:	bcf0      	pop	{r4, r5, r6, r7}
 80170ac:	4770      	bx	lr
 80170ae:	bf00      	nop
 80170b0:	27d4eb2d 	.word	0x27d4eb2d
 80170b4:	b21642c9 	.word	0xb21642c9
 80170b8:	200111dc 	.word	0x200111dc

080170bc <__atomic_store_8>:
 80170bc:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80170c0:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80170c4:	b570      	push	{r4, r5, r6, lr}
 80170c6:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80170ca:	4c14      	ldr	r4, [pc, #80]	@ (801711c <__atomic_store_8+0x60>)
 80170cc:	4e14      	ldr	r6, [pc, #80]	@ (8017120 <__atomic_store_8+0x64>)
 80170ce:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80170d2:	fb04 f101 	mul.w	r1, r4, r1
 80170d6:	4c13      	ldr	r4, [pc, #76]	@ (8017124 <__atomic_store_8+0x68>)
 80170d8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80170dc:	fba4 5401 	umull	r5, r4, r4, r1
 80170e0:	0924      	lsrs	r4, r4, #4
 80170e2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80170e6:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 80170ea:	eba1 0e04 	sub.w	lr, r1, r4
 80170ee:	f04f 0501 	mov.w	r5, #1
 80170f2:	eb0e 0c06 	add.w	ip, lr, r6
 80170f6:	e8dc 1f4f 	ldrexb	r1, [ip]
 80170fa:	e8cc 5f44 	strexb	r4, r5, [ip]
 80170fe:	2c00      	cmp	r4, #0
 8017100:	d1f9      	bne.n	80170f6 <__atomic_store_8+0x3a>
 8017102:	f3bf 8f5b 	dmb	ish
 8017106:	b2cc      	uxtb	r4, r1
 8017108:	2c00      	cmp	r4, #0
 801710a:	d1f4      	bne.n	80170f6 <__atomic_store_8+0x3a>
 801710c:	e9c0 2300 	strd	r2, r3, [r0]
 8017110:	f3bf 8f5b 	dmb	ish
 8017114:	f806 100e 	strb.w	r1, [r6, lr]
 8017118:	bd70      	pop	{r4, r5, r6, pc}
 801711a:	bf00      	nop
 801711c:	27d4eb2d 	.word	0x27d4eb2d
 8017120:	200111dc 	.word	0x200111dc
 8017124:	b21642c9 	.word	0xb21642c9

08017128 <__atomic_exchange_8>:
 8017128:	b5f0      	push	{r4, r5, r6, r7, lr}
 801712a:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801712e:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8017132:	4917      	ldr	r1, [pc, #92]	@ (8017190 <__atomic_exchange_8+0x68>)
 8017134:	4f17      	ldr	r7, [pc, #92]	@ (8017194 <__atomic_exchange_8+0x6c>)
 8017136:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801713a:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801713e:	fb01 fe0e 	mul.w	lr, r1, lr
 8017142:	4915      	ldr	r1, [pc, #84]	@ (8017198 <__atomic_exchange_8+0x70>)
 8017144:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8017148:	4606      	mov	r6, r0
 801714a:	fba1 010e 	umull	r0, r1, r1, lr
 801714e:	0909      	lsrs	r1, r1, #4
 8017150:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8017154:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8017158:	ebae 0e01 	sub.w	lr, lr, r1
 801715c:	f04f 0501 	mov.w	r5, #1
 8017160:	eb0e 0107 	add.w	r1, lr, r7
 8017164:	e8d1 cf4f 	ldrexb	ip, [r1]
 8017168:	e8c1 5f40 	strexb	r0, r5, [r1]
 801716c:	2800      	cmp	r0, #0
 801716e:	d1f9      	bne.n	8017164 <__atomic_exchange_8+0x3c>
 8017170:	f3bf 8f5b 	dmb	ish
 8017174:	fa5f f48c 	uxtb.w	r4, ip
 8017178:	2c00      	cmp	r4, #0
 801717a:	d1f3      	bne.n	8017164 <__atomic_exchange_8+0x3c>
 801717c:	e9d6 0100 	ldrd	r0, r1, [r6]
 8017180:	e9c6 2300 	strd	r2, r3, [r6]
 8017184:	f3bf 8f5b 	dmb	ish
 8017188:	f807 c00e 	strb.w	ip, [r7, lr]
 801718c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801718e:	bf00      	nop
 8017190:	27d4eb2d 	.word	0x27d4eb2d
 8017194:	200111dc 	.word	0x200111dc
 8017198:	b21642c9 	.word	0xb21642c9

0801719c <rcutils_get_env>:
 801719c:	b150      	cbz	r0, 80171b4 <rcutils_get_env+0x18>
 801719e:	b510      	push	{r4, lr}
 80171a0:	460c      	mov	r4, r1
 80171a2:	b909      	cbnz	r1, 80171a8 <rcutils_get_env+0xc>
 80171a4:	4806      	ldr	r0, [pc, #24]	@ (80171c0 <rcutils_get_env+0x24>)
 80171a6:	bd10      	pop	{r4, pc}
 80171a8:	f005 f842 	bl	801c230 <getenv>
 80171ac:	b120      	cbz	r0, 80171b8 <rcutils_get_env+0x1c>
 80171ae:	6020      	str	r0, [r4, #0]
 80171b0:	2000      	movs	r0, #0
 80171b2:	bd10      	pop	{r4, pc}
 80171b4:	4803      	ldr	r0, [pc, #12]	@ (80171c4 <rcutils_get_env+0x28>)
 80171b6:	4770      	bx	lr
 80171b8:	4b03      	ldr	r3, [pc, #12]	@ (80171c8 <rcutils_get_env+0x2c>)
 80171ba:	6023      	str	r3, [r4, #0]
 80171bc:	e7f8      	b.n	80171b0 <rcutils_get_env+0x14>
 80171be:	bf00      	nop
 80171c0:	0801f9b0 	.word	0x0801f9b0
 80171c4:	0801f994 	.word	0x0801f994
 80171c8:	0801fd14 	.word	0x0801fd14

080171cc <rcutils_format_string_limit>:
 80171cc:	b40f      	push	{r0, r1, r2, r3}
 80171ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80171d0:	b083      	sub	sp, #12
 80171d2:	ac08      	add	r4, sp, #32
 80171d4:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 80171d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80171da:	b376      	cbz	r6, 801723a <rcutils_format_string_limit+0x6e>
 80171dc:	4620      	mov	r0, r4
 80171de:	f7f8 f9c3 	bl	800f568 <rcutils_allocator_is_valid>
 80171e2:	b350      	cbz	r0, 801723a <rcutils_format_string_limit+0x6e>
 80171e4:	2100      	movs	r1, #0
 80171e6:	ab0f      	add	r3, sp, #60	@ 0x3c
 80171e8:	4632      	mov	r2, r6
 80171ea:	4608      	mov	r0, r1
 80171ec:	e9cd 3300 	strd	r3, r3, [sp]
 80171f0:	f000 f8f8 	bl	80173e4 <rcutils_vsnprintf>
 80171f4:	1c43      	adds	r3, r0, #1
 80171f6:	4605      	mov	r5, r0
 80171f8:	d01f      	beq.n	801723a <rcutils_format_string_limit+0x6e>
 80171fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80171fc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80171fe:	1c47      	adds	r7, r0, #1
 8017200:	429f      	cmp	r7, r3
 8017202:	bf84      	itt	hi
 8017204:	461f      	movhi	r7, r3
 8017206:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 801720a:	4638      	mov	r0, r7
 801720c:	9b08      	ldr	r3, [sp, #32]
 801720e:	4798      	blx	r3
 8017210:	4604      	mov	r4, r0
 8017212:	b190      	cbz	r0, 801723a <rcutils_format_string_limit+0x6e>
 8017214:	9b01      	ldr	r3, [sp, #4]
 8017216:	4632      	mov	r2, r6
 8017218:	4639      	mov	r1, r7
 801721a:	f000 f8e3 	bl	80173e4 <rcutils_vsnprintf>
 801721e:	2800      	cmp	r0, #0
 8017220:	db07      	blt.n	8017232 <rcutils_format_string_limit+0x66>
 8017222:	2300      	movs	r3, #0
 8017224:	5563      	strb	r3, [r4, r5]
 8017226:	4620      	mov	r0, r4
 8017228:	b003      	add	sp, #12
 801722a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801722e:	b004      	add	sp, #16
 8017230:	4770      	bx	lr
 8017232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017234:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8017236:	4620      	mov	r0, r4
 8017238:	4798      	blx	r3
 801723a:	2400      	movs	r4, #0
 801723c:	e7f3      	b.n	8017226 <rcutils_format_string_limit+0x5a>
 801723e:	bf00      	nop

08017240 <rcutils_repl_str>:
 8017240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017244:	4699      	mov	r9, r3
 8017246:	b089      	sub	sp, #36	@ 0x24
 8017248:	4603      	mov	r3, r0
 801724a:	4648      	mov	r0, r9
 801724c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8017250:	4698      	mov	r8, r3
 8017252:	9300      	str	r3, [sp, #0]
 8017254:	460c      	mov	r4, r1
 8017256:	f7f8 f987 	bl	800f568 <rcutils_allocator_is_valid>
 801725a:	2800      	cmp	r0, #0
 801725c:	f000 80a3 	beq.w	80173a6 <rcutils_repl_str+0x166>
 8017260:	4620      	mov	r0, r4
 8017262:	f7e9 f81d 	bl	80002a0 <strlen>
 8017266:	f04f 0a00 	mov.w	sl, #0
 801726a:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801726e:	9001      	str	r0, [sp, #4]
 8017270:	4657      	mov	r7, sl
 8017272:	4655      	mov	r5, sl
 8017274:	2610      	movs	r6, #16
 8017276:	e01e      	b.n	80172b6 <rcutils_repl_str+0x76>
 8017278:	3501      	adds	r5, #1
 801727a:	45aa      	cmp	sl, r5
 801727c:	d212      	bcs.n	80172a4 <rcutils_repl_str+0x64>
 801727e:	44b2      	add	sl, r6
 8017280:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017284:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8017288:	4798      	blx	r3
 801728a:	2800      	cmp	r0, #0
 801728c:	f000 8088 	beq.w	80173a0 <rcutils_repl_str+0x160>
 8017290:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8017294:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8017298:	f8d9 b010 	ldr.w	fp, [r9, #16]
 801729c:	4607      	mov	r7, r0
 801729e:	bf28      	it	cs
 80172a0:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 80172a4:	9a00      	ldr	r2, [sp, #0]
 80172a6:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 80172aa:	1aa2      	subs	r2, r4, r2
 80172ac:	f843 2c04 	str.w	r2, [r3, #-4]
 80172b0:	9b01      	ldr	r3, [sp, #4]
 80172b2:	eb04 0803 	add.w	r8, r4, r3
 80172b6:	9902      	ldr	r1, [sp, #8]
 80172b8:	4640      	mov	r0, r8
 80172ba:	f005 fd13 	bl	801cce4 <strstr>
 80172be:	4604      	mov	r4, r0
 80172c0:	465a      	mov	r2, fp
 80172c2:	4638      	mov	r0, r7
 80172c4:	2c00      	cmp	r4, #0
 80172c6:	d1d7      	bne.n	8017278 <rcutils_repl_str+0x38>
 80172c8:	4640      	mov	r0, r8
 80172ca:	f7e8 ffe9 	bl	80002a0 <strlen>
 80172ce:	9b00      	ldr	r3, [sp, #0]
 80172d0:	eba8 0803 	sub.w	r8, r8, r3
 80172d4:	eb08 0300 	add.w	r3, r8, r0
 80172d8:	9304      	str	r3, [sp, #16]
 80172da:	f8d9 8000 	ldr.w	r8, [r9]
 80172de:	2d00      	cmp	r5, #0
 80172e0:	d03f      	beq.n	8017362 <rcutils_repl_str+0x122>
 80172e2:	9803      	ldr	r0, [sp, #12]
 80172e4:	f7e8 ffdc 	bl	80002a0 <strlen>
 80172e8:	4606      	mov	r6, r0
 80172ea:	9801      	ldr	r0, [sp, #4]
 80172ec:	9a04      	ldr	r2, [sp, #16]
 80172ee:	1a33      	subs	r3, r6, r0
 80172f0:	fb05 2a03 	mla	sl, r5, r3, r2
 80172f4:	4659      	mov	r1, fp
 80172f6:	f10a 0001 	add.w	r0, sl, #1
 80172fa:	47c0      	blx	r8
 80172fc:	4683      	mov	fp, r0
 80172fe:	2800      	cmp	r0, #0
 8017300:	d04e      	beq.n	80173a0 <rcutils_repl_str+0x160>
 8017302:	683a      	ldr	r2, [r7, #0]
 8017304:	9900      	ldr	r1, [sp, #0]
 8017306:	f005 fdec 	bl	801cee2 <memcpy>
 801730a:	683b      	ldr	r3, [r7, #0]
 801730c:	9706      	str	r7, [sp, #24]
 801730e:	1e6a      	subs	r2, r5, #1
 8017310:	445b      	add	r3, fp
 8017312:	46a8      	mov	r8, r5
 8017314:	9202      	str	r2, [sp, #8]
 8017316:	4625      	mov	r5, r4
 8017318:	f8cd 901c 	str.w	r9, [sp, #28]
 801731c:	461c      	mov	r4, r3
 801731e:	9903      	ldr	r1, [sp, #12]
 8017320:	4632      	mov	r2, r6
 8017322:	4620      	mov	r0, r4
 8017324:	f005 fddd 	bl	801cee2 <memcpy>
 8017328:	9b01      	ldr	r3, [sp, #4]
 801732a:	f857 2b04 	ldr.w	r2, [r7], #4
 801732e:	eb02 0c03 	add.w	ip, r2, r3
 8017332:	9b00      	ldr	r3, [sp, #0]
 8017334:	eb03 010c 	add.w	r1, r3, ip
 8017338:	9b02      	ldr	r3, [sp, #8]
 801733a:	4434      	add	r4, r6
 801733c:	429d      	cmp	r5, r3
 801733e:	4620      	mov	r0, r4
 8017340:	d022      	beq.n	8017388 <rcutils_repl_str+0x148>
 8017342:	683a      	ldr	r2, [r7, #0]
 8017344:	eba2 090c 	sub.w	r9, r2, ip
 8017348:	464a      	mov	r2, r9
 801734a:	3501      	adds	r5, #1
 801734c:	f005 fdc9 	bl	801cee2 <memcpy>
 8017350:	45a8      	cmp	r8, r5
 8017352:	444c      	add	r4, r9
 8017354:	d1e3      	bne.n	801731e <rcutils_repl_str+0xde>
 8017356:	2300      	movs	r3, #0
 8017358:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 801735c:	f80b 300a 	strb.w	r3, [fp, sl]
 8017360:	e008      	b.n	8017374 <rcutils_repl_str+0x134>
 8017362:	4618      	mov	r0, r3
 8017364:	4659      	mov	r1, fp
 8017366:	3001      	adds	r0, #1
 8017368:	47c0      	blx	r8
 801736a:	4683      	mov	fp, r0
 801736c:	b110      	cbz	r0, 8017374 <rcutils_repl_str+0x134>
 801736e:	9900      	ldr	r1, [sp, #0]
 8017370:	f005 fdaf 	bl	801ced2 <strcpy>
 8017374:	4638      	mov	r0, r7
 8017376:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801737a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801737e:	4798      	blx	r3
 8017380:	4658      	mov	r0, fp
 8017382:	b009      	add	sp, #36	@ 0x24
 8017384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017388:	9b04      	ldr	r3, [sp, #16]
 801738a:	eba3 020c 	sub.w	r2, r3, ip
 801738e:	9205      	str	r2, [sp, #20]
 8017390:	3501      	adds	r5, #1
 8017392:	f005 fda6 	bl	801cee2 <memcpy>
 8017396:	9a05      	ldr	r2, [sp, #20]
 8017398:	45a8      	cmp	r8, r5
 801739a:	4414      	add	r4, r2
 801739c:	d1bf      	bne.n	801731e <rcutils_repl_str+0xde>
 801739e:	e7da      	b.n	8017356 <rcutils_repl_str+0x116>
 80173a0:	f04f 0b00 	mov.w	fp, #0
 80173a4:	e7e6      	b.n	8017374 <rcutils_repl_str+0x134>
 80173a6:	4683      	mov	fp, r0
 80173a8:	4658      	mov	r0, fp
 80173aa:	b009      	add	sp, #36	@ 0x24
 80173ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080173b0 <rcutils_snprintf>:
 80173b0:	b40c      	push	{r2, r3}
 80173b2:	b530      	push	{r4, r5, lr}
 80173b4:	b083      	sub	sp, #12
 80173b6:	ab06      	add	r3, sp, #24
 80173b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80173bc:	9301      	str	r3, [sp, #4]
 80173be:	b152      	cbz	r2, 80173d6 <rcutils_snprintf+0x26>
 80173c0:	b138      	cbz	r0, 80173d2 <rcutils_snprintf+0x22>
 80173c2:	b141      	cbz	r1, 80173d6 <rcutils_snprintf+0x26>
 80173c4:	f005 fb88 	bl	801cad8 <vsniprintf>
 80173c8:	b003      	add	sp, #12
 80173ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80173ce:	b002      	add	sp, #8
 80173d0:	4770      	bx	lr
 80173d2:	2900      	cmp	r1, #0
 80173d4:	d0f6      	beq.n	80173c4 <rcutils_snprintf+0x14>
 80173d6:	f005 fd4f 	bl	801ce78 <__errno>
 80173da:	2316      	movs	r3, #22
 80173dc:	6003      	str	r3, [r0, #0]
 80173de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80173e2:	e7f1      	b.n	80173c8 <rcutils_snprintf+0x18>

080173e4 <rcutils_vsnprintf>:
 80173e4:	b570      	push	{r4, r5, r6, lr}
 80173e6:	b13a      	cbz	r2, 80173f8 <rcutils_vsnprintf+0x14>
 80173e8:	b120      	cbz	r0, 80173f4 <rcutils_vsnprintf+0x10>
 80173ea:	b129      	cbz	r1, 80173f8 <rcutils_vsnprintf+0x14>
 80173ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80173f0:	f005 bb72 	b.w	801cad8 <vsniprintf>
 80173f4:	2900      	cmp	r1, #0
 80173f6:	d0f9      	beq.n	80173ec <rcutils_vsnprintf+0x8>
 80173f8:	f005 fd3e 	bl	801ce78 <__errno>
 80173fc:	2316      	movs	r3, #22
 80173fe:	6003      	str	r3, [r0, #0]
 8017400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017404:	bd70      	pop	{r4, r5, r6, pc}
 8017406:	bf00      	nop

08017408 <rcutils_strdup>:
 8017408:	b084      	sub	sp, #16
 801740a:	b570      	push	{r4, r5, r6, lr}
 801740c:	b086      	sub	sp, #24
 801740e:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 8017412:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 8017416:	4604      	mov	r4, r0
 8017418:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801741c:	f10d 0e04 	add.w	lr, sp, #4
 8017420:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8017424:	f8dc 3000 	ldr.w	r3, [ip]
 8017428:	f8ce 3000 	str.w	r3, [lr]
 801742c:	b304      	cbz	r4, 8017470 <rcutils_strdup+0x68>
 801742e:	a801      	add	r0, sp, #4
 8017430:	f7f8 f89a 	bl	800f568 <rcutils_allocator_is_valid>
 8017434:	b1e0      	cbz	r0, 8017470 <rcutils_strdup+0x68>
 8017436:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801743a:	2100      	movs	r1, #0
 801743c:	4620      	mov	r0, r4
 801743e:	f7e8 fedf 	bl	8000200 <memchr>
 8017442:	b190      	cbz	r0, 801746a <rcutils_strdup+0x62>
 8017444:	1b06      	subs	r6, r0, r4
 8017446:	1c70      	adds	r0, r6, #1
 8017448:	9b01      	ldr	r3, [sp, #4]
 801744a:	9905      	ldr	r1, [sp, #20]
 801744c:	4798      	blx	r3
 801744e:	4605      	mov	r5, r0
 8017450:	b128      	cbz	r0, 801745e <rcutils_strdup+0x56>
 8017452:	4632      	mov	r2, r6
 8017454:	4621      	mov	r1, r4
 8017456:	f005 fd44 	bl	801cee2 <memcpy>
 801745a:	2300      	movs	r3, #0
 801745c:	55ab      	strb	r3, [r5, r6]
 801745e:	4628      	mov	r0, r5
 8017460:	b006      	add	sp, #24
 8017462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017466:	b004      	add	sp, #16
 8017468:	4770      	bx	lr
 801746a:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801746e:	e7eb      	b.n	8017448 <rcutils_strdup+0x40>
 8017470:	2500      	movs	r5, #0
 8017472:	e7f4      	b.n	801745e <rcutils_strdup+0x56>

08017474 <rcutils_strndup>:
 8017474:	b082      	sub	sp, #8
 8017476:	b570      	push	{r4, r5, r6, lr}
 8017478:	ac04      	add	r4, sp, #16
 801747a:	e884 000c 	stmia.w	r4, {r2, r3}
 801747e:	b1e8      	cbz	r0, 80174bc <rcutils_strndup+0x48>
 8017480:	4605      	mov	r5, r0
 8017482:	a804      	add	r0, sp, #16
 8017484:	460c      	mov	r4, r1
 8017486:	f7f8 f86f 	bl	800f568 <rcutils_allocator_is_valid>
 801748a:	b1b8      	cbz	r0, 80174bc <rcutils_strndup+0x48>
 801748c:	4622      	mov	r2, r4
 801748e:	2100      	movs	r1, #0
 8017490:	4628      	mov	r0, r5
 8017492:	f7e8 feb5 	bl	8000200 <memchr>
 8017496:	b100      	cbz	r0, 801749a <rcutils_strndup+0x26>
 8017498:	1b44      	subs	r4, r0, r5
 801749a:	9b04      	ldr	r3, [sp, #16]
 801749c:	9908      	ldr	r1, [sp, #32]
 801749e:	1c60      	adds	r0, r4, #1
 80174a0:	4798      	blx	r3
 80174a2:	4606      	mov	r6, r0
 80174a4:	b128      	cbz	r0, 80174b2 <rcutils_strndup+0x3e>
 80174a6:	4622      	mov	r2, r4
 80174a8:	4629      	mov	r1, r5
 80174aa:	f005 fd1a 	bl	801cee2 <memcpy>
 80174ae:	2300      	movs	r3, #0
 80174b0:	5533      	strb	r3, [r6, r4]
 80174b2:	4630      	mov	r0, r6
 80174b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80174b8:	b002      	add	sp, #8
 80174ba:	4770      	bx	lr
 80174bc:	2600      	movs	r6, #0
 80174be:	4630      	mov	r0, r6
 80174c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80174c4:	b002      	add	sp, #8
 80174c6:	4770      	bx	lr

080174c8 <rcutils_get_zero_initialized_string_map>:
 80174c8:	4b01      	ldr	r3, [pc, #4]	@ (80174d0 <rcutils_get_zero_initialized_string_map+0x8>)
 80174ca:	6818      	ldr	r0, [r3, #0]
 80174cc:	4770      	bx	lr
 80174ce:	bf00      	nop
 80174d0:	080204e0 	.word	0x080204e0

080174d4 <rcutils_string_map_reserve>:
 80174d4:	2800      	cmp	r0, #0
 80174d6:	d04e      	beq.n	8017576 <rcutils_string_map_reserve+0xa2>
 80174d8:	b530      	push	{r4, r5, lr}
 80174da:	6803      	ldr	r3, [r0, #0]
 80174dc:	b087      	sub	sp, #28
 80174de:	4604      	mov	r4, r0
 80174e0:	2b00      	cmp	r3, #0
 80174e2:	d043      	beq.n	801756c <rcutils_string_map_reserve+0x98>
 80174e4:	f103 0c0c 	add.w	ip, r3, #12
 80174e8:	460d      	mov	r5, r1
 80174ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80174ee:	f10d 0e04 	add.w	lr, sp, #4
 80174f2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80174f6:	f8dc 3000 	ldr.w	r3, [ip]
 80174fa:	f8ce 3000 	str.w	r3, [lr]
 80174fe:	a801      	add	r0, sp, #4
 8017500:	f7f8 f832 	bl	800f568 <rcutils_allocator_is_valid>
 8017504:	b308      	cbz	r0, 801754a <rcutils_string_map_reserve+0x76>
 8017506:	6823      	ldr	r3, [r4, #0]
 8017508:	6899      	ldr	r1, [r3, #8]
 801750a:	42a9      	cmp	r1, r5
 801750c:	d829      	bhi.n	8017562 <rcutils_string_map_reserve+0x8e>
 801750e:	685a      	ldr	r2, [r3, #4]
 8017510:	42aa      	cmp	r2, r5
 8017512:	d024      	beq.n	801755e <rcutils_string_map_reserve+0x8a>
 8017514:	b1e5      	cbz	r5, 8017550 <rcutils_string_map_reserve+0x7c>
 8017516:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 801751a:	d22a      	bcs.n	8017572 <rcutils_string_map_reserve+0x9e>
 801751c:	6818      	ldr	r0, [r3, #0]
 801751e:	9a05      	ldr	r2, [sp, #20]
 8017520:	9b03      	ldr	r3, [sp, #12]
 8017522:	00e9      	lsls	r1, r5, #3
 8017524:	4798      	blx	r3
 8017526:	b320      	cbz	r0, 8017572 <rcutils_string_map_reserve+0x9e>
 8017528:	6824      	ldr	r4, [r4, #0]
 801752a:	6861      	ldr	r1, [r4, #4]
 801752c:	6020      	str	r0, [r4, #0]
 801752e:	42a9      	cmp	r1, r5
 8017530:	d214      	bcs.n	801755c <rcutils_string_map_reserve+0x88>
 8017532:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 8017536:	1a69      	subs	r1, r5, r1
 8017538:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801753c:	2200      	movs	r2, #0
 801753e:	e9c3 2200 	strd	r2, r2, [r3]
 8017542:	3308      	adds	r3, #8
 8017544:	428b      	cmp	r3, r1
 8017546:	d1fa      	bne.n	801753e <rcutils_string_map_reserve+0x6a>
 8017548:	e008      	b.n	801755c <rcutils_string_map_reserve+0x88>
 801754a:	200b      	movs	r0, #11
 801754c:	b007      	add	sp, #28
 801754e:	bd30      	pop	{r4, r5, pc}
 8017550:	9a02      	ldr	r2, [sp, #8]
 8017552:	9905      	ldr	r1, [sp, #20]
 8017554:	6818      	ldr	r0, [r3, #0]
 8017556:	4790      	blx	r2
 8017558:	6824      	ldr	r4, [r4, #0]
 801755a:	6025      	str	r5, [r4, #0]
 801755c:	6065      	str	r5, [r4, #4]
 801755e:	2000      	movs	r0, #0
 8017560:	e7f4      	b.n	801754c <rcutils_string_map_reserve+0x78>
 8017562:	4620      	mov	r0, r4
 8017564:	f7ff ffb6 	bl	80174d4 <rcutils_string_map_reserve>
 8017568:	b007      	add	sp, #28
 801756a:	bd30      	pop	{r4, r5, pc}
 801756c:	201f      	movs	r0, #31
 801756e:	b007      	add	sp, #28
 8017570:	bd30      	pop	{r4, r5, pc}
 8017572:	200a      	movs	r0, #10
 8017574:	e7ea      	b.n	801754c <rcutils_string_map_reserve+0x78>
 8017576:	200b      	movs	r0, #11
 8017578:	4770      	bx	lr
 801757a:	bf00      	nop

0801757c <rcutils_string_map_init>:
 801757c:	b082      	sub	sp, #8
 801757e:	b570      	push	{r4, r5, r6, lr}
 8017580:	ac04      	add	r4, sp, #16
 8017582:	e884 000c 	stmia.w	r4, {r2, r3}
 8017586:	b378      	cbz	r0, 80175e8 <rcutils_string_map_init+0x6c>
 8017588:	6806      	ldr	r6, [r0, #0]
 801758a:	4604      	mov	r4, r0
 801758c:	b12e      	cbz	r6, 801759a <rcutils_string_map_init+0x1e>
 801758e:	251e      	movs	r5, #30
 8017590:	4628      	mov	r0, r5
 8017592:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017596:	b002      	add	sp, #8
 8017598:	4770      	bx	lr
 801759a:	a804      	add	r0, sp, #16
 801759c:	460d      	mov	r5, r1
 801759e:	f7f7 ffe3 	bl	800f568 <rcutils_allocator_is_valid>
 80175a2:	b308      	cbz	r0, 80175e8 <rcutils_string_map_init+0x6c>
 80175a4:	9b04      	ldr	r3, [sp, #16]
 80175a6:	9908      	ldr	r1, [sp, #32]
 80175a8:	2020      	movs	r0, #32
 80175aa:	4798      	blx	r3
 80175ac:	6020      	str	r0, [r4, #0]
 80175ae:	b308      	cbz	r0, 80175f4 <rcutils_string_map_init+0x78>
 80175b0:	f10d 0e10 	add.w	lr, sp, #16
 80175b4:	e9c0 6600 	strd	r6, r6, [r0]
 80175b8:	6086      	str	r6, [r0, #8]
 80175ba:	f100 0c0c 	add.w	ip, r0, #12
 80175be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80175c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80175c6:	f8de 3000 	ldr.w	r3, [lr]
 80175ca:	f8cc 3000 	str.w	r3, [ip]
 80175ce:	4629      	mov	r1, r5
 80175d0:	4620      	mov	r0, r4
 80175d2:	f7ff ff7f 	bl	80174d4 <rcutils_string_map_reserve>
 80175d6:	4605      	mov	r5, r0
 80175d8:	2800      	cmp	r0, #0
 80175da:	d0d9      	beq.n	8017590 <rcutils_string_map_init+0x14>
 80175dc:	9b05      	ldr	r3, [sp, #20]
 80175de:	9908      	ldr	r1, [sp, #32]
 80175e0:	6820      	ldr	r0, [r4, #0]
 80175e2:	4798      	blx	r3
 80175e4:	6026      	str	r6, [r4, #0]
 80175e6:	e7d3      	b.n	8017590 <rcutils_string_map_init+0x14>
 80175e8:	250b      	movs	r5, #11
 80175ea:	4628      	mov	r0, r5
 80175ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80175f0:	b002      	add	sp, #8
 80175f2:	4770      	bx	lr
 80175f4:	250a      	movs	r5, #10
 80175f6:	e7cb      	b.n	8017590 <rcutils_string_map_init+0x14>

080175f8 <rcutils_string_map_fini>:
 80175f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80175fc:	b086      	sub	sp, #24
 80175fe:	2800      	cmp	r0, #0
 8017600:	d04f      	beq.n	80176a2 <rcutils_string_map_fini+0xaa>
 8017602:	6805      	ldr	r5, [r0, #0]
 8017604:	4606      	mov	r6, r0
 8017606:	2d00      	cmp	r5, #0
 8017608:	d046      	beq.n	8017698 <rcutils_string_map_fini+0xa0>
 801760a:	686b      	ldr	r3, [r5, #4]
 801760c:	b353      	cbz	r3, 8017664 <rcutils_string_map_fini+0x6c>
 801760e:	2400      	movs	r4, #0
 8017610:	682a      	ldr	r2, [r5, #0]
 8017612:	4627      	mov	r7, r4
 8017614:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8017618:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801761c:	b1f8      	cbz	r0, 801765e <rcutils_string_map_fini+0x66>
 801761e:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 8017622:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017626:	4651      	mov	r1, sl
 8017628:	47c8      	blx	r9
 801762a:	682b      	ldr	r3, [r5, #0]
 801762c:	eb03 0208 	add.w	r2, r3, r8
 8017630:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 8017634:	6850      	ldr	r0, [r2, #4]
 8017636:	4651      	mov	r1, sl
 8017638:	47c8      	blx	r9
 801763a:	682a      	ldr	r2, [r5, #0]
 801763c:	68ab      	ldr	r3, [r5, #8]
 801763e:	4442      	add	r2, r8
 8017640:	3b01      	subs	r3, #1
 8017642:	6057      	str	r7, [r2, #4]
 8017644:	60ab      	str	r3, [r5, #8]
 8017646:	6835      	ldr	r5, [r6, #0]
 8017648:	686b      	ldr	r3, [r5, #4]
 801764a:	3401      	adds	r4, #1
 801764c:	429c      	cmp	r4, r3
 801764e:	d209      	bcs.n	8017664 <rcutils_string_map_fini+0x6c>
 8017650:	682a      	ldr	r2, [r5, #0]
 8017652:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 8017656:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 801765a:	2800      	cmp	r0, #0
 801765c:	d1df      	bne.n	801761e <rcutils_string_map_fini+0x26>
 801765e:	3401      	adds	r4, #1
 8017660:	42a3      	cmp	r3, r4
 8017662:	d8d7      	bhi.n	8017614 <rcutils_string_map_fini+0x1c>
 8017664:	2100      	movs	r1, #0
 8017666:	4630      	mov	r0, r6
 8017668:	f7ff ff34 	bl	80174d4 <rcutils_string_map_reserve>
 801766c:	4604      	mov	r4, r0
 801766e:	b118      	cbz	r0, 8017678 <rcutils_string_map_fini+0x80>
 8017670:	4620      	mov	r0, r4
 8017672:	b006      	add	sp, #24
 8017674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017678:	6835      	ldr	r5, [r6, #0]
 801767a:	350c      	adds	r5, #12
 801767c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801767e:	af01      	add	r7, sp, #4
 8017680:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8017682:	682b      	ldr	r3, [r5, #0]
 8017684:	603b      	str	r3, [r7, #0]
 8017686:	a801      	add	r0, sp, #4
 8017688:	f7f7 ff6e 	bl	800f568 <rcutils_allocator_is_valid>
 801768c:	b148      	cbz	r0, 80176a2 <rcutils_string_map_fini+0xaa>
 801768e:	9b02      	ldr	r3, [sp, #8]
 8017690:	9905      	ldr	r1, [sp, #20]
 8017692:	6830      	ldr	r0, [r6, #0]
 8017694:	4798      	blx	r3
 8017696:	6034      	str	r4, [r6, #0]
 8017698:	2400      	movs	r4, #0
 801769a:	4620      	mov	r0, r4
 801769c:	b006      	add	sp, #24
 801769e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80176a2:	240b      	movs	r4, #11
 80176a4:	4620      	mov	r0, r4
 80176a6:	b006      	add	sp, #24
 80176a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080176ac <rcutils_string_map_getn>:
 80176ac:	b338      	cbz	r0, 80176fe <rcutils_string_map_getn+0x52>
 80176ae:	6800      	ldr	r0, [r0, #0]
 80176b0:	b328      	cbz	r0, 80176fe <rcutils_string_map_getn+0x52>
 80176b2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80176b6:	460e      	mov	r6, r1
 80176b8:	b1c1      	cbz	r1, 80176ec <rcutils_string_map_getn+0x40>
 80176ba:	e9d0 9800 	ldrd	r9, r8, [r0]
 80176be:	f1b8 0f00 	cmp.w	r8, #0
 80176c2:	d013      	beq.n	80176ec <rcutils_string_map_getn+0x40>
 80176c4:	4617      	mov	r7, r2
 80176c6:	2400      	movs	r4, #0
 80176c8:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 80176cc:	4628      	mov	r0, r5
 80176ce:	b155      	cbz	r5, 80176e6 <rcutils_string_map_getn+0x3a>
 80176d0:	f7e8 fde6 	bl	80002a0 <strlen>
 80176d4:	42b8      	cmp	r0, r7
 80176d6:	4602      	mov	r2, r0
 80176d8:	4629      	mov	r1, r5
 80176da:	bf38      	it	cc
 80176dc:	463a      	movcc	r2, r7
 80176de:	4630      	mov	r0, r6
 80176e0:	f005 fadb 	bl	801cc9a <strncmp>
 80176e4:	b128      	cbz	r0, 80176f2 <rcutils_string_map_getn+0x46>
 80176e6:	3401      	adds	r4, #1
 80176e8:	45a0      	cmp	r8, r4
 80176ea:	d1ed      	bne.n	80176c8 <rcutils_string_map_getn+0x1c>
 80176ec:	2000      	movs	r0, #0
 80176ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80176f2:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 80176f6:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80176fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80176fe:	4770      	bx	lr

08017700 <rmw_get_zero_initialized_context>:
 8017700:	b510      	push	{r4, lr}
 8017702:	4903      	ldr	r1, [pc, #12]	@ (8017710 <rmw_get_zero_initialized_context+0x10>)
 8017704:	4604      	mov	r4, r0
 8017706:	2270      	movs	r2, #112	@ 0x70
 8017708:	f005 fbeb 	bl	801cee2 <memcpy>
 801770c:	4620      	mov	r0, r4
 801770e:	bd10      	pop	{r4, pc}
 8017710:	080204e8 	.word	0x080204e8

08017714 <rmw_get_zero_initialized_init_options>:
 8017714:	b510      	push	{r4, lr}
 8017716:	4903      	ldr	r1, [pc, #12]	@ (8017724 <rmw_get_zero_initialized_init_options+0x10>)
 8017718:	4604      	mov	r4, r0
 801771a:	2258      	movs	r2, #88	@ 0x58
 801771c:	f005 fbe1 	bl	801cee2 <memcpy>
 8017720:	4620      	mov	r0, r4
 8017722:	bd10      	pop	{r4, pc}
 8017724:	08020558 	.word	0x08020558

08017728 <rmw_subscription_content_filter_options_fini>:
 8017728:	b1b0      	cbz	r0, 8017758 <rmw_subscription_content_filter_options_fini+0x30>
 801772a:	b538      	push	{r3, r4, r5, lr}
 801772c:	4604      	mov	r4, r0
 801772e:	4608      	mov	r0, r1
 8017730:	460d      	mov	r5, r1
 8017732:	f7f7 ff19 	bl	800f568 <rcutils_allocator_is_valid>
 8017736:	b168      	cbz	r0, 8017754 <rmw_subscription_content_filter_options_fini+0x2c>
 8017738:	6820      	ldr	r0, [r4, #0]
 801773a:	b120      	cbz	r0, 8017746 <rmw_subscription_content_filter_options_fini+0x1e>
 801773c:	686b      	ldr	r3, [r5, #4]
 801773e:	6929      	ldr	r1, [r5, #16]
 8017740:	4798      	blx	r3
 8017742:	2300      	movs	r3, #0
 8017744:	6023      	str	r3, [r4, #0]
 8017746:	1d20      	adds	r0, r4, #4
 8017748:	f004 fab0 	bl	801bcac <rcutils_string_array_fini>
 801774c:	3800      	subs	r0, #0
 801774e:	bf18      	it	ne
 8017750:	2001      	movne	r0, #1
 8017752:	bd38      	pop	{r3, r4, r5, pc}
 8017754:	200b      	movs	r0, #11
 8017756:	bd38      	pop	{r3, r4, r5, pc}
 8017758:	200b      	movs	r0, #11
 801775a:	4770      	bx	lr

0801775c <rmw_get_default_subscription_options>:
 801775c:	2200      	movs	r2, #0
 801775e:	e9c0 2200 	strd	r2, r2, [r0]
 8017762:	6082      	str	r2, [r0, #8]
 8017764:	4770      	bx	lr
 8017766:	bf00      	nop

08017768 <rmw_time_equal>:
 8017768:	b570      	push	{r4, r5, r6, lr}
 801776a:	b084      	sub	sp, #16
 801776c:	ac04      	add	r4, sp, #16
 801776e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8017772:	4925      	ldr	r1, [pc, #148]	@ (8017808 <rmw_time_equal+0xa0>)
 8017774:	9c01      	ldr	r4, [sp, #4]
 8017776:	2202      	movs	r2, #2
 8017778:	4281      	cmp	r1, r0
 801777a:	41a2      	sbcs	r2, r4
 801777c:	d333      	bcc.n	80177e6 <rmw_time_equal+0x7e>
 801777e:	4603      	mov	r3, r0
 8017780:	4822      	ldr	r0, [pc, #136]	@ (801780c <rmw_time_equal+0xa4>)
 8017782:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 8017786:	fba3 3200 	umull	r3, r2, r3, r0
 801778a:	fb00 2204 	mla	r2, r0, r4, r2
 801778e:	43de      	mvns	r6, r3
 8017790:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8017794:	1a84      	subs	r4, r0, r2
 8017796:	428e      	cmp	r6, r1
 8017798:	41ac      	sbcs	r4, r5
 801779a:	d332      	bcc.n	8017802 <rmw_time_equal+0x9a>
 801779c:	eb11 0e03 	adds.w	lr, r1, r3
 80177a0:	eb42 0005 	adc.w	r0, r2, r5
 80177a4:	9b08      	ldr	r3, [sp, #32]
 80177a6:	4918      	ldr	r1, [pc, #96]	@ (8017808 <rmw_time_equal+0xa0>)
 80177a8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80177aa:	2202      	movs	r2, #2
 80177ac:	4299      	cmp	r1, r3
 80177ae:	41aa      	sbcs	r2, r5
 80177b0:	d31e      	bcc.n	80177f0 <rmw_time_equal+0x88>
 80177b2:	4c16      	ldr	r4, [pc, #88]	@ (801780c <rmw_time_equal+0xa4>)
 80177b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80177b6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80177b8:	fba3 3104 	umull	r3, r1, r3, r4
 80177bc:	fb04 1105 	mla	r1, r4, r5, r1
 80177c0:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80177c4:	43dd      	mvns	r5, r3
 80177c6:	ebac 0401 	sub.w	r4, ip, r1
 80177ca:	4295      	cmp	r5, r2
 80177cc:	41b4      	sbcs	r4, r6
 80177ce:	d314      	bcc.n	80177fa <rmw_time_equal+0x92>
 80177d0:	18d2      	adds	r2, r2, r3
 80177d2:	eb41 0306 	adc.w	r3, r1, r6
 80177d6:	4283      	cmp	r3, r0
 80177d8:	bf08      	it	eq
 80177da:	4572      	cmpeq	r2, lr
 80177dc:	bf0c      	ite	eq
 80177de:	2001      	moveq	r0, #1
 80177e0:	2000      	movne	r0, #0
 80177e2:	b004      	add	sp, #16
 80177e4:	bd70      	pop	{r4, r5, r6, pc}
 80177e6:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80177ea:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80177ee:	e7d9      	b.n	80177a4 <rmw_time_equal+0x3c>
 80177f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80177f4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80177f8:	e7ed      	b.n	80177d6 <rmw_time_equal+0x6e>
 80177fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80177fe:	4663      	mov	r3, ip
 8017800:	e7e9      	b.n	80177d6 <rmw_time_equal+0x6e>
 8017802:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8017806:	e7cd      	b.n	80177a4 <rmw_time_equal+0x3c>
 8017808:	25c17d04 	.word	0x25c17d04
 801780c:	3b9aca00 	.word	0x3b9aca00

08017810 <rmw_time_total_nsec>:
 8017810:	b430      	push	{r4, r5}
 8017812:	b084      	sub	sp, #16
 8017814:	ac04      	add	r4, sp, #16
 8017816:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801781a:	4914      	ldr	r1, [pc, #80]	@ (801786c <rmw_time_total_nsec+0x5c>)
 801781c:	9c01      	ldr	r4, [sp, #4]
 801781e:	2202      	movs	r2, #2
 8017820:	4281      	cmp	r1, r0
 8017822:	41a2      	sbcs	r2, r4
 8017824:	d315      	bcc.n	8017852 <rmw_time_total_nsec+0x42>
 8017826:	4912      	ldr	r1, [pc, #72]	@ (8017870 <rmw_time_total_nsec+0x60>)
 8017828:	4603      	mov	r3, r0
 801782a:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 801782e:	fba3 3201 	umull	r3, r2, r3, r1
 8017832:	fb01 2204 	mla	r2, r1, r4, r2
 8017836:	ea6f 0c03 	mvn.w	ip, r3
 801783a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801783e:	1a8c      	subs	r4, r1, r2
 8017840:	4584      	cmp	ip, r0
 8017842:	41ac      	sbcs	r4, r5
 8017844:	d30c      	bcc.n	8017860 <rmw_time_total_nsec+0x50>
 8017846:	1818      	adds	r0, r3, r0
 8017848:	eb42 0105 	adc.w	r1, r2, r5
 801784c:	b004      	add	sp, #16
 801784e:	bc30      	pop	{r4, r5}
 8017850:	4770      	bx	lr
 8017852:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017856:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801785a:	b004      	add	sp, #16
 801785c:	bc30      	pop	{r4, r5}
 801785e:	4770      	bx	lr
 8017860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017864:	b004      	add	sp, #16
 8017866:	bc30      	pop	{r4, r5}
 8017868:	4770      	bx	lr
 801786a:	bf00      	nop
 801786c:	25c17d04 	.word	0x25c17d04
 8017870:	3b9aca00 	.word	0x3b9aca00

08017874 <rmw_get_zero_initialized_message_info>:
 8017874:	b510      	push	{r4, lr}
 8017876:	4c09      	ldr	r4, [pc, #36]	@ (801789c <rmw_get_zero_initialized_message_info+0x28>)
 8017878:	4686      	mov	lr, r0
 801787a:	4684      	mov	ip, r0
 801787c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801787e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017882:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017884:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017888:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801788a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801788e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8017892:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017896:	4670      	mov	r0, lr
 8017898:	bd10      	pop	{r4, pc}
 801789a:	bf00      	nop
 801789c:	080205b0 	.word	0x080205b0

080178a0 <rmw_validate_full_topic_name>:
 80178a0:	2800      	cmp	r0, #0
 80178a2:	d049      	beq.n	8017938 <rmw_validate_full_topic_name+0x98>
 80178a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178a8:	460e      	mov	r6, r1
 80178aa:	2900      	cmp	r1, #0
 80178ac:	d056      	beq.n	801795c <rmw_validate_full_topic_name+0xbc>
 80178ae:	4615      	mov	r5, r2
 80178b0:	4604      	mov	r4, r0
 80178b2:	f7e8 fcf5 	bl	80002a0 <strlen>
 80178b6:	b150      	cbz	r0, 80178ce <rmw_validate_full_topic_name+0x2e>
 80178b8:	7823      	ldrb	r3, [r4, #0]
 80178ba:	2b2f      	cmp	r3, #47	@ 0x2f
 80178bc:	d00c      	beq.n	80178d8 <rmw_validate_full_topic_name+0x38>
 80178be:	2302      	movs	r3, #2
 80178c0:	6033      	str	r3, [r6, #0]
 80178c2:	b10d      	cbz	r5, 80178c8 <rmw_validate_full_topic_name+0x28>
 80178c4:	2300      	movs	r3, #0
 80178c6:	602b      	str	r3, [r5, #0]
 80178c8:	2000      	movs	r0, #0
 80178ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178ce:	2301      	movs	r3, #1
 80178d0:	6033      	str	r3, [r6, #0]
 80178d2:	2d00      	cmp	r5, #0
 80178d4:	d1f6      	bne.n	80178c4 <rmw_validate_full_topic_name+0x24>
 80178d6:	e7f7      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 80178d8:	1e47      	subs	r7, r0, #1
 80178da:	5de3      	ldrb	r3, [r4, r7]
 80178dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80178de:	d03f      	beq.n	8017960 <rmw_validate_full_topic_name+0xc0>
 80178e0:	1e63      	subs	r3, r4, #1
 80178e2:	4621      	mov	r1, r4
 80178e4:	eb03 0e00 	add.w	lr, r3, r0
 80178e8:	469c      	mov	ip, r3
 80178ea:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80178ee:	2a5f      	cmp	r2, #95	@ 0x5f
 80178f0:	d006      	beq.n	8017900 <rmw_validate_full_topic_name+0x60>
 80178f2:	d823      	bhi.n	801793c <rmw_validate_full_topic_name+0x9c>
 80178f4:	2a39      	cmp	r2, #57	@ 0x39
 80178f6:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80178fa:	d82b      	bhi.n	8017954 <rmw_validate_full_topic_name+0xb4>
 80178fc:	2a2e      	cmp	r2, #46	@ 0x2e
 80178fe:	d920      	bls.n	8017942 <rmw_validate_full_topic_name+0xa2>
 8017900:	4573      	cmp	r3, lr
 8017902:	d1f1      	bne.n	80178e8 <rmw_validate_full_topic_name+0x48>
 8017904:	4c21      	ldr	r4, [pc, #132]	@ (801798c <rmw_validate_full_topic_name+0xec>)
 8017906:	2300      	movs	r3, #0
 8017908:	e003      	b.n	8017912 <rmw_validate_full_topic_name+0x72>
 801790a:	4298      	cmp	r0, r3
 801790c:	f101 0101 	add.w	r1, r1, #1
 8017910:	d02c      	beq.n	801796c <rmw_validate_full_topic_name+0xcc>
 8017912:	429f      	cmp	r7, r3
 8017914:	f103 0301 	add.w	r3, r3, #1
 8017918:	d0f7      	beq.n	801790a <rmw_validate_full_topic_name+0x6a>
 801791a:	780a      	ldrb	r2, [r1, #0]
 801791c:	2a2f      	cmp	r2, #47	@ 0x2f
 801791e:	d1f4      	bne.n	801790a <rmw_validate_full_topic_name+0x6a>
 8017920:	784a      	ldrb	r2, [r1, #1]
 8017922:	2a2f      	cmp	r2, #47	@ 0x2f
 8017924:	d02d      	beq.n	8017982 <rmw_validate_full_topic_name+0xe2>
 8017926:	5ca2      	ldrb	r2, [r4, r2]
 8017928:	0752      	lsls	r2, r2, #29
 801792a:	d5ee      	bpl.n	801790a <rmw_validate_full_topic_name+0x6a>
 801792c:	2206      	movs	r2, #6
 801792e:	6032      	str	r2, [r6, #0]
 8017930:	2d00      	cmp	r5, #0
 8017932:	d0c9      	beq.n	80178c8 <rmw_validate_full_topic_name+0x28>
 8017934:	602b      	str	r3, [r5, #0]
 8017936:	e7c7      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 8017938:	200b      	movs	r0, #11
 801793a:	4770      	bx	lr
 801793c:	3a61      	subs	r2, #97	@ 0x61
 801793e:	2a19      	cmp	r2, #25
 8017940:	d9de      	bls.n	8017900 <rmw_validate_full_topic_name+0x60>
 8017942:	2304      	movs	r3, #4
 8017944:	6033      	str	r3, [r6, #0]
 8017946:	2d00      	cmp	r5, #0
 8017948:	d0be      	beq.n	80178c8 <rmw_validate_full_topic_name+0x28>
 801794a:	f1c4 0401 	rsb	r4, r4, #1
 801794e:	4464      	add	r4, ip
 8017950:	602c      	str	r4, [r5, #0]
 8017952:	e7b9      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 8017954:	f1b8 0f19 	cmp.w	r8, #25
 8017958:	d9d2      	bls.n	8017900 <rmw_validate_full_topic_name+0x60>
 801795a:	e7f2      	b.n	8017942 <rmw_validate_full_topic_name+0xa2>
 801795c:	200b      	movs	r0, #11
 801795e:	e7b4      	b.n	80178ca <rmw_validate_full_topic_name+0x2a>
 8017960:	2303      	movs	r3, #3
 8017962:	6033      	str	r3, [r6, #0]
 8017964:	2d00      	cmp	r5, #0
 8017966:	d0af      	beq.n	80178c8 <rmw_validate_full_topic_name+0x28>
 8017968:	602f      	str	r7, [r5, #0]
 801796a:	e7ad      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 801796c:	28f7      	cmp	r0, #247	@ 0xf7
 801796e:	d802      	bhi.n	8017976 <rmw_validate_full_topic_name+0xd6>
 8017970:	2300      	movs	r3, #0
 8017972:	6033      	str	r3, [r6, #0]
 8017974:	e7a8      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 8017976:	2307      	movs	r3, #7
 8017978:	6033      	str	r3, [r6, #0]
 801797a:	2d00      	cmp	r5, #0
 801797c:	d0a4      	beq.n	80178c8 <rmw_validate_full_topic_name+0x28>
 801797e:	23f6      	movs	r3, #246	@ 0xf6
 8017980:	e7d8      	b.n	8017934 <rmw_validate_full_topic_name+0x94>
 8017982:	2205      	movs	r2, #5
 8017984:	6032      	str	r2, [r6, #0]
 8017986:	2d00      	cmp	r5, #0
 8017988:	d1d4      	bne.n	8017934 <rmw_validate_full_topic_name+0x94>
 801798a:	e79d      	b.n	80178c8 <rmw_validate_full_topic_name+0x28>
 801798c:	08020cff 	.word	0x08020cff

08017990 <rmw_validate_namespace_with_size>:
 8017990:	2800      	cmp	r0, #0
 8017992:	d031      	beq.n	80179f8 <rmw_validate_namespace_with_size+0x68>
 8017994:	b570      	push	{r4, r5, r6, lr}
 8017996:	4614      	mov	r4, r2
 8017998:	b0c2      	sub	sp, #264	@ 0x108
 801799a:	b1ba      	cbz	r2, 80179cc <rmw_validate_namespace_with_size+0x3c>
 801799c:	2901      	cmp	r1, #1
 801799e:	460e      	mov	r6, r1
 80179a0:	461d      	mov	r5, r3
 80179a2:	d102      	bne.n	80179aa <rmw_validate_namespace_with_size+0x1a>
 80179a4:	7803      	ldrb	r3, [r0, #0]
 80179a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80179a8:	d015      	beq.n	80179d6 <rmw_validate_namespace_with_size+0x46>
 80179aa:	aa01      	add	r2, sp, #4
 80179ac:	4669      	mov	r1, sp
 80179ae:	f7ff ff77 	bl	80178a0 <rmw_validate_full_topic_name>
 80179b2:	b960      	cbnz	r0, 80179ce <rmw_validate_namespace_with_size+0x3e>
 80179b4:	9b00      	ldr	r3, [sp, #0]
 80179b6:	b163      	cbz	r3, 80179d2 <rmw_validate_namespace_with_size+0x42>
 80179b8:	2b07      	cmp	r3, #7
 80179ba:	d00a      	beq.n	80179d2 <rmw_validate_namespace_with_size+0x42>
 80179bc:	1e5a      	subs	r2, r3, #1
 80179be:	2a05      	cmp	r2, #5
 80179c0:	d81c      	bhi.n	80179fc <rmw_validate_namespace_with_size+0x6c>
 80179c2:	e8df f002 	tbb	[pc, r2]
 80179c6:	0c0c      	.short	0x0c0c
 80179c8:	0c0c0c0c 	.word	0x0c0c0c0c
 80179cc:	200b      	movs	r0, #11
 80179ce:	b042      	add	sp, #264	@ 0x108
 80179d0:	bd70      	pop	{r4, r5, r6, pc}
 80179d2:	2ef5      	cmp	r6, #245	@ 0xf5
 80179d4:	d809      	bhi.n	80179ea <rmw_validate_namespace_with_size+0x5a>
 80179d6:	2300      	movs	r3, #0
 80179d8:	6023      	str	r3, [r4, #0]
 80179da:	2000      	movs	r0, #0
 80179dc:	e7f7      	b.n	80179ce <rmw_validate_namespace_with_size+0x3e>
 80179de:	6023      	str	r3, [r4, #0]
 80179e0:	2d00      	cmp	r5, #0
 80179e2:	d0fa      	beq.n	80179da <rmw_validate_namespace_with_size+0x4a>
 80179e4:	9b01      	ldr	r3, [sp, #4]
 80179e6:	602b      	str	r3, [r5, #0]
 80179e8:	e7f7      	b.n	80179da <rmw_validate_namespace_with_size+0x4a>
 80179ea:	2307      	movs	r3, #7
 80179ec:	6023      	str	r3, [r4, #0]
 80179ee:	2d00      	cmp	r5, #0
 80179f0:	d0f3      	beq.n	80179da <rmw_validate_namespace_with_size+0x4a>
 80179f2:	23f4      	movs	r3, #244	@ 0xf4
 80179f4:	602b      	str	r3, [r5, #0]
 80179f6:	e7f0      	b.n	80179da <rmw_validate_namespace_with_size+0x4a>
 80179f8:	200b      	movs	r0, #11
 80179fa:	4770      	bx	lr
 80179fc:	4a03      	ldr	r2, [pc, #12]	@ (8017a0c <rmw_validate_namespace_with_size+0x7c>)
 80179fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8017a02:	a802      	add	r0, sp, #8
 8017a04:	f7ff fcd4 	bl	80173b0 <rcutils_snprintf>
 8017a08:	2001      	movs	r0, #1
 8017a0a:	e7e0      	b.n	80179ce <rmw_validate_namespace_with_size+0x3e>
 8017a0c:	0801f9cc 	.word	0x0801f9cc

08017a10 <rmw_validate_namespace>:
 8017a10:	b168      	cbz	r0, 8017a2e <rmw_validate_namespace+0x1e>
 8017a12:	b570      	push	{r4, r5, r6, lr}
 8017a14:	460d      	mov	r5, r1
 8017a16:	4616      	mov	r6, r2
 8017a18:	4604      	mov	r4, r0
 8017a1a:	f7e8 fc41 	bl	80002a0 <strlen>
 8017a1e:	4633      	mov	r3, r6
 8017a20:	4601      	mov	r1, r0
 8017a22:	462a      	mov	r2, r5
 8017a24:	4620      	mov	r0, r4
 8017a26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017a2a:	f7ff bfb1 	b.w	8017990 <rmw_validate_namespace_with_size>
 8017a2e:	200b      	movs	r0, #11
 8017a30:	4770      	bx	lr
 8017a32:	bf00      	nop

08017a34 <rmw_namespace_validation_result_string>:
 8017a34:	2807      	cmp	r0, #7
 8017a36:	bf9a      	itte	ls
 8017a38:	4b02      	ldrls	r3, [pc, #8]	@ (8017a44 <rmw_namespace_validation_result_string+0x10>)
 8017a3a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017a3e:	4802      	ldrhi	r0, [pc, #8]	@ (8017a48 <rmw_namespace_validation_result_string+0x14>)
 8017a40:	4770      	bx	lr
 8017a42:	bf00      	nop
 8017a44:	080205e8 	.word	0x080205e8
 8017a48:	0801fa1c 	.word	0x0801fa1c

08017a4c <rmw_validate_node_name>:
 8017a4c:	2800      	cmp	r0, #0
 8017a4e:	d037      	beq.n	8017ac0 <rmw_validate_node_name+0x74>
 8017a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a52:	460e      	mov	r6, r1
 8017a54:	2900      	cmp	r1, #0
 8017a56:	d035      	beq.n	8017ac4 <rmw_validate_node_name+0x78>
 8017a58:	4617      	mov	r7, r2
 8017a5a:	4604      	mov	r4, r0
 8017a5c:	f7e8 fc20 	bl	80002a0 <strlen>
 8017a60:	b1d8      	cbz	r0, 8017a9a <rmw_validate_node_name+0x4e>
 8017a62:	1e63      	subs	r3, r4, #1
 8017a64:	1819      	adds	r1, r3, r0
 8017a66:	461a      	mov	r2, r3
 8017a68:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8017a6c:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017a70:	f02e 0c20 	bic.w	ip, lr, #32
 8017a74:	2d09      	cmp	r5, #9
 8017a76:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8017a7a:	d915      	bls.n	8017aa8 <rmw_validate_node_name+0x5c>
 8017a7c:	f1bc 0f19 	cmp.w	ip, #25
 8017a80:	d912      	bls.n	8017aa8 <rmw_validate_node_name+0x5c>
 8017a82:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017a86:	d00f      	beq.n	8017aa8 <rmw_validate_node_name+0x5c>
 8017a88:	2302      	movs	r3, #2
 8017a8a:	6033      	str	r3, [r6, #0]
 8017a8c:	b11f      	cbz	r7, 8017a96 <rmw_validate_node_name+0x4a>
 8017a8e:	f1c4 0401 	rsb	r4, r4, #1
 8017a92:	4414      	add	r4, r2
 8017a94:	603c      	str	r4, [r7, #0]
 8017a96:	2000      	movs	r0, #0
 8017a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a9a:	2301      	movs	r3, #1
 8017a9c:	6033      	str	r3, [r6, #0]
 8017a9e:	2f00      	cmp	r7, #0
 8017aa0:	d0f9      	beq.n	8017a96 <rmw_validate_node_name+0x4a>
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	603b      	str	r3, [r7, #0]
 8017aa6:	e7f6      	b.n	8017a96 <rmw_validate_node_name+0x4a>
 8017aa8:	4299      	cmp	r1, r3
 8017aaa:	d1dc      	bne.n	8017a66 <rmw_validate_node_name+0x1a>
 8017aac:	7823      	ldrb	r3, [r4, #0]
 8017aae:	4a0c      	ldr	r2, [pc, #48]	@ (8017ae0 <rmw_validate_node_name+0x94>)
 8017ab0:	5cd3      	ldrb	r3, [r2, r3]
 8017ab2:	f013 0304 	ands.w	r3, r3, #4
 8017ab6:	d10e      	bne.n	8017ad6 <rmw_validate_node_name+0x8a>
 8017ab8:	28ff      	cmp	r0, #255	@ 0xff
 8017aba:	d805      	bhi.n	8017ac8 <rmw_validate_node_name+0x7c>
 8017abc:	6033      	str	r3, [r6, #0]
 8017abe:	e7ea      	b.n	8017a96 <rmw_validate_node_name+0x4a>
 8017ac0:	200b      	movs	r0, #11
 8017ac2:	4770      	bx	lr
 8017ac4:	200b      	movs	r0, #11
 8017ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ac8:	2304      	movs	r3, #4
 8017aca:	6033      	str	r3, [r6, #0]
 8017acc:	2f00      	cmp	r7, #0
 8017ace:	d0e2      	beq.n	8017a96 <rmw_validate_node_name+0x4a>
 8017ad0:	23fe      	movs	r3, #254	@ 0xfe
 8017ad2:	603b      	str	r3, [r7, #0]
 8017ad4:	e7df      	b.n	8017a96 <rmw_validate_node_name+0x4a>
 8017ad6:	2303      	movs	r3, #3
 8017ad8:	6033      	str	r3, [r6, #0]
 8017ada:	2f00      	cmp	r7, #0
 8017adc:	d1e1      	bne.n	8017aa2 <rmw_validate_node_name+0x56>
 8017ade:	e7da      	b.n	8017a96 <rmw_validate_node_name+0x4a>
 8017ae0:	08020cff 	.word	0x08020cff

08017ae4 <rmw_node_name_validation_result_string>:
 8017ae4:	2804      	cmp	r0, #4
 8017ae6:	bf9a      	itte	ls
 8017ae8:	4b02      	ldrls	r3, [pc, #8]	@ (8017af4 <rmw_node_name_validation_result_string+0x10>)
 8017aea:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017aee:	4802      	ldrhi	r0, [pc, #8]	@ (8017af8 <rmw_node_name_validation_result_string+0x14>)
 8017af0:	4770      	bx	lr
 8017af2:	bf00      	nop
 8017af4:	08020608 	.word	0x08020608
 8017af8:	0801fbc4 	.word	0x0801fbc4

08017afc <get_memory>:
 8017afc:	4603      	mov	r3, r0
 8017afe:	6840      	ldr	r0, [r0, #4]
 8017b00:	b158      	cbz	r0, 8017b1a <get_memory+0x1e>
 8017b02:	6842      	ldr	r2, [r0, #4]
 8017b04:	605a      	str	r2, [r3, #4]
 8017b06:	b10a      	cbz	r2, 8017b0c <get_memory+0x10>
 8017b08:	2100      	movs	r1, #0
 8017b0a:	6011      	str	r1, [r2, #0]
 8017b0c:	681a      	ldr	r2, [r3, #0]
 8017b0e:	6042      	str	r2, [r0, #4]
 8017b10:	b102      	cbz	r2, 8017b14 <get_memory+0x18>
 8017b12:	6010      	str	r0, [r2, #0]
 8017b14:	2200      	movs	r2, #0
 8017b16:	6002      	str	r2, [r0, #0]
 8017b18:	6018      	str	r0, [r3, #0]
 8017b1a:	4770      	bx	lr

08017b1c <put_memory>:
 8017b1c:	680b      	ldr	r3, [r1, #0]
 8017b1e:	b10b      	cbz	r3, 8017b24 <put_memory+0x8>
 8017b20:	684a      	ldr	r2, [r1, #4]
 8017b22:	605a      	str	r2, [r3, #4]
 8017b24:	684a      	ldr	r2, [r1, #4]
 8017b26:	b102      	cbz	r2, 8017b2a <put_memory+0xe>
 8017b28:	6013      	str	r3, [r2, #0]
 8017b2a:	6803      	ldr	r3, [r0, #0]
 8017b2c:	428b      	cmp	r3, r1
 8017b2e:	6843      	ldr	r3, [r0, #4]
 8017b30:	bf08      	it	eq
 8017b32:	6002      	streq	r2, [r0, #0]
 8017b34:	604b      	str	r3, [r1, #4]
 8017b36:	b103      	cbz	r3, 8017b3a <put_memory+0x1e>
 8017b38:	6019      	str	r1, [r3, #0]
 8017b3a:	2300      	movs	r3, #0
 8017b3c:	600b      	str	r3, [r1, #0]
 8017b3e:	6041      	str	r1, [r0, #4]
 8017b40:	4770      	bx	lr
 8017b42:	bf00      	nop

08017b44 <rmw_destroy_client>:
 8017b44:	b570      	push	{r4, r5, r6, lr}
 8017b46:	b128      	cbz	r0, 8017b54 <rmw_destroy_client+0x10>
 8017b48:	4604      	mov	r4, r0
 8017b4a:	6800      	ldr	r0, [r0, #0]
 8017b4c:	460d      	mov	r5, r1
 8017b4e:	f7f8 fae7 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 8017b52:	b910      	cbnz	r0, 8017b5a <rmw_destroy_client+0x16>
 8017b54:	2401      	movs	r4, #1
 8017b56:	4620      	mov	r0, r4
 8017b58:	bd70      	pop	{r4, r5, r6, pc}
 8017b5a:	6863      	ldr	r3, [r4, #4]
 8017b5c:	2b00      	cmp	r3, #0
 8017b5e:	d0f9      	beq.n	8017b54 <rmw_destroy_client+0x10>
 8017b60:	2d00      	cmp	r5, #0
 8017b62:	d0f7      	beq.n	8017b54 <rmw_destroy_client+0x10>
 8017b64:	6828      	ldr	r0, [r5, #0]
 8017b66:	f7f8 fadb 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 8017b6a:	2800      	cmp	r0, #0
 8017b6c:	d0f2      	beq.n	8017b54 <rmw_destroy_client+0x10>
 8017b6e:	686e      	ldr	r6, [r5, #4]
 8017b70:	2e00      	cmp	r6, #0
 8017b72:	d0ef      	beq.n	8017b54 <rmw_destroy_client+0x10>
 8017b74:	6864      	ldr	r4, [r4, #4]
 8017b76:	6932      	ldr	r2, [r6, #16]
 8017b78:	6920      	ldr	r0, [r4, #16]
 8017b7a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017b7e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017b82:	6819      	ldr	r1, [r3, #0]
 8017b84:	f002 fdf8 	bl	801a778 <uxr_buffer_cancel_data>
 8017b88:	4602      	mov	r2, r0
 8017b8a:	6920      	ldr	r0, [r4, #16]
 8017b8c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017b90:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017b94:	f7f8 fa3e 	bl	8010014 <run_xrce_session>
 8017b98:	6920      	ldr	r0, [r4, #16]
 8017b9a:	6932      	ldr	r2, [r6, #16]
 8017b9c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017ba0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017ba4:	6819      	ldr	r1, [r3, #0]
 8017ba6:	f7f9 fb11 	bl	80111cc <uxr_buffer_delete_entity>
 8017baa:	4602      	mov	r2, r0
 8017bac:	6920      	ldr	r0, [r4, #16]
 8017bae:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017bb2:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017bb6:	f7f8 fa2d 	bl	8010014 <run_xrce_session>
 8017bba:	f080 0401 	eor.w	r4, r0, #1
 8017bbe:	b2e4      	uxtb	r4, r4
 8017bc0:	4628      	mov	r0, r5
 8017bc2:	0064      	lsls	r4, r4, #1
 8017bc4:	f7f8 f906 	bl	800fdd4 <rmw_uxrce_fini_client_memory>
 8017bc8:	e7c5      	b.n	8017b56 <rmw_destroy_client+0x12>
 8017bca:	bf00      	nop

08017bcc <rmw_get_gid_for_client>:
 8017bcc:	b1a8      	cbz	r0, 8017bfa <rmw_get_gid_for_client+0x2e>
 8017bce:	b538      	push	{r3, r4, r5, lr}
 8017bd0:	460c      	mov	r4, r1
 8017bd2:	b1a1      	cbz	r1, 8017bfe <rmw_get_gid_for_client+0x32>
 8017bd4:	4605      	mov	r5, r0
 8017bd6:	6800      	ldr	r0, [r0, #0]
 8017bd8:	b120      	cbz	r0, 8017be4 <rmw_get_gid_for_client+0x18>
 8017bda:	4b0a      	ldr	r3, [pc, #40]	@ (8017c04 <rmw_get_gid_for_client+0x38>)
 8017bdc:	6819      	ldr	r1, [r3, #0]
 8017bde:	f7e8 faff 	bl	80001e0 <strcmp>
 8017be2:	b940      	cbnz	r0, 8017bf6 <rmw_get_gid_for_client+0x2a>
 8017be4:	686b      	ldr	r3, [r5, #4]
 8017be6:	2000      	movs	r0, #0
 8017be8:	6060      	str	r0, [r4, #4]
 8017bea:	60a0      	str	r0, [r4, #8]
 8017bec:	60e0      	str	r0, [r4, #12]
 8017bee:	6120      	str	r0, [r4, #16]
 8017bf0:	691b      	ldr	r3, [r3, #16]
 8017bf2:	6063      	str	r3, [r4, #4]
 8017bf4:	bd38      	pop	{r3, r4, r5, pc}
 8017bf6:	200c      	movs	r0, #12
 8017bf8:	bd38      	pop	{r3, r4, r5, pc}
 8017bfa:	200b      	movs	r0, #11
 8017bfc:	4770      	bx	lr
 8017bfe:	200b      	movs	r0, #11
 8017c00:	bd38      	pop	{r3, r4, r5, pc}
 8017c02:	bf00      	nop
 8017c04:	0802061c 	.word	0x0802061c

08017c08 <rmw_get_implementation_identifier>:
 8017c08:	4b01      	ldr	r3, [pc, #4]	@ (8017c10 <rmw_get_implementation_identifier+0x8>)
 8017c0a:	6818      	ldr	r0, [r3, #0]
 8017c0c:	4770      	bx	lr
 8017c0e:	bf00      	nop
 8017c10:	0802061c 	.word	0x0802061c

08017c14 <rmw_init_options_init>:
 8017c14:	b084      	sub	sp, #16
 8017c16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017c18:	b083      	sub	sp, #12
 8017c1a:	ad09      	add	r5, sp, #36	@ 0x24
 8017c1c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8017c20:	b130      	cbz	r0, 8017c30 <rmw_init_options_init+0x1c>
 8017c22:	4604      	mov	r4, r0
 8017c24:	4628      	mov	r0, r5
 8017c26:	f7f7 fc9f 	bl	800f568 <rcutils_allocator_is_valid>
 8017c2a:	b108      	cbz	r0, 8017c30 <rmw_init_options_init+0x1c>
 8017c2c:	68a6      	ldr	r6, [r4, #8]
 8017c2e:	b12e      	cbz	r6, 8017c3c <rmw_init_options_init+0x28>
 8017c30:	200b      	movs	r0, #11
 8017c32:	b003      	add	sp, #12
 8017c34:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017c38:	b004      	add	sp, #16
 8017c3a:	4770      	bx	lr
 8017c3c:	2200      	movs	r2, #0
 8017c3e:	2300      	movs	r3, #0
 8017c40:	e9c4 2300 	strd	r2, r3, [r4]
 8017c44:	4b20      	ldr	r3, [pc, #128]	@ (8017cc8 <rmw_init_options_init+0xb4>)
 8017c46:	681b      	ldr	r3, [r3, #0]
 8017c48:	60a3      	str	r3, [r4, #8]
 8017c4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c4c:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8017c50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017c54:	466f      	mov	r7, sp
 8017c56:	682b      	ldr	r3, [r5, #0]
 8017c58:	f8cc 3000 	str.w	r3, [ip]
 8017c5c:	4638      	mov	r0, r7
 8017c5e:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017c60:	60e6      	str	r6, [r4, #12]
 8017c62:	f004 f8a9 	bl	801bdb8 <rmw_get_default_security_options>
 8017c66:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017c6a:	f104 0310 	add.w	r3, r4, #16
 8017c6e:	e883 0003 	stmia.w	r3, {r0, r1}
 8017c72:	2203      	movs	r2, #3
 8017c74:	4815      	ldr	r0, [pc, #84]	@ (8017ccc <rmw_init_options_init+0xb8>)
 8017c76:	4916      	ldr	r1, [pc, #88]	@ (8017cd0 <rmw_init_options_init+0xbc>)
 8017c78:	f7f7 ffec 	bl	800fc54 <rmw_uxrce_init_init_options_impl_memory>
 8017c7c:	4813      	ldr	r0, [pc, #76]	@ (8017ccc <rmw_init_options_init+0xb8>)
 8017c7e:	f7ff ff3d 	bl	8017afc <get_memory>
 8017c82:	b1f0      	cbz	r0, 8017cc2 <rmw_init_options_init+0xae>
 8017c84:	4a13      	ldr	r2, [pc, #76]	@ (8017cd4 <rmw_init_options_init+0xc0>)
 8017c86:	6883      	ldr	r3, [r0, #8]
 8017c88:	6851      	ldr	r1, [r2, #4]
 8017c8a:	7810      	ldrb	r0, [r2, #0]
 8017c8c:	6523      	str	r3, [r4, #80]	@ 0x50
 8017c8e:	7418      	strb	r0, [r3, #16]
 8017c90:	6159      	str	r1, [r3, #20]
 8017c92:	68d1      	ldr	r1, [r2, #12]
 8017c94:	61d9      	str	r1, [r3, #28]
 8017c96:	6911      	ldr	r1, [r2, #16]
 8017c98:	6219      	str	r1, [r3, #32]
 8017c9a:	6951      	ldr	r1, [r2, #20]
 8017c9c:	6892      	ldr	r2, [r2, #8]
 8017c9e:	619a      	str	r2, [r3, #24]
 8017ca0:	6259      	str	r1, [r3, #36]	@ 0x24
 8017ca2:	f7fa febf 	bl	8012a24 <uxr_nanos>
 8017ca6:	f004 fbc9 	bl	801c43c <srand>
 8017caa:	f004 fbf5 	bl	801c498 <rand>
 8017cae:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8017cb0:	6298      	str	r0, [r3, #40]	@ 0x28
 8017cb2:	2800      	cmp	r0, #0
 8017cb4:	d0f9      	beq.n	8017caa <rmw_init_options_init+0x96>
 8017cb6:	2000      	movs	r0, #0
 8017cb8:	b003      	add	sp, #12
 8017cba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017cbe:	b004      	add	sp, #16
 8017cc0:	4770      	bx	lr
 8017cc2:	2001      	movs	r0, #1
 8017cc4:	e7b5      	b.n	8017c32 <rmw_init_options_init+0x1e>
 8017cc6:	bf00      	nop
 8017cc8:	0802061c 	.word	0x0802061c
 8017ccc:	2000c838 	.word	0x2000c838
 8017cd0:	2000c7b4 	.word	0x2000c7b4
 8017cd4:	2000c688 	.word	0x2000c688

08017cd8 <rmw_init_options_copy>:
 8017cd8:	2800      	cmp	r0, #0
 8017cda:	d03e      	beq.n	8017d5a <rmw_init_options_copy+0x82>
 8017cdc:	b570      	push	{r4, r5, r6, lr}
 8017cde:	460d      	mov	r5, r1
 8017ce0:	b149      	cbz	r1, 8017cf6 <rmw_init_options_copy+0x1e>
 8017ce2:	4604      	mov	r4, r0
 8017ce4:	6880      	ldr	r0, [r0, #8]
 8017ce6:	b120      	cbz	r0, 8017cf2 <rmw_init_options_copy+0x1a>
 8017ce8:	4b21      	ldr	r3, [pc, #132]	@ (8017d70 <rmw_init_options_copy+0x98>)
 8017cea:	6819      	ldr	r1, [r3, #0]
 8017cec:	f7e8 fa78 	bl	80001e0 <strcmp>
 8017cf0:	bb78      	cbnz	r0, 8017d52 <rmw_init_options_copy+0x7a>
 8017cf2:	68ab      	ldr	r3, [r5, #8]
 8017cf4:	b11b      	cbz	r3, 8017cfe <rmw_init_options_copy+0x26>
 8017cf6:	f04f 0c0b 	mov.w	ip, #11
 8017cfa:	4660      	mov	r0, ip
 8017cfc:	bd70      	pop	{r4, r5, r6, pc}
 8017cfe:	2258      	movs	r2, #88	@ 0x58
 8017d00:	4621      	mov	r1, r4
 8017d02:	4628      	mov	r0, r5
 8017d04:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8017d08:	f005 f8eb 	bl	801cee2 <memcpy>
 8017d0c:	4630      	mov	r0, r6
 8017d0e:	f7f7 fc2b 	bl	800f568 <rcutils_allocator_is_valid>
 8017d12:	2800      	cmp	r0, #0
 8017d14:	d0ef      	beq.n	8017cf6 <rmw_init_options_copy+0x1e>
 8017d16:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017d18:	b138      	cbz	r0, 8017d2a <rmw_init_options_copy+0x52>
 8017d1a:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8017d1e:	4631      	mov	r1, r6
 8017d20:	f004 f816 	bl	801bd50 <rmw_enclave_options_copy>
 8017d24:	4684      	mov	ip, r0
 8017d26:	2800      	cmp	r0, #0
 8017d28:	d1e7      	bne.n	8017cfa <rmw_init_options_copy+0x22>
 8017d2a:	4812      	ldr	r0, [pc, #72]	@ (8017d74 <rmw_init_options_copy+0x9c>)
 8017d2c:	f7ff fee6 	bl	8017afc <get_memory>
 8017d30:	b1b8      	cbz	r0, 8017d62 <rmw_init_options_copy+0x8a>
 8017d32:	6883      	ldr	r3, [r0, #8]
 8017d34:	652b      	str	r3, [r5, #80]	@ 0x50
 8017d36:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8017d38:	3510      	adds	r5, #16
 8017d3a:	f103 0410 	add.w	r4, r3, #16
 8017d3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017d40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017d42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017d46:	f04f 0c00 	mov.w	ip, #0
 8017d4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017d4e:	4660      	mov	r0, ip
 8017d50:	bd70      	pop	{r4, r5, r6, pc}
 8017d52:	f04f 0c0c 	mov.w	ip, #12
 8017d56:	4660      	mov	r0, ip
 8017d58:	bd70      	pop	{r4, r5, r6, pc}
 8017d5a:	f04f 0c0b 	mov.w	ip, #11
 8017d5e:	4660      	mov	r0, ip
 8017d60:	4770      	bx	lr
 8017d62:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017d64:	4631      	mov	r1, r6
 8017d66:	f004 f815 	bl	801bd94 <rmw_enclave_options_fini>
 8017d6a:	f04f 0c01 	mov.w	ip, #1
 8017d6e:	e7c4      	b.n	8017cfa <rmw_init_options_copy+0x22>
 8017d70:	0802061c 	.word	0x0802061c
 8017d74:	2000c838 	.word	0x2000c838

08017d78 <rmw_init_options_fini>:
 8017d78:	2800      	cmp	r0, #0
 8017d7a:	d035      	beq.n	8017de8 <rmw_init_options_fini+0x70>
 8017d7c:	b530      	push	{r4, r5, lr}
 8017d7e:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017d82:	b097      	sub	sp, #92	@ 0x5c
 8017d84:	4604      	mov	r4, r0
 8017d86:	4628      	mov	r0, r5
 8017d88:	f7f7 fbee 	bl	800f568 <rcutils_allocator_is_valid>
 8017d8c:	b320      	cbz	r0, 8017dd8 <rmw_init_options_fini+0x60>
 8017d8e:	68a0      	ldr	r0, [r4, #8]
 8017d90:	b120      	cbz	r0, 8017d9c <rmw_init_options_fini+0x24>
 8017d92:	4b16      	ldr	r3, [pc, #88]	@ (8017dec <rmw_init_options_fini+0x74>)
 8017d94:	6819      	ldr	r1, [r3, #0]
 8017d96:	f7e8 fa23 	bl	80001e0 <strcmp>
 8017d9a:	bb18      	cbnz	r0, 8017de4 <rmw_init_options_fini+0x6c>
 8017d9c:	4b14      	ldr	r3, [pc, #80]	@ (8017df0 <rmw_init_options_fini+0x78>)
 8017d9e:	6819      	ldr	r1, [r3, #0]
 8017da0:	b1e9      	cbz	r1, 8017dde <rmw_init_options_fini+0x66>
 8017da2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8017da4:	e001      	b.n	8017daa <rmw_init_options_fini+0x32>
 8017da6:	6849      	ldr	r1, [r1, #4]
 8017da8:	b1c9      	cbz	r1, 8017dde <rmw_init_options_fini+0x66>
 8017daa:	688b      	ldr	r3, [r1, #8]
 8017dac:	429a      	cmp	r2, r3
 8017dae:	d1fa      	bne.n	8017da6 <rmw_init_options_fini+0x2e>
 8017db0:	480f      	ldr	r0, [pc, #60]	@ (8017df0 <rmw_init_options_fini+0x78>)
 8017db2:	f7ff feb3 	bl	8017b1c <put_memory>
 8017db6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017db8:	b118      	cbz	r0, 8017dc2 <rmw_init_options_fini+0x4a>
 8017dba:	4629      	mov	r1, r5
 8017dbc:	f003 ffea 	bl	801bd94 <rmw_enclave_options_fini>
 8017dc0:	b940      	cbnz	r0, 8017dd4 <rmw_init_options_fini+0x5c>
 8017dc2:	4668      	mov	r0, sp
 8017dc4:	f7ff fca6 	bl	8017714 <rmw_get_zero_initialized_init_options>
 8017dc8:	2258      	movs	r2, #88	@ 0x58
 8017dca:	4669      	mov	r1, sp
 8017dcc:	4620      	mov	r0, r4
 8017dce:	f005 f888 	bl	801cee2 <memcpy>
 8017dd2:	2000      	movs	r0, #0
 8017dd4:	b017      	add	sp, #92	@ 0x5c
 8017dd6:	bd30      	pop	{r4, r5, pc}
 8017dd8:	200b      	movs	r0, #11
 8017dda:	b017      	add	sp, #92	@ 0x5c
 8017ddc:	bd30      	pop	{r4, r5, pc}
 8017dde:	2001      	movs	r0, #1
 8017de0:	b017      	add	sp, #92	@ 0x5c
 8017de2:	bd30      	pop	{r4, r5, pc}
 8017de4:	200c      	movs	r0, #12
 8017de6:	e7f5      	b.n	8017dd4 <rmw_init_options_fini+0x5c>
 8017de8:	200b      	movs	r0, #11
 8017dea:	4770      	bx	lr
 8017dec:	0802061c 	.word	0x0802061c
 8017df0:	2000c838 	.word	0x2000c838

08017df4 <rmw_init>:
 8017df4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017df8:	b083      	sub	sp, #12
 8017dfa:	2800      	cmp	r0, #0
 8017dfc:	f000 80d4 	beq.w	8017fa8 <rmw_init+0x1b4>
 8017e00:	460e      	mov	r6, r1
 8017e02:	2900      	cmp	r1, #0
 8017e04:	f000 80d0 	beq.w	8017fa8 <rmw_init+0x1b4>
 8017e08:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8017e0a:	4605      	mov	r5, r0
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	f000 80cb 	beq.w	8017fa8 <rmw_init+0x1b4>
 8017e12:	4b77      	ldr	r3, [pc, #476]	@ (8017ff0 <rmw_init+0x1fc>)
 8017e14:	6880      	ldr	r0, [r0, #8]
 8017e16:	681f      	ldr	r7, [r3, #0]
 8017e18:	b128      	cbz	r0, 8017e26 <rmw_init+0x32>
 8017e1a:	4639      	mov	r1, r7
 8017e1c:	f7e8 f9e0 	bl	80001e0 <strcmp>
 8017e20:	2800      	cmp	r0, #0
 8017e22:	f040 80d3 	bne.w	8017fcc <rmw_init+0x1d8>
 8017e26:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017e2a:	4c72      	ldr	r4, [pc, #456]	@ (8017ff4 <rmw_init+0x200>)
 8017e2c:	4972      	ldr	r1, [pc, #456]	@ (8017ff8 <rmw_init+0x204>)
 8017e2e:	4873      	ldr	r0, [pc, #460]	@ (8017ffc <rmw_init+0x208>)
 8017e30:	60b7      	str	r7, [r6, #8]
 8017e32:	e9c6 2300 	strd	r2, r3, [r6]
 8017e36:	68eb      	ldr	r3, [r5, #12]
 8017e38:	66b3      	str	r3, [r6, #104]	@ 0x68
 8017e3a:	2201      	movs	r2, #1
 8017e3c:	f7f7 feaa 	bl	800fb94 <rmw_uxrce_init_session_memory>
 8017e40:	4620      	mov	r0, r4
 8017e42:	496f      	ldr	r1, [pc, #444]	@ (8018000 <rmw_init+0x20c>)
 8017e44:	2204      	movs	r2, #4
 8017e46:	f7f7 fee5 	bl	800fc14 <rmw_uxrce_init_static_input_buffer_memory>
 8017e4a:	f04f 0800 	mov.w	r8, #0
 8017e4e:	486b      	ldr	r0, [pc, #428]	@ (8017ffc <rmw_init+0x208>)
 8017e50:	f884 800d 	strb.w	r8, [r4, #13]
 8017e54:	f7ff fe52 	bl	8017afc <get_memory>
 8017e58:	2800      	cmp	r0, #0
 8017e5a:	f000 80b2 	beq.w	8017fc2 <rmw_init+0x1ce>
 8017e5e:	6884      	ldr	r4, [r0, #8]
 8017e60:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017e62:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017e64:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017e68:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8017e6c:	9101      	str	r1, [sp, #4]
 8017e6e:	6a00      	ldr	r0, [r0, #32]
 8017e70:	9000      	str	r0, [sp, #0]
 8017e72:	f104 0910 	add.w	r9, r4, #16
 8017e76:	4661      	mov	r1, ip
 8017e78:	4648      	mov	r0, r9
 8017e7a:	f001 fed1 	bl	8019c20 <uxr_set_custom_transport_callbacks>
 8017e7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017e82:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017e86:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8017e8a:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8017e8e:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017e92:	495c      	ldr	r1, [pc, #368]	@ (8018004 <rmw_init+0x210>)
 8017e94:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017e98:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8017e9c:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8017ea0:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8017ea4:	4858      	ldr	r0, [pc, #352]	@ (8018008 <rmw_init+0x214>)
 8017ea6:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8017eaa:	2201      	movs	r2, #1
 8017eac:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8017eae:	f7f7 fe51 	bl	800fb54 <rmw_uxrce_init_node_memory>
 8017eb2:	4956      	ldr	r1, [pc, #344]	@ (801800c <rmw_init+0x218>)
 8017eb4:	4856      	ldr	r0, [pc, #344]	@ (8018010 <rmw_init+0x21c>)
 8017eb6:	2205      	movs	r2, #5
 8017eb8:	f7f7 fe2c 	bl	800fb14 <rmw_uxrce_init_subscription_memory>
 8017ebc:	4955      	ldr	r1, [pc, #340]	@ (8018014 <rmw_init+0x220>)
 8017ebe:	4856      	ldr	r0, [pc, #344]	@ (8018018 <rmw_init+0x224>)
 8017ec0:	220a      	movs	r2, #10
 8017ec2:	f7f7 fe07 	bl	800fad4 <rmw_uxrce_init_publisher_memory>
 8017ec6:	4955      	ldr	r1, [pc, #340]	@ (801801c <rmw_init+0x228>)
 8017ec8:	4855      	ldr	r0, [pc, #340]	@ (8018020 <rmw_init+0x22c>)
 8017eca:	2201      	movs	r2, #1
 8017ecc:	f7f7 fdc2 	bl	800fa54 <rmw_uxrce_init_service_memory>
 8017ed0:	4954      	ldr	r1, [pc, #336]	@ (8018024 <rmw_init+0x230>)
 8017ed2:	4855      	ldr	r0, [pc, #340]	@ (8018028 <rmw_init+0x234>)
 8017ed4:	2201      	movs	r2, #1
 8017ed6:	f7f7 fddd 	bl	800fa94 <rmw_uxrce_init_client_memory>
 8017eda:	4954      	ldr	r1, [pc, #336]	@ (801802c <rmw_init+0x238>)
 8017edc:	4854      	ldr	r0, [pc, #336]	@ (8018030 <rmw_init+0x23c>)
 8017ede:	220f      	movs	r2, #15
 8017ee0:	f7f7 fe78 	bl	800fbd4 <rmw_uxrce_init_topic_memory>
 8017ee4:	4953      	ldr	r1, [pc, #332]	@ (8018034 <rmw_init+0x240>)
 8017ee6:	4854      	ldr	r0, [pc, #336]	@ (8018038 <rmw_init+0x244>)
 8017ee8:	2203      	movs	r2, #3
 8017eea:	f7f7 feb3 	bl	800fc54 <rmw_uxrce_init_init_options_impl_memory>
 8017eee:	4953      	ldr	r1, [pc, #332]	@ (801803c <rmw_init+0x248>)
 8017ef0:	4853      	ldr	r0, [pc, #332]	@ (8018040 <rmw_init+0x24c>)
 8017ef2:	2204      	movs	r2, #4
 8017ef4:	f7f7 fece 	bl	800fc94 <rmw_uxrce_init_wait_set_memory>
 8017ef8:	4952      	ldr	r1, [pc, #328]	@ (8018044 <rmw_init+0x250>)
 8017efa:	4853      	ldr	r0, [pc, #332]	@ (8018048 <rmw_init+0x254>)
 8017efc:	2204      	movs	r2, #4
 8017efe:	f7f7 fee9 	bl	800fcd4 <rmw_uxrce_init_guard_condition_memory>
 8017f02:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8017f04:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8017f06:	4642      	mov	r2, r8
 8017f08:	f000 fd92 	bl	8018a30 <rmw_uxrce_transport_init>
 8017f0c:	4607      	mov	r7, r0
 8017f0e:	2800      	cmp	r0, #0
 8017f10:	d161      	bne.n	8017fd6 <rmw_init+0x1e2>
 8017f12:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8017f14:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8017f18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017f1a:	4628      	mov	r0, r5
 8017f1c:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8017f20:	f7f9 fbea 	bl	80116f8 <uxr_init_session>
 8017f24:	4628      	mov	r0, r5
 8017f26:	4949      	ldr	r1, [pc, #292]	@ (801804c <rmw_init+0x258>)
 8017f28:	4622      	mov	r2, r4
 8017f2a:	f7f9 fc09 	bl	8011740 <uxr_set_topic_callback>
 8017f2e:	4628      	mov	r0, r5
 8017f30:	4947      	ldr	r1, [pc, #284]	@ (8018050 <rmw_init+0x25c>)
 8017f32:	463a      	mov	r2, r7
 8017f34:	f7f9 fc00 	bl	8011738 <uxr_set_status_callback>
 8017f38:	4628      	mov	r0, r5
 8017f3a:	4946      	ldr	r1, [pc, #280]	@ (8018054 <rmw_init+0x260>)
 8017f3c:	463a      	mov	r2, r7
 8017f3e:	f7f9 fc03 	bl	8011748 <uxr_set_request_callback>
 8017f42:	4628      	mov	r0, r5
 8017f44:	4944      	ldr	r1, [pc, #272]	@ (8018058 <rmw_init+0x264>)
 8017f46:	463a      	mov	r2, r7
 8017f48:	f7f9 fc02 	bl	8011750 <uxr_set_reply_callback>
 8017f4c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f50:	2304      	movs	r3, #4
 8017f52:	0092      	lsls	r2, r2, #2
 8017f54:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8017f58:	4628      	mov	r0, r5
 8017f5a:	f7f9 fc27 	bl	80117ac <uxr_create_input_reliable_stream>
 8017f5e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f62:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017f66:	2304      	movs	r3, #4
 8017f68:	0092      	lsls	r2, r2, #2
 8017f6a:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8017f6e:	4628      	mov	r0, r5
 8017f70:	f7f9 fc04 	bl	801177c <uxr_create_output_reliable_stream>
 8017f74:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017f78:	4628      	mov	r0, r5
 8017f7a:	f7f9 fc11 	bl	80117a0 <uxr_create_input_best_effort_stream>
 8017f7e:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017f82:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f86:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8017f8a:	3114      	adds	r1, #20
 8017f8c:	4628      	mov	r0, r5
 8017f8e:	f7f9 fbe3 	bl	8011758 <uxr_create_output_best_effort_stream>
 8017f92:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017f96:	4628      	mov	r0, r5
 8017f98:	f7fa f97a 	bl	8012290 <uxr_create_session>
 8017f9c:	4605      	mov	r5, r0
 8017f9e:	b140      	cbz	r0, 8017fb2 <rmw_init+0x1be>
 8017fa0:	4638      	mov	r0, r7
 8017fa2:	b003      	add	sp, #12
 8017fa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fa8:	270b      	movs	r7, #11
 8017faa:	4638      	mov	r0, r7
 8017fac:	b003      	add	sp, #12
 8017fae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fb2:	4648      	mov	r0, r9
 8017fb4:	f001 fe76 	bl	8019ca4 <uxr_close_custom_transport>
 8017fb8:	4810      	ldr	r0, [pc, #64]	@ (8017ffc <rmw_init+0x208>)
 8017fba:	4621      	mov	r1, r4
 8017fbc:	f7ff fdae 	bl	8017b1c <put_memory>
 8017fc0:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8017fc2:	2701      	movs	r7, #1
 8017fc4:	4638      	mov	r0, r7
 8017fc6:	b003      	add	sp, #12
 8017fc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fcc:	270c      	movs	r7, #12
 8017fce:	4638      	mov	r0, r7
 8017fd0:	b003      	add	sp, #12
 8017fd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fd6:	4648      	mov	r0, r9
 8017fd8:	f001 fe64 	bl	8019ca4 <uxr_close_custom_transport>
 8017fdc:	4807      	ldr	r0, [pc, #28]	@ (8017ffc <rmw_init+0x208>)
 8017fde:	4621      	mov	r1, r4
 8017fe0:	f7ff fd9c 	bl	8017b1c <put_memory>
 8017fe4:	4638      	mov	r0, r7
 8017fe6:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8017fea:	b003      	add	sp, #12
 8017fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017ff0:	0802061c 	.word	0x0802061c
 8017ff4:	2000e948 	.word	0x2000e948
 8017ff8:	2000fa40 	.word	0x2000fa40
 8017ffc:	20010fe8 	.word	0x20010fe8
 8018000:	2000c848 	.word	0x2000c848
 8018004:	2000f988 	.word	0x2000f988
 8018008:	2000fa2c 	.word	0x2000fa2c
 801800c:	2000ecc0 	.word	0x2000ecc0
 8018010:	2000f0f8 	.word	0x2000f0f8
 8018014:	2000f108 	.word	0x2000f108
 8018018:	2000f978 	.word	0x2000f978
 801801c:	2000ebe8 	.word	0x2000ebe8
 8018020:	2000ecb0 	.word	0x2000ecb0
 8018024:	2000eb10 	.word	0x2000eb10
 8018028:	2000ebd8 	.word	0x2000ebd8
 801802c:	2000e958 	.word	0x2000e958
 8018030:	2000eafc 	.word	0x2000eafc
 8018034:	2000c7b4 	.word	0x2000c7b4
 8018038:	2000c838 	.word	0x2000c838
 801803c:	2000c734 	.word	0x2000c734
 8018040:	2000c7a4 	.word	0x2000c7a4
 8018044:	2000c6a4 	.word	0x2000c6a4
 8018048:	2000c724 	.word	0x2000c724
 801804c:	0801bdc9 	.word	0x0801bdc9
 8018050:	0801bdc1 	.word	0x0801bdc1
 8018054:	0801be61 	.word	0x0801be61
 8018058:	0801befd 	.word	0x0801befd

0801805c <rmw_context_fini>:
 801805c:	4b17      	ldr	r3, [pc, #92]	@ (80180bc <rmw_context_fini+0x60>)
 801805e:	b570      	push	{r4, r5, r6, lr}
 8018060:	681c      	ldr	r4, [r3, #0]
 8018062:	4605      	mov	r5, r0
 8018064:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8018066:	b33c      	cbz	r4, 80180b8 <rmw_context_fini+0x5c>
 8018068:	2600      	movs	r6, #0
 801806a:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 801806e:	691a      	ldr	r2, [r3, #16]
 8018070:	4282      	cmp	r2, r0
 8018072:	d018      	beq.n	80180a6 <rmw_context_fini+0x4a>
 8018074:	2c00      	cmp	r4, #0
 8018076:	d1f8      	bne.n	801806a <rmw_context_fini+0xe>
 8018078:	b188      	cbz	r0, 801809e <rmw_context_fini+0x42>
 801807a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801807e:	789b      	ldrb	r3, [r3, #2]
 8018080:	2b01      	cmp	r3, #1
 8018082:	bf14      	ite	ne
 8018084:	210a      	movne	r1, #10
 8018086:	2100      	moveq	r1, #0
 8018088:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801808c:	f7fa f8d8 	bl	8012240 <uxr_delete_session_retries>
 8018090:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8018092:	f7f7 fe3f 	bl	800fd14 <rmw_uxrce_fini_session_memory>
 8018096:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8018098:	3010      	adds	r0, #16
 801809a:	f001 fe03 	bl	8019ca4 <uxr_close_custom_transport>
 801809e:	2300      	movs	r3, #0
 80180a0:	66eb      	str	r3, [r5, #108]	@ 0x6c
 80180a2:	4630      	mov	r0, r6
 80180a4:	bd70      	pop	{r4, r5, r6, pc}
 80180a6:	f103 0018 	add.w	r0, r3, #24
 80180aa:	f000 f911 	bl	80182d0 <rmw_destroy_node>
 80180ae:	4606      	mov	r6, r0
 80180b0:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 80180b2:	2c00      	cmp	r4, #0
 80180b4:	d1d9      	bne.n	801806a <rmw_context_fini+0xe>
 80180b6:	e7df      	b.n	8018078 <rmw_context_fini+0x1c>
 80180b8:	4626      	mov	r6, r4
 80180ba:	e7dd      	b.n	8018078 <rmw_context_fini+0x1c>
 80180bc:	2000fa2c 	.word	0x2000fa2c

080180c0 <create_topic>:
 80180c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180c4:	4604      	mov	r4, r0
 80180c6:	b084      	sub	sp, #16
 80180c8:	4824      	ldr	r0, [pc, #144]	@ (801815c <create_topic+0x9c>)
 80180ca:	460f      	mov	r7, r1
 80180cc:	4616      	mov	r6, r2
 80180ce:	f7ff fd15 	bl	8017afc <get_memory>
 80180d2:	2800      	cmp	r0, #0
 80180d4:	d03c      	beq.n	8018150 <create_topic+0x90>
 80180d6:	6923      	ldr	r3, [r4, #16]
 80180d8:	6885      	ldr	r5, [r0, #8]
 80180da:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8018164 <create_topic+0xa4>
 80180de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80180e2:	e9c5 6405 	strd	r6, r4, [r5, #20]
 80180e6:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80180ea:	1c42      	adds	r2, r0, #1
 80180ec:	2102      	movs	r1, #2
 80180ee:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80180f2:	f7f9 fa43 	bl	801157c <uxr_object_id>
 80180f6:	223c      	movs	r2, #60	@ 0x3c
 80180f8:	6128      	str	r0, [r5, #16]
 80180fa:	4641      	mov	r1, r8
 80180fc:	4638      	mov	r0, r7
 80180fe:	f7f7 fff5 	bl	80100ec <generate_topic_name>
 8018102:	b310      	cbz	r0, 801814a <create_topic+0x8a>
 8018104:	4f16      	ldr	r7, [pc, #88]	@ (8018160 <create_topic+0xa0>)
 8018106:	4630      	mov	r0, r6
 8018108:	2264      	movs	r2, #100	@ 0x64
 801810a:	4639      	mov	r1, r7
 801810c:	f7f7 ffbe 	bl	801008c <generate_type_name>
 8018110:	b1d8      	cbz	r0, 801814a <create_topic+0x8a>
 8018112:	6920      	ldr	r0, [r4, #16]
 8018114:	2306      	movs	r3, #6
 8018116:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 801811a:	f8cd 8000 	str.w	r8, [sp]
 801811e:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8018122:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018126:	6811      	ldr	r1, [r2, #0]
 8018128:	6963      	ldr	r3, [r4, #20]
 801812a:	692a      	ldr	r2, [r5, #16]
 801812c:	f7f9 f8ca 	bl	80112c4 <uxr_buffer_create_topic_bin>
 8018130:	4602      	mov	r2, r0
 8018132:	6920      	ldr	r0, [r4, #16]
 8018134:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018138:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801813c:	f7f7 ff6a 	bl	8010014 <run_xrce_session>
 8018140:	b118      	cbz	r0, 801814a <create_topic+0x8a>
 8018142:	4628      	mov	r0, r5
 8018144:	b004      	add	sp, #16
 8018146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801814a:	4628      	mov	r0, r5
 801814c:	f7f7 fe58 	bl	800fe00 <rmw_uxrce_fini_topic_memory>
 8018150:	2500      	movs	r5, #0
 8018152:	4628      	mov	r0, r5
 8018154:	b004      	add	sp, #16
 8018156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801815a:	bf00      	nop
 801815c:	2000eafc 	.word	0x2000eafc
 8018160:	200111f4 	.word	0x200111f4
 8018164:	20011258 	.word	0x20011258

08018168 <destroy_topic>:
 8018168:	b538      	push	{r3, r4, r5, lr}
 801816a:	6984      	ldr	r4, [r0, #24]
 801816c:	b1d4      	cbz	r4, 80181a4 <destroy_topic+0x3c>
 801816e:	4605      	mov	r5, r0
 8018170:	6920      	ldr	r0, [r4, #16]
 8018172:	692a      	ldr	r2, [r5, #16]
 8018174:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018178:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801817c:	6819      	ldr	r1, [r3, #0]
 801817e:	f7f9 f825 	bl	80111cc <uxr_buffer_delete_entity>
 8018182:	4602      	mov	r2, r0
 8018184:	6920      	ldr	r0, [r4, #16]
 8018186:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801818a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801818e:	f7f7 ff41 	bl	8010014 <run_xrce_session>
 8018192:	f080 0401 	eor.w	r4, r0, #1
 8018196:	b2e4      	uxtb	r4, r4
 8018198:	4628      	mov	r0, r5
 801819a:	0064      	lsls	r4, r4, #1
 801819c:	f7f7 fe30 	bl	800fe00 <rmw_uxrce_fini_topic_memory>
 80181a0:	4620      	mov	r0, r4
 80181a2:	bd38      	pop	{r3, r4, r5, pc}
 80181a4:	2401      	movs	r4, #1
 80181a6:	4620      	mov	r0, r4
 80181a8:	bd38      	pop	{r3, r4, r5, pc}
 80181aa:	bf00      	nop

080181ac <create_node>:
 80181ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80181b0:	b083      	sub	sp, #12
 80181b2:	2b00      	cmp	r3, #0
 80181b4:	d063      	beq.n	801827e <create_node+0xd2>
 80181b6:	4606      	mov	r6, r0
 80181b8:	4836      	ldr	r0, [pc, #216]	@ (8018294 <create_node+0xe8>)
 80181ba:	460f      	mov	r7, r1
 80181bc:	4690      	mov	r8, r2
 80181be:	461d      	mov	r5, r3
 80181c0:	f7ff fc9c 	bl	8017afc <get_memory>
 80181c4:	2800      	cmp	r0, #0
 80181c6:	d05a      	beq.n	801827e <create_node+0xd2>
 80181c8:	6884      	ldr	r4, [r0, #8]
 80181ca:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 80181cc:	6123      	str	r3, [r4, #16]
 80181ce:	f7ff fd1b 	bl	8017c08 <rmw_get_implementation_identifier>
 80181d2:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 80181d6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 80181da:	f8c4 9020 	str.w	r9, [r4, #32]
 80181de:	4630      	mov	r0, r6
 80181e0:	f7e8 f85e 	bl	80002a0 <strlen>
 80181e4:	1c42      	adds	r2, r0, #1
 80181e6:	2a3c      	cmp	r2, #60	@ 0x3c
 80181e8:	f104 0518 	add.w	r5, r4, #24
 80181ec:	d844      	bhi.n	8018278 <create_node+0xcc>
 80181ee:	4648      	mov	r0, r9
 80181f0:	4631      	mov	r1, r6
 80181f2:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 80181f6:	f004 fe74 	bl	801cee2 <memcpy>
 80181fa:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 80181fe:	4638      	mov	r0, r7
 8018200:	f7e8 f84e 	bl	80002a0 <strlen>
 8018204:	1c42      	adds	r2, r0, #1
 8018206:	2a3c      	cmp	r2, #60	@ 0x3c
 8018208:	d836      	bhi.n	8018278 <create_node+0xcc>
 801820a:	4639      	mov	r1, r7
 801820c:	4648      	mov	r0, r9
 801820e:	f004 fe68 	bl	801cee2 <memcpy>
 8018212:	6923      	ldr	r3, [r4, #16]
 8018214:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8018218:	2101      	movs	r1, #1
 801821a:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 801821e:	1842      	adds	r2, r0, r1
 8018220:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8018224:	f7f9 f9aa 	bl	801157c <uxr_object_id>
 8018228:	6160      	str	r0, [r4, #20]
 801822a:	783b      	ldrb	r3, [r7, #0]
 801822c:	2b2f      	cmp	r3, #47	@ 0x2f
 801822e:	d128      	bne.n	8018282 <create_node+0xd6>
 8018230:	787b      	ldrb	r3, [r7, #1]
 8018232:	bb33      	cbnz	r3, 8018282 <create_node+0xd6>
 8018234:	4a18      	ldr	r2, [pc, #96]	@ (8018298 <create_node+0xec>)
 8018236:	4819      	ldr	r0, [pc, #100]	@ (801829c <create_node+0xf0>)
 8018238:	4633      	mov	r3, r6
 801823a:	213c      	movs	r1, #60	@ 0x3c
 801823c:	f004 fba4 	bl	801c988 <sniprintf>
 8018240:	6920      	ldr	r0, [r4, #16]
 8018242:	4916      	ldr	r1, [pc, #88]	@ (801829c <create_node+0xf0>)
 8018244:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8018248:	9100      	str	r1, [sp, #0]
 801824a:	2106      	movs	r1, #6
 801824c:	9101      	str	r1, [sp, #4]
 801824e:	6811      	ldr	r1, [r2, #0]
 8018250:	6962      	ldr	r2, [r4, #20]
 8018252:	fa1f f388 	uxth.w	r3, r8
 8018256:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801825a:	f7f9 f801 	bl	8011260 <uxr_buffer_create_participant_bin>
 801825e:	4602      	mov	r2, r0
 8018260:	6920      	ldr	r0, [r4, #16]
 8018262:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018266:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801826a:	f7f7 fed3 	bl	8010014 <run_xrce_session>
 801826e:	b118      	cbz	r0, 8018278 <create_node+0xcc>
 8018270:	4628      	mov	r0, r5
 8018272:	b003      	add	sp, #12
 8018274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018278:	4628      	mov	r0, r5
 801827a:	f7f7 fd51 	bl	800fd20 <rmw_uxrce_fini_node_memory>
 801827e:	2500      	movs	r5, #0
 8018280:	e7f6      	b.n	8018270 <create_node+0xc4>
 8018282:	4a07      	ldr	r2, [pc, #28]	@ (80182a0 <create_node+0xf4>)
 8018284:	9600      	str	r6, [sp, #0]
 8018286:	463b      	mov	r3, r7
 8018288:	213c      	movs	r1, #60	@ 0x3c
 801828a:	4804      	ldr	r0, [pc, #16]	@ (801829c <create_node+0xf0>)
 801828c:	f004 fb7c 	bl	801c988 <sniprintf>
 8018290:	e7d6      	b.n	8018240 <create_node+0x94>
 8018292:	bf00      	nop
 8018294:	2000fa2c 	.word	0x2000fa2c
 8018298:	0801f770 	.word	0x0801f770
 801829c:	20011294 	.word	0x20011294
 80182a0:	0801f970 	.word	0x0801f970

080182a4 <rmw_create_node>:
 80182a4:	b191      	cbz	r1, 80182cc <rmw_create_node+0x28>
 80182a6:	b410      	push	{r4}
 80182a8:	4614      	mov	r4, r2
 80182aa:	780a      	ldrb	r2, [r1, #0]
 80182ac:	4603      	mov	r3, r0
 80182ae:	4608      	mov	r0, r1
 80182b0:	b142      	cbz	r2, 80182c4 <rmw_create_node+0x20>
 80182b2:	b13c      	cbz	r4, 80182c4 <rmw_create_node+0x20>
 80182b4:	7822      	ldrb	r2, [r4, #0]
 80182b6:	b12a      	cbz	r2, 80182c4 <rmw_create_node+0x20>
 80182b8:	4621      	mov	r1, r4
 80182ba:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80182bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80182c0:	f7ff bf74 	b.w	80181ac <create_node>
 80182c4:	2000      	movs	r0, #0
 80182c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80182ca:	4770      	bx	lr
 80182cc:	2000      	movs	r0, #0
 80182ce:	4770      	bx	lr

080182d0 <rmw_destroy_node>:
 80182d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182d2:	b328      	cbz	r0, 8018320 <rmw_destroy_node+0x50>
 80182d4:	4607      	mov	r7, r0
 80182d6:	6800      	ldr	r0, [r0, #0]
 80182d8:	b120      	cbz	r0, 80182e4 <rmw_destroy_node+0x14>
 80182da:	4b36      	ldr	r3, [pc, #216]	@ (80183b4 <rmw_destroy_node+0xe4>)
 80182dc:	6819      	ldr	r1, [r3, #0]
 80182de:	f7e7 ff7f 	bl	80001e0 <strcmp>
 80182e2:	b9e8      	cbnz	r0, 8018320 <rmw_destroy_node+0x50>
 80182e4:	687d      	ldr	r5, [r7, #4]
 80182e6:	b1dd      	cbz	r5, 8018320 <rmw_destroy_node+0x50>
 80182e8:	4b33      	ldr	r3, [pc, #204]	@ (80183b8 <rmw_destroy_node+0xe8>)
 80182ea:	681c      	ldr	r4, [r3, #0]
 80182ec:	2c00      	cmp	r4, #0
 80182ee:	d05f      	beq.n	80183b0 <rmw_destroy_node+0xe0>
 80182f0:	2600      	movs	r6, #0
 80182f2:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80182f6:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 80182fa:	429d      	cmp	r5, r3
 80182fc:	d013      	beq.n	8018326 <rmw_destroy_node+0x56>
 80182fe:	2c00      	cmp	r4, #0
 8018300:	d1f7      	bne.n	80182f2 <rmw_destroy_node+0x22>
 8018302:	4b2e      	ldr	r3, [pc, #184]	@ (80183bc <rmw_destroy_node+0xec>)
 8018304:	681c      	ldr	r4, [r3, #0]
 8018306:	b1c4      	cbz	r4, 801833a <rmw_destroy_node+0x6a>
 8018308:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801830c:	6a0b      	ldr	r3, [r1, #32]
 801830e:	429d      	cmp	r5, r3
 8018310:	d1f9      	bne.n	8018306 <rmw_destroy_node+0x36>
 8018312:	317c      	adds	r1, #124	@ 0x7c
 8018314:	4638      	mov	r0, r7
 8018316:	f000 fad9 	bl	80188cc <rmw_destroy_subscription>
 801831a:	2801      	cmp	r0, #1
 801831c:	4606      	mov	r6, r0
 801831e:	d1f2      	bne.n	8018306 <rmw_destroy_node+0x36>
 8018320:	2601      	movs	r6, #1
 8018322:	4630      	mov	r0, r6
 8018324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018326:	3184      	adds	r1, #132	@ 0x84
 8018328:	4638      	mov	r0, r7
 801832a:	f7f7 fb21 	bl	800f970 <rmw_destroy_publisher>
 801832e:	2801      	cmp	r0, #1
 8018330:	4606      	mov	r6, r0
 8018332:	d0f5      	beq.n	8018320 <rmw_destroy_node+0x50>
 8018334:	2c00      	cmp	r4, #0
 8018336:	d1dc      	bne.n	80182f2 <rmw_destroy_node+0x22>
 8018338:	e7e3      	b.n	8018302 <rmw_destroy_node+0x32>
 801833a:	4b21      	ldr	r3, [pc, #132]	@ (80183c0 <rmw_destroy_node+0xf0>)
 801833c:	681c      	ldr	r4, [r3, #0]
 801833e:	b16c      	cbz	r4, 801835c <rmw_destroy_node+0x8c>
 8018340:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8018344:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018346:	429d      	cmp	r5, r3
 8018348:	d1f9      	bne.n	801833e <rmw_destroy_node+0x6e>
 801834a:	317c      	adds	r1, #124	@ 0x7c
 801834c:	4638      	mov	r0, r7
 801834e:	f000 f98b 	bl	8018668 <rmw_destroy_service>
 8018352:	2801      	cmp	r0, #1
 8018354:	4606      	mov	r6, r0
 8018356:	d0e3      	beq.n	8018320 <rmw_destroy_node+0x50>
 8018358:	2c00      	cmp	r4, #0
 801835a:	d1f1      	bne.n	8018340 <rmw_destroy_node+0x70>
 801835c:	4b19      	ldr	r3, [pc, #100]	@ (80183c4 <rmw_destroy_node+0xf4>)
 801835e:	681c      	ldr	r4, [r3, #0]
 8018360:	b16c      	cbz	r4, 801837e <rmw_destroy_node+0xae>
 8018362:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8018366:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018368:	429d      	cmp	r5, r3
 801836a:	d1f9      	bne.n	8018360 <rmw_destroy_node+0x90>
 801836c:	317c      	adds	r1, #124	@ 0x7c
 801836e:	4638      	mov	r0, r7
 8018370:	f7ff fbe8 	bl	8017b44 <rmw_destroy_client>
 8018374:	2801      	cmp	r0, #1
 8018376:	4606      	mov	r6, r0
 8018378:	d0d2      	beq.n	8018320 <rmw_destroy_node+0x50>
 801837a:	2c00      	cmp	r4, #0
 801837c:	d1f1      	bne.n	8018362 <rmw_destroy_node+0x92>
 801837e:	6928      	ldr	r0, [r5, #16]
 8018380:	696a      	ldr	r2, [r5, #20]
 8018382:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018386:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801838a:	6819      	ldr	r1, [r3, #0]
 801838c:	f7f8 ff1e 	bl	80111cc <uxr_buffer_delete_entity>
 8018390:	4602      	mov	r2, r0
 8018392:	6928      	ldr	r0, [r5, #16]
 8018394:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018398:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801839c:	f7f7 fe3a 	bl	8010014 <run_xrce_session>
 80183a0:	2800      	cmp	r0, #0
 80183a2:	bf08      	it	eq
 80183a4:	2602      	moveq	r6, #2
 80183a6:	4638      	mov	r0, r7
 80183a8:	f7f7 fcba 	bl	800fd20 <rmw_uxrce_fini_node_memory>
 80183ac:	4630      	mov	r0, r6
 80183ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80183b0:	4626      	mov	r6, r4
 80183b2:	e7a6      	b.n	8018302 <rmw_destroy_node+0x32>
 80183b4:	0802061c 	.word	0x0802061c
 80183b8:	2000f978 	.word	0x2000f978
 80183bc:	2000f0f8 	.word	0x2000f0f8
 80183c0:	2000ecb0 	.word	0x2000ecb0
 80183c4:	2000ebd8 	.word	0x2000ebd8

080183c8 <rmw_node_get_graph_guard_condition>:
 80183c8:	6843      	ldr	r3, [r0, #4]
 80183ca:	6918      	ldr	r0, [r3, #16]
 80183cc:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 80183d0:	4770      	bx	lr
 80183d2:	bf00      	nop

080183d4 <rmw_send_request>:
 80183d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80183d8:	4604      	mov	r4, r0
 80183da:	6800      	ldr	r0, [r0, #0]
 80183dc:	b08a      	sub	sp, #40	@ 0x28
 80183de:	460e      	mov	r6, r1
 80183e0:	4615      	mov	r5, r2
 80183e2:	b128      	cbz	r0, 80183f0 <rmw_send_request+0x1c>
 80183e4:	4b1e      	ldr	r3, [pc, #120]	@ (8018460 <rmw_send_request+0x8c>)
 80183e6:	6819      	ldr	r1, [r3, #0]
 80183e8:	f7e7 fefa 	bl	80001e0 <strcmp>
 80183ec:	2800      	cmp	r0, #0
 80183ee:	d133      	bne.n	8018458 <rmw_send_request+0x84>
 80183f0:	6864      	ldr	r4, [r4, #4]
 80183f2:	6963      	ldr	r3, [r4, #20]
 80183f4:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 80183f6:	689b      	ldr	r3, [r3, #8]
 80183f8:	4798      	blx	r3
 80183fa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80183fe:	4630      	mov	r0, r6
 8018400:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8018404:	4798      	blx	r3
 8018406:	693b      	ldr	r3, [r7, #16]
 8018408:	9000      	str	r0, [sp, #0]
 801840a:	6922      	ldr	r2, [r4, #16]
 801840c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 801840e:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8018412:	ab02      	add	r3, sp, #8
 8018414:	f7fa fba8 	bl	8012b68 <uxr_prepare_output_stream>
 8018418:	2300      	movs	r3, #0
 801841a:	6028      	str	r0, [r5, #0]
 801841c:	606b      	str	r3, [r5, #4]
 801841e:	b190      	cbz	r0, 8018446 <rmw_send_request+0x72>
 8018420:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018424:	a902      	add	r1, sp, #8
 8018426:	4630      	mov	r0, r6
 8018428:	4798      	blx	r3
 801842a:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 801842e:	6938      	ldr	r0, [r7, #16]
 8018430:	2b01      	cmp	r3, #1
 8018432:	d00c      	beq.n	801844e <rmw_send_request+0x7a>
 8018434:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8018436:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801843a:	f7f9 fd65 	bl	8011f08 <uxr_run_session_until_confirm_delivery>
 801843e:	2000      	movs	r0, #0
 8018440:	b00a      	add	sp, #40	@ 0x28
 8018442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018446:	2001      	movs	r0, #1
 8018448:	b00a      	add	sp, #40	@ 0x28
 801844a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801844e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018452:	f7f9 f9c1 	bl	80117d8 <uxr_flash_output_streams>
 8018456:	e7f2      	b.n	801843e <rmw_send_request+0x6a>
 8018458:	200c      	movs	r0, #12
 801845a:	b00a      	add	sp, #40	@ 0x28
 801845c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018460:	0802061c 	.word	0x0802061c

08018464 <rmw_take_request>:
 8018464:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018468:	4605      	mov	r5, r0
 801846a:	6800      	ldr	r0, [r0, #0]
 801846c:	b089      	sub	sp, #36	@ 0x24
 801846e:	460c      	mov	r4, r1
 8018470:	4690      	mov	r8, r2
 8018472:	461e      	mov	r6, r3
 8018474:	b128      	cbz	r0, 8018482 <rmw_take_request+0x1e>
 8018476:	4b28      	ldr	r3, [pc, #160]	@ (8018518 <rmw_take_request+0xb4>)
 8018478:	6819      	ldr	r1, [r3, #0]
 801847a:	f7e7 feb1 	bl	80001e0 <strcmp>
 801847e:	2800      	cmp	r0, #0
 8018480:	d146      	bne.n	8018510 <rmw_take_request+0xac>
 8018482:	b10e      	cbz	r6, 8018488 <rmw_take_request+0x24>
 8018484:	2300      	movs	r3, #0
 8018486:	7033      	strb	r3, [r6, #0]
 8018488:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801848c:	f7f7 fd44 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 8018490:	4648      	mov	r0, r9
 8018492:	f7f7 fd19 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018496:	4607      	mov	r7, r0
 8018498:	b3b0      	cbz	r0, 8018508 <rmw_take_request+0xa4>
 801849a:	6885      	ldr	r5, [r0, #8]
 801849c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 80184a0:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 80184a4:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80184a8:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 80184ac:	7423      	strb	r3, [r4, #16]
 80184ae:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 80184b2:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 80184b6:	74e2      	strb	r2, [r4, #19]
 80184b8:	f8a4 3011 	strh.w	r3, [r4, #17]
 80184bc:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80184c0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80184c4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80184c8:	61e1      	str	r1, [r4, #28]
 80184ca:	6162      	str	r2, [r4, #20]
 80184cc:	61a3      	str	r3, [r4, #24]
 80184ce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80184d2:	689b      	ldr	r3, [r3, #8]
 80184d4:	4798      	blx	r3
 80184d6:	6844      	ldr	r4, [r0, #4]
 80184d8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80184dc:	f105 0110 	add.w	r1, r5, #16
 80184e0:	4668      	mov	r0, sp
 80184e2:	f7f5 fe79 	bl	800e1d8 <ucdr_init_buffer>
 80184e6:	68e3      	ldr	r3, [r4, #12]
 80184e8:	4641      	mov	r1, r8
 80184ea:	4668      	mov	r0, sp
 80184ec:	4798      	blx	r3
 80184ee:	4639      	mov	r1, r7
 80184f0:	4604      	mov	r4, r0
 80184f2:	480a      	ldr	r0, [pc, #40]	@ (801851c <rmw_take_request+0xb8>)
 80184f4:	f7ff fb12 	bl	8017b1c <put_memory>
 80184f8:	b106      	cbz	r6, 80184fc <rmw_take_request+0x98>
 80184fa:	7034      	strb	r4, [r6, #0]
 80184fc:	f084 0001 	eor.w	r0, r4, #1
 8018500:	b2c0      	uxtb	r0, r0
 8018502:	b009      	add	sp, #36	@ 0x24
 8018504:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018508:	2001      	movs	r0, #1
 801850a:	b009      	add	sp, #36	@ 0x24
 801850c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018510:	200c      	movs	r0, #12
 8018512:	b009      	add	sp, #36	@ 0x24
 8018514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018518:	0802061c 	.word	0x0802061c
 801851c:	2000e948 	.word	0x2000e948

08018520 <rmw_send_response>:
 8018520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018522:	4605      	mov	r5, r0
 8018524:	6800      	ldr	r0, [r0, #0]
 8018526:	b091      	sub	sp, #68	@ 0x44
 8018528:	460c      	mov	r4, r1
 801852a:	4616      	mov	r6, r2
 801852c:	b128      	cbz	r0, 801853a <rmw_send_response+0x1a>
 801852e:	4b28      	ldr	r3, [pc, #160]	@ (80185d0 <rmw_send_response+0xb0>)
 8018530:	6819      	ldr	r1, [r3, #0]
 8018532:	f7e7 fe55 	bl	80001e0 <strcmp>
 8018536:	2800      	cmp	r0, #0
 8018538:	d141      	bne.n	80185be <rmw_send_response+0x9e>
 801853a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801853e:	9306      	str	r3, [sp, #24]
 8018540:	4623      	mov	r3, r4
 8018542:	9207      	str	r2, [sp, #28]
 8018544:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018548:	686d      	ldr	r5, [r5, #4]
 801854a:	789b      	ldrb	r3, [r3, #2]
 801854c:	68a1      	ldr	r1, [r4, #8]
 801854e:	f88d 2017 	strb.w	r2, [sp, #23]
 8018552:	f88d 3016 	strb.w	r3, [sp, #22]
 8018556:	68e2      	ldr	r2, [r4, #12]
 8018558:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801855c:	6860      	ldr	r0, [r4, #4]
 801855e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018562:	ab02      	add	r3, sp, #8
 8018564:	c307      	stmia	r3!, {r0, r1, r2}
 8018566:	696b      	ldr	r3, [r5, #20]
 8018568:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801856a:	68db      	ldr	r3, [r3, #12]
 801856c:	4798      	blx	r3
 801856e:	6844      	ldr	r4, [r0, #4]
 8018570:	4630      	mov	r0, r6
 8018572:	6923      	ldr	r3, [r4, #16]
 8018574:	4798      	blx	r3
 8018576:	f100 0318 	add.w	r3, r0, #24
 801857a:	6938      	ldr	r0, [r7, #16]
 801857c:	9300      	str	r3, [sp, #0]
 801857e:	692a      	ldr	r2, [r5, #16]
 8018580:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8018582:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018586:	ab08      	add	r3, sp, #32
 8018588:	f7fa faee 	bl	8012b68 <uxr_prepare_output_stream>
 801858c:	b910      	cbnz	r0, 8018594 <rmw_send_response+0x74>
 801858e:	2001      	movs	r0, #1
 8018590:	b011      	add	sp, #68	@ 0x44
 8018592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018594:	a902      	add	r1, sp, #8
 8018596:	a808      	add	r0, sp, #32
 8018598:	f7fb fc04 	bl	8013da4 <uxr_serialize_SampleIdentity>
 801859c:	68a3      	ldr	r3, [r4, #8]
 801859e:	a908      	add	r1, sp, #32
 80185a0:	4630      	mov	r0, r6
 80185a2:	4798      	blx	r3
 80185a4:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 80185a8:	6938      	ldr	r0, [r7, #16]
 80185aa:	2b01      	cmp	r3, #1
 80185ac:	d00a      	beq.n	80185c4 <rmw_send_response+0xa4>
 80185ae:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80185b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80185b4:	f7f9 fca8 	bl	8011f08 <uxr_run_session_until_confirm_delivery>
 80185b8:	2000      	movs	r0, #0
 80185ba:	b011      	add	sp, #68	@ 0x44
 80185bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80185be:	200c      	movs	r0, #12
 80185c0:	b011      	add	sp, #68	@ 0x44
 80185c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80185c4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80185c8:	f7f9 f906 	bl	80117d8 <uxr_flash_output_streams>
 80185cc:	e7f4      	b.n	80185b8 <rmw_send_response+0x98>
 80185ce:	bf00      	nop
 80185d0:	0802061c 	.word	0x0802061c

080185d4 <rmw_take_response>:
 80185d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185d8:	4604      	mov	r4, r0
 80185da:	6800      	ldr	r0, [r0, #0]
 80185dc:	b088      	sub	sp, #32
 80185de:	4688      	mov	r8, r1
 80185e0:	4617      	mov	r7, r2
 80185e2:	461d      	mov	r5, r3
 80185e4:	b120      	cbz	r0, 80185f0 <rmw_take_response+0x1c>
 80185e6:	4b1e      	ldr	r3, [pc, #120]	@ (8018660 <rmw_take_response+0x8c>)
 80185e8:	6819      	ldr	r1, [r3, #0]
 80185ea:	f7e7 fdf9 	bl	80001e0 <strcmp>
 80185ee:	bb78      	cbnz	r0, 8018650 <rmw_take_response+0x7c>
 80185f0:	b10d      	cbz	r5, 80185f6 <rmw_take_response+0x22>
 80185f2:	2300      	movs	r3, #0
 80185f4:	702b      	strb	r3, [r5, #0]
 80185f6:	6864      	ldr	r4, [r4, #4]
 80185f8:	f7f7 fc8e 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 80185fc:	4620      	mov	r0, r4
 80185fe:	f7f7 fc63 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018602:	4606      	mov	r6, r0
 8018604:	b340      	cbz	r0, 8018658 <rmw_take_response+0x84>
 8018606:	6963      	ldr	r3, [r4, #20]
 8018608:	6884      	ldr	r4, [r0, #8]
 801860a:	68db      	ldr	r3, [r3, #12]
 801860c:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8018610:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8018614:	e9c8 0108 	strd	r0, r1, [r8, #32]
 8018618:	4798      	blx	r3
 801861a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801861e:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8018622:	f104 0110 	add.w	r1, r4, #16
 8018626:	4668      	mov	r0, sp
 8018628:	f7f5 fdd6 	bl	800e1d8 <ucdr_init_buffer>
 801862c:	4639      	mov	r1, r7
 801862e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018632:	4668      	mov	r0, sp
 8018634:	4798      	blx	r3
 8018636:	4631      	mov	r1, r6
 8018638:	4604      	mov	r4, r0
 801863a:	480a      	ldr	r0, [pc, #40]	@ (8018664 <rmw_take_response+0x90>)
 801863c:	f7ff fa6e 	bl	8017b1c <put_memory>
 8018640:	b105      	cbz	r5, 8018644 <rmw_take_response+0x70>
 8018642:	702c      	strb	r4, [r5, #0]
 8018644:	f084 0001 	eor.w	r0, r4, #1
 8018648:	b2c0      	uxtb	r0, r0
 801864a:	b008      	add	sp, #32
 801864c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018650:	200c      	movs	r0, #12
 8018652:	b008      	add	sp, #32
 8018654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018658:	2001      	movs	r0, #1
 801865a:	b008      	add	sp, #32
 801865c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018660:	0802061c 	.word	0x0802061c
 8018664:	2000e948 	.word	0x2000e948

08018668 <rmw_destroy_service>:
 8018668:	b570      	push	{r4, r5, r6, lr}
 801866a:	b128      	cbz	r0, 8018678 <rmw_destroy_service+0x10>
 801866c:	4604      	mov	r4, r0
 801866e:	6800      	ldr	r0, [r0, #0]
 8018670:	460d      	mov	r5, r1
 8018672:	f7f7 fd55 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 8018676:	b910      	cbnz	r0, 801867e <rmw_destroy_service+0x16>
 8018678:	2401      	movs	r4, #1
 801867a:	4620      	mov	r0, r4
 801867c:	bd70      	pop	{r4, r5, r6, pc}
 801867e:	6863      	ldr	r3, [r4, #4]
 8018680:	2b00      	cmp	r3, #0
 8018682:	d0f9      	beq.n	8018678 <rmw_destroy_service+0x10>
 8018684:	2d00      	cmp	r5, #0
 8018686:	d0f7      	beq.n	8018678 <rmw_destroy_service+0x10>
 8018688:	6828      	ldr	r0, [r5, #0]
 801868a:	f7f7 fd49 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 801868e:	2800      	cmp	r0, #0
 8018690:	d0f2      	beq.n	8018678 <rmw_destroy_service+0x10>
 8018692:	686e      	ldr	r6, [r5, #4]
 8018694:	2e00      	cmp	r6, #0
 8018696:	d0ef      	beq.n	8018678 <rmw_destroy_service+0x10>
 8018698:	6864      	ldr	r4, [r4, #4]
 801869a:	6932      	ldr	r2, [r6, #16]
 801869c:	6920      	ldr	r0, [r4, #16]
 801869e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80186a2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80186a6:	6819      	ldr	r1, [r3, #0]
 80186a8:	f002 f866 	bl	801a778 <uxr_buffer_cancel_data>
 80186ac:	4602      	mov	r2, r0
 80186ae:	6920      	ldr	r0, [r4, #16]
 80186b0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80186b4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80186b8:	f7f7 fcac 	bl	8010014 <run_xrce_session>
 80186bc:	6920      	ldr	r0, [r4, #16]
 80186be:	6932      	ldr	r2, [r6, #16]
 80186c0:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80186c4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80186c8:	6819      	ldr	r1, [r3, #0]
 80186ca:	f7f8 fd7f 	bl	80111cc <uxr_buffer_delete_entity>
 80186ce:	4602      	mov	r2, r0
 80186d0:	6920      	ldr	r0, [r4, #16]
 80186d2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80186d6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80186da:	f7f7 fc9b 	bl	8010014 <run_xrce_session>
 80186de:	f080 0401 	eor.w	r4, r0, #1
 80186e2:	b2e4      	uxtb	r4, r4
 80186e4:	4628      	mov	r0, r5
 80186e6:	0064      	lsls	r4, r4, #1
 80186e8:	f7f7 fb5e 	bl	800fda8 <rmw_uxrce_fini_service_memory>
 80186ec:	e7c5      	b.n	801867a <rmw_destroy_service+0x12>
 80186ee:	bf00      	nop

080186f0 <rmw_create_subscription>:
 80186f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186f4:	b08d      	sub	sp, #52	@ 0x34
 80186f6:	2800      	cmp	r0, #0
 80186f8:	f000 80d1 	beq.w	801889e <rmw_create_subscription+0x1ae>
 80186fc:	460f      	mov	r7, r1
 80186fe:	2900      	cmp	r1, #0
 8018700:	f000 80cd 	beq.w	801889e <rmw_create_subscription+0x1ae>
 8018704:	4604      	mov	r4, r0
 8018706:	6800      	ldr	r0, [r0, #0]
 8018708:	4615      	mov	r5, r2
 801870a:	461e      	mov	r6, r3
 801870c:	f7f7 fd08 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 8018710:	2800      	cmp	r0, #0
 8018712:	f000 80c4 	beq.w	801889e <rmw_create_subscription+0x1ae>
 8018716:	2d00      	cmp	r5, #0
 8018718:	f000 80c1 	beq.w	801889e <rmw_create_subscription+0x1ae>
 801871c:	782b      	ldrb	r3, [r5, #0]
 801871e:	2b00      	cmp	r3, #0
 8018720:	f000 80bd 	beq.w	801889e <rmw_create_subscription+0x1ae>
 8018724:	2e00      	cmp	r6, #0
 8018726:	f000 80ba 	beq.w	801889e <rmw_create_subscription+0x1ae>
 801872a:	485e      	ldr	r0, [pc, #376]	@ (80188a4 <rmw_create_subscription+0x1b4>)
 801872c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8018730:	f7ff f9e4 	bl	8017afc <get_memory>
 8018734:	2800      	cmp	r0, #0
 8018736:	f000 80b2 	beq.w	801889e <rmw_create_subscription+0x1ae>
 801873a:	6884      	ldr	r4, [r0, #8]
 801873c:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8018740:	f7ff fa62 	bl	8017c08 <rmw_get_implementation_identifier>
 8018744:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8018748:	67e0      	str	r0, [r4, #124]	@ 0x7c
 801874a:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 801874e:	4628      	mov	r0, r5
 8018750:	f7e7 fda6 	bl	80002a0 <strlen>
 8018754:	3001      	adds	r0, #1
 8018756:	283c      	cmp	r0, #60	@ 0x3c
 8018758:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 801875c:	f200 8098 	bhi.w	8018890 <rmw_create_subscription+0x1a0>
 8018760:	4a51      	ldr	r2, [pc, #324]	@ (80188a8 <rmw_create_subscription+0x1b8>)
 8018762:	462b      	mov	r3, r5
 8018764:	213c      	movs	r1, #60	@ 0x3c
 8018766:	4650      	mov	r0, sl
 8018768:	f004 f90e 	bl	801c988 <sniprintf>
 801876c:	4631      	mov	r1, r6
 801876e:	f8c4 9020 	str.w	r9, [r4, #32]
 8018772:	2250      	movs	r2, #80	@ 0x50
 8018774:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8018778:	f004 fbb3 	bl	801cee2 <memcpy>
 801877c:	494b      	ldr	r1, [pc, #300]	@ (80188ac <rmw_create_subscription+0x1bc>)
 801877e:	4638      	mov	r0, r7
 8018780:	f7f7 fcdc 	bl	801013c <get_message_typesupport_handle>
 8018784:	2800      	cmp	r0, #0
 8018786:	f000 8083 	beq.w	8018890 <rmw_create_subscription+0x1a0>
 801878a:	6842      	ldr	r2, [r0, #4]
 801878c:	61a2      	str	r2, [r4, #24]
 801878e:	2a00      	cmp	r2, #0
 8018790:	d07e      	beq.n	8018890 <rmw_create_subscription+0x1a0>
 8018792:	4629      	mov	r1, r5
 8018794:	4633      	mov	r3, r6
 8018796:	4648      	mov	r0, r9
 8018798:	f7ff fc92 	bl	80180c0 <create_topic>
 801879c:	61e0      	str	r0, [r4, #28]
 801879e:	2800      	cmp	r0, #0
 80187a0:	d07a      	beq.n	8018898 <rmw_create_subscription+0x1a8>
 80187a2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80187a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80187aa:	2104      	movs	r1, #4
 80187ac:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 80187b0:	1c42      	adds	r2, r0, #1
 80187b2:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 80187b6:	f7f8 fee1 	bl	801157c <uxr_object_id>
 80187ba:	6120      	str	r0, [r4, #16]
 80187bc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80187c0:	2506      	movs	r5, #6
 80187c2:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 80187c6:	9500      	str	r5, [sp, #0]
 80187c8:	6819      	ldr	r1, [r3, #0]
 80187ca:	6922      	ldr	r2, [r4, #16]
 80187cc:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80187d0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80187d4:	f7f8 fdd8 	bl	8011388 <uxr_buffer_create_subscriber_bin>
 80187d8:	4602      	mov	r2, r0
 80187da:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80187de:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80187e2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80187e6:	f7f7 fc15 	bl	8010014 <run_xrce_session>
 80187ea:	2800      	cmp	r0, #0
 80187ec:	d050      	beq.n	8018890 <rmw_create_subscription+0x1a0>
 80187ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80187f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80187f6:	4629      	mov	r1, r5
 80187f8:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80187fc:	1c42      	adds	r2, r0, #1
 80187fe:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 8018802:	f7f8 febb 	bl	801157c <uxr_object_id>
 8018806:	af08      	add	r7, sp, #32
 8018808:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801880c:	69e3      	ldr	r3, [r4, #28]
 801880e:	6160      	str	r0, [r4, #20]
 8018810:	4631      	mov	r1, r6
 8018812:	4638      	mov	r0, r7
 8018814:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8018818:	9305      	str	r3, [sp, #20]
 801881a:	f7f7 fc1b 	bl	8010054 <convert_qos_profile>
 801881e:	9503      	str	r5, [sp, #12]
 8018820:	e897 0003 	ldmia.w	r7, {r0, r1}
 8018824:	9b05      	ldr	r3, [sp, #20]
 8018826:	9001      	str	r0, [sp, #4]
 8018828:	f8ad 1008 	strh.w	r1, [sp, #8]
 801882c:	691b      	ldr	r3, [r3, #16]
 801882e:	9300      	str	r3, [sp, #0]
 8018830:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8018834:	f8db 1000 	ldr.w	r1, [fp]
 8018838:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 801883c:	f7f8 fe38 	bl	80114b0 <uxr_buffer_create_datareader_bin>
 8018840:	4602      	mov	r2, r0
 8018842:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018846:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801884a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801884e:	f7f7 fbe1 	bl	8010014 <run_xrce_session>
 8018852:	b1e8      	cbz	r0, 8018890 <rmw_create_subscription+0x1a0>
 8018854:	7a33      	ldrb	r3, [r6, #8]
 8018856:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801885a:	2b02      	cmp	r3, #2
 801885c:	bf0c      	ite	eq
 801885e:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 8018862:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 8018866:	9307      	str	r3, [sp, #28]
 8018868:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801886c:	2200      	movs	r2, #0
 801886e:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 8018872:	ab0a      	add	r3, sp, #40	@ 0x28
 8018874:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018878:	9300      	str	r3, [sp, #0]
 801887a:	6962      	ldr	r2, [r4, #20]
 801887c:	9b07      	ldr	r3, [sp, #28]
 801887e:	6809      	ldr	r1, [r1, #0]
 8018880:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018884:	f001 ff40 	bl	801a708 <uxr_buffer_request_data>
 8018888:	4640      	mov	r0, r8
 801888a:	b00d      	add	sp, #52	@ 0x34
 801888c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018890:	69e0      	ldr	r0, [r4, #28]
 8018892:	b108      	cbz	r0, 8018898 <rmw_create_subscription+0x1a8>
 8018894:	f7f7 fab4 	bl	800fe00 <rmw_uxrce_fini_topic_memory>
 8018898:	4640      	mov	r0, r8
 801889a:	f7f7 fa6f 	bl	800fd7c <rmw_uxrce_fini_subscription_memory>
 801889e:	f04f 0800 	mov.w	r8, #0
 80188a2:	e7f1      	b.n	8018888 <rmw_create_subscription+0x198>
 80188a4:	2000f0f8 	.word	0x2000f0f8
 80188a8:	0801f770 	.word	0x0801f770
 80188ac:	0801f5e0 	.word	0x0801f5e0

080188b0 <rmw_subscription_get_actual_qos>:
 80188b0:	b508      	push	{r3, lr}
 80188b2:	4603      	mov	r3, r0
 80188b4:	b140      	cbz	r0, 80188c8 <rmw_subscription_get_actual_qos+0x18>
 80188b6:	4608      	mov	r0, r1
 80188b8:	b131      	cbz	r1, 80188c8 <rmw_subscription_get_actual_qos+0x18>
 80188ba:	6859      	ldr	r1, [r3, #4]
 80188bc:	2250      	movs	r2, #80	@ 0x50
 80188be:	3128      	adds	r1, #40	@ 0x28
 80188c0:	f004 fb0f 	bl	801cee2 <memcpy>
 80188c4:	2000      	movs	r0, #0
 80188c6:	bd08      	pop	{r3, pc}
 80188c8:	200b      	movs	r0, #11
 80188ca:	bd08      	pop	{r3, pc}

080188cc <rmw_destroy_subscription>:
 80188cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80188d0:	b128      	cbz	r0, 80188de <rmw_destroy_subscription+0x12>
 80188d2:	4604      	mov	r4, r0
 80188d4:	6800      	ldr	r0, [r0, #0]
 80188d6:	460d      	mov	r5, r1
 80188d8:	f7f7 fc22 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 80188dc:	b918      	cbnz	r0, 80188e6 <rmw_destroy_subscription+0x1a>
 80188de:	2401      	movs	r4, #1
 80188e0:	4620      	mov	r0, r4
 80188e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188e6:	6863      	ldr	r3, [r4, #4]
 80188e8:	2b00      	cmp	r3, #0
 80188ea:	d0f8      	beq.n	80188de <rmw_destroy_subscription+0x12>
 80188ec:	2d00      	cmp	r5, #0
 80188ee:	d0f6      	beq.n	80188de <rmw_destroy_subscription+0x12>
 80188f0:	6828      	ldr	r0, [r5, #0]
 80188f2:	f7f7 fc15 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 80188f6:	2800      	cmp	r0, #0
 80188f8:	d0f1      	beq.n	80188de <rmw_destroy_subscription+0x12>
 80188fa:	686c      	ldr	r4, [r5, #4]
 80188fc:	2c00      	cmp	r4, #0
 80188fe:	d0ee      	beq.n	80188de <rmw_destroy_subscription+0x12>
 8018900:	6a26      	ldr	r6, [r4, #32]
 8018902:	6962      	ldr	r2, [r4, #20]
 8018904:	6930      	ldr	r0, [r6, #16]
 8018906:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801890a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801890e:	6819      	ldr	r1, [r3, #0]
 8018910:	f001 ff32 	bl	801a778 <uxr_buffer_cancel_data>
 8018914:	4602      	mov	r2, r0
 8018916:	6930      	ldr	r0, [r6, #16]
 8018918:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801891c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018920:	f7f7 fb78 	bl	8010014 <run_xrce_session>
 8018924:	69e0      	ldr	r0, [r4, #28]
 8018926:	f7ff fc1f 	bl	8018168 <destroy_topic>
 801892a:	6a23      	ldr	r3, [r4, #32]
 801892c:	6962      	ldr	r2, [r4, #20]
 801892e:	6918      	ldr	r0, [r3, #16]
 8018930:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018934:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018938:	6819      	ldr	r1, [r3, #0]
 801893a:	f7f8 fc47 	bl	80111cc <uxr_buffer_delete_entity>
 801893e:	6a23      	ldr	r3, [r4, #32]
 8018940:	6922      	ldr	r2, [r4, #16]
 8018942:	4680      	mov	r8, r0
 8018944:	6918      	ldr	r0, [r3, #16]
 8018946:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801894a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801894e:	6819      	ldr	r1, [r3, #0]
 8018950:	f7f8 fc3c 	bl	80111cc <uxr_buffer_delete_entity>
 8018954:	4607      	mov	r7, r0
 8018956:	6930      	ldr	r0, [r6, #16]
 8018958:	4642      	mov	r2, r8
 801895a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801895e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018962:	f7f7 fb57 	bl	8010014 <run_xrce_session>
 8018966:	4604      	mov	r4, r0
 8018968:	6930      	ldr	r0, [r6, #16]
 801896a:	463a      	mov	r2, r7
 801896c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018970:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018974:	f7f7 fb4e 	bl	8010014 <run_xrce_session>
 8018978:	4004      	ands	r4, r0
 801897a:	f084 0401 	eor.w	r4, r4, #1
 801897e:	b2e4      	uxtb	r4, r4
 8018980:	4628      	mov	r0, r5
 8018982:	0064      	lsls	r4, r4, #1
 8018984:	f7f7 f9fa 	bl	800fd7c <rmw_uxrce_fini_subscription_memory>
 8018988:	e7aa      	b.n	80188e0 <rmw_destroy_subscription+0x14>
 801898a:	bf00      	nop

0801898c <rmw_take_with_info>:
 801898c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801898e:	4604      	mov	r4, r0
 8018990:	6800      	ldr	r0, [r0, #0]
 8018992:	b089      	sub	sp, #36	@ 0x24
 8018994:	460f      	mov	r7, r1
 8018996:	4615      	mov	r5, r2
 8018998:	b128      	cbz	r0, 80189a6 <rmw_take_with_info+0x1a>
 801899a:	4b23      	ldr	r3, [pc, #140]	@ (8018a28 <rmw_take_with_info+0x9c>)
 801899c:	6819      	ldr	r1, [r3, #0]
 801899e:	f7e7 fc1f 	bl	80001e0 <strcmp>
 80189a2:	2800      	cmp	r0, #0
 80189a4:	d13d      	bne.n	8018a22 <rmw_take_with_info+0x96>
 80189a6:	6864      	ldr	r4, [r4, #4]
 80189a8:	b1fd      	cbz	r5, 80189ea <rmw_take_with_info+0x5e>
 80189aa:	2300      	movs	r3, #0
 80189ac:	702b      	strb	r3, [r5, #0]
 80189ae:	f7f7 fab3 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 80189b2:	4620      	mov	r0, r4
 80189b4:	f7f7 fa88 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80189b8:	4606      	mov	r6, r0
 80189ba:	b1e8      	cbz	r0, 80189f8 <rmw_take_with_info+0x6c>
 80189bc:	6881      	ldr	r1, [r0, #8]
 80189be:	4668      	mov	r0, sp
 80189c0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80189c4:	3110      	adds	r1, #16
 80189c6:	f7f5 fc07 	bl	800e1d8 <ucdr_init_buffer>
 80189ca:	69a3      	ldr	r3, [r4, #24]
 80189cc:	4639      	mov	r1, r7
 80189ce:	68db      	ldr	r3, [r3, #12]
 80189d0:	4668      	mov	r0, sp
 80189d2:	4798      	blx	r3
 80189d4:	4631      	mov	r1, r6
 80189d6:	4604      	mov	r4, r0
 80189d8:	4814      	ldr	r0, [pc, #80]	@ (8018a2c <rmw_take_with_info+0xa0>)
 80189da:	f7ff f89f 	bl	8017b1c <put_memory>
 80189de:	702c      	strb	r4, [r5, #0]
 80189e0:	f084 0001 	eor.w	r0, r4, #1
 80189e4:	b2c0      	uxtb	r0, r0
 80189e6:	b009      	add	sp, #36	@ 0x24
 80189e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189ea:	f7f7 fa95 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 80189ee:	4620      	mov	r0, r4
 80189f0:	f7f7 fa6a 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80189f4:	4605      	mov	r5, r0
 80189f6:	b910      	cbnz	r0, 80189fe <rmw_take_with_info+0x72>
 80189f8:	2001      	movs	r0, #1
 80189fa:	b009      	add	sp, #36	@ 0x24
 80189fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189fe:	68a9      	ldr	r1, [r5, #8]
 8018a00:	4668      	mov	r0, sp
 8018a02:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8018a06:	3110      	adds	r1, #16
 8018a08:	f7f5 fbe6 	bl	800e1d8 <ucdr_init_buffer>
 8018a0c:	69a3      	ldr	r3, [r4, #24]
 8018a0e:	4639      	mov	r1, r7
 8018a10:	68db      	ldr	r3, [r3, #12]
 8018a12:	4668      	mov	r0, sp
 8018a14:	4798      	blx	r3
 8018a16:	4629      	mov	r1, r5
 8018a18:	4604      	mov	r4, r0
 8018a1a:	4804      	ldr	r0, [pc, #16]	@ (8018a2c <rmw_take_with_info+0xa0>)
 8018a1c:	f7ff f87e 	bl	8017b1c <put_memory>
 8018a20:	e7de      	b.n	80189e0 <rmw_take_with_info+0x54>
 8018a22:	200c      	movs	r0, #12
 8018a24:	b009      	add	sp, #36	@ 0x24
 8018a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018a28:	0802061c 	.word	0x0802061c
 8018a2c:	2000e948 	.word	0x2000e948

08018a30 <rmw_uxrce_transport_init>:
 8018a30:	b508      	push	{r3, lr}
 8018a32:	b108      	cbz	r0, 8018a38 <rmw_uxrce_transport_init+0x8>
 8018a34:	f100 0210 	add.w	r2, r0, #16
 8018a38:	b139      	cbz	r1, 8018a4a <rmw_uxrce_transport_init+0x1a>
 8018a3a:	6949      	ldr	r1, [r1, #20]
 8018a3c:	4610      	mov	r0, r2
 8018a3e:	f001 f8fd 	bl	8019c3c <uxr_init_custom_transport>
 8018a42:	f080 0001 	eor.w	r0, r0, #1
 8018a46:	b2c0      	uxtb	r0, r0
 8018a48:	bd08      	pop	{r3, pc}
 8018a4a:	4b04      	ldr	r3, [pc, #16]	@ (8018a5c <rmw_uxrce_transport_init+0x2c>)
 8018a4c:	4610      	mov	r0, r2
 8018a4e:	6859      	ldr	r1, [r3, #4]
 8018a50:	f001 f8f4 	bl	8019c3c <uxr_init_custom_transport>
 8018a54:	f080 0001 	eor.w	r0, r0, #1
 8018a58:	b2c0      	uxtb	r0, r0
 8018a5a:	bd08      	pop	{r3, pc}
 8018a5c:	2000c688 	.word	0x2000c688

08018a60 <rmw_wait>:
 8018a60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018a64:	b089      	sub	sp, #36	@ 0x24
 8018a66:	4607      	mov	r7, r0
 8018a68:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8018a6a:	460e      	mov	r6, r1
 8018a6c:	4698      	mov	r8, r3
 8018a6e:	4691      	mov	r9, r2
 8018a70:	2a00      	cmp	r2, #0
 8018a72:	f000 811e 	beq.w	8018cb2 <rmw_wait+0x252>
 8018a76:	2c00      	cmp	r4, #0
 8018a78:	f000 80ef 	beq.w	8018c5a <rmw_wait+0x1fa>
 8018a7c:	4bb5      	ldr	r3, [pc, #724]	@ (8018d54 <rmw_wait+0x2f4>)
 8018a7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018a80:	ad04      	add	r5, sp, #16
 8018a82:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8018a86:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8018a8a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018a8e:	f7fe fe6b 	bl	8017768 <rmw_time_equal>
 8018a92:	2800      	cmp	r0, #0
 8018a94:	f000 811b 	beq.w	8018cce <rmw_wait+0x26e>
 8018a98:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018a9c:	f7f7 fa3c 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 8018aa0:	4bad      	ldr	r3, [pc, #692]	@ (8018d58 <rmw_wait+0x2f8>)
 8018aa2:	681c      	ldr	r4, [r3, #0]
 8018aa4:	b14c      	cbz	r4, 8018aba <rmw_wait+0x5a>
 8018aa6:	4623      	mov	r3, r4
 8018aa8:	2100      	movs	r1, #0
 8018aaa:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8018aae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018ab2:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8018ab6:	2b00      	cmp	r3, #0
 8018ab8:	d1f7      	bne.n	8018aaa <rmw_wait+0x4a>
 8018aba:	f1b9 0f00 	cmp.w	r9, #0
 8018abe:	d011      	beq.n	8018ae4 <rmw_wait+0x84>
 8018ac0:	f8d9 1000 	ldr.w	r1, [r9]
 8018ac4:	b171      	cbz	r1, 8018ae4 <rmw_wait+0x84>
 8018ac6:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8018aca:	2300      	movs	r3, #0
 8018acc:	2001      	movs	r0, #1
 8018ace:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018ad2:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018ad4:	6912      	ldr	r2, [r2, #16]
 8018ad6:	3301      	adds	r3, #1
 8018ad8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018adc:	4299      	cmp	r1, r3
 8018ade:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018ae2:	d1f4      	bne.n	8018ace <rmw_wait+0x6e>
 8018ae4:	f1b8 0f00 	cmp.w	r8, #0
 8018ae8:	f000 8109 	beq.w	8018cfe <rmw_wait+0x29e>
 8018aec:	f8d8 1000 	ldr.w	r1, [r8]
 8018af0:	2900      	cmp	r1, #0
 8018af2:	f000 8116 	beq.w	8018d22 <rmw_wait+0x2c2>
 8018af6:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8018afa:	2300      	movs	r3, #0
 8018afc:	2001      	movs	r0, #1
 8018afe:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018b02:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018b04:	6912      	ldr	r2, [r2, #16]
 8018b06:	3301      	adds	r3, #1
 8018b08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018b0c:	4299      	cmp	r1, r3
 8018b0e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018b12:	d1f4      	bne.n	8018afe <rmw_wait+0x9e>
 8018b14:	2f00      	cmp	r7, #0
 8018b16:	f000 8114 	beq.w	8018d42 <rmw_wait+0x2e2>
 8018b1a:	6839      	ldr	r1, [r7, #0]
 8018b1c:	b171      	cbz	r1, 8018b3c <rmw_wait+0xdc>
 8018b1e:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8018b22:	2300      	movs	r3, #0
 8018b24:	2001      	movs	r0, #1
 8018b26:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018b2a:	6a12      	ldr	r2, [r2, #32]
 8018b2c:	6912      	ldr	r2, [r2, #16]
 8018b2e:	3301      	adds	r3, #1
 8018b30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018b34:	4299      	cmp	r1, r3
 8018b36:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018b3a:	d1f4      	bne.n	8018b26 <rmw_wait+0xc6>
 8018b3c:	b344      	cbz	r4, 8018b90 <rmw_wait+0x130>
 8018b3e:	4622      	mov	r2, r4
 8018b40:	2300      	movs	r3, #0
 8018b42:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8018b46:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8018b4a:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8018b4e:	440b      	add	r3, r1
 8018b50:	b2db      	uxtb	r3, r3
 8018b52:	2a00      	cmp	r2, #0
 8018b54:	d1f5      	bne.n	8018b42 <rmw_wait+0xe2>
 8018b56:	2b00      	cmp	r3, #0
 8018b58:	d075      	beq.n	8018c46 <rmw_wait+0x1e6>
 8018b5a:	1c6a      	adds	r2, r5, #1
 8018b5c:	d00d      	beq.n	8018b7a <rmw_wait+0x11a>
 8018b5e:	ee07 5a90 	vmov	s15, r5
 8018b62:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018b66:	ee07 3a90 	vmov	s15, r3
 8018b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018b72:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018b76:	ee17 5a90 	vmov	r5, s15
 8018b7a:	68a0      	ldr	r0, [r4, #8]
 8018b7c:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018b80:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	f040 808a 	bne.w	8018c9e <rmw_wait+0x23e>
 8018b8a:	6864      	ldr	r4, [r4, #4]
 8018b8c:	2c00      	cmp	r4, #0
 8018b8e:	d1f4      	bne.n	8018b7a <rmw_wait+0x11a>
 8018b90:	f1b9 0f00 	cmp.w	r9, #0
 8018b94:	f000 80c3 	beq.w	8018d1e <rmw_wait+0x2be>
 8018b98:	f8d9 5000 	ldr.w	r5, [r9]
 8018b9c:	b185      	cbz	r5, 8018bc0 <rmw_wait+0x160>
 8018b9e:	2400      	movs	r4, #0
 8018ba0:	4625      	mov	r5, r4
 8018ba2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018ba6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018baa:	f7f7 f98d 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018bae:	2800      	cmp	r0, #0
 8018bb0:	d06d      	beq.n	8018c8e <rmw_wait+0x22e>
 8018bb2:	f8d9 3000 	ldr.w	r3, [r9]
 8018bb6:	3401      	adds	r4, #1
 8018bb8:	42a3      	cmp	r3, r4
 8018bba:	f04f 0501 	mov.w	r5, #1
 8018bbe:	d8f0      	bhi.n	8018ba2 <rmw_wait+0x142>
 8018bc0:	f1b8 0f00 	cmp.w	r8, #0
 8018bc4:	d012      	beq.n	8018bec <rmw_wait+0x18c>
 8018bc6:	f8d8 1000 	ldr.w	r1, [r8]
 8018bca:	2400      	movs	r4, #0
 8018bcc:	b171      	cbz	r1, 8018bec <rmw_wait+0x18c>
 8018bce:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018bd2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018bd6:	f7f7 f977 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018bda:	2800      	cmp	r0, #0
 8018bdc:	d047      	beq.n	8018c6e <rmw_wait+0x20e>
 8018bde:	f8d8 3000 	ldr.w	r3, [r8]
 8018be2:	3401      	adds	r4, #1
 8018be4:	42a3      	cmp	r3, r4
 8018be6:	f04f 0501 	mov.w	r5, #1
 8018bea:	d8f0      	bhi.n	8018bce <rmw_wait+0x16e>
 8018bec:	b17f      	cbz	r7, 8018c0e <rmw_wait+0x1ae>
 8018bee:	683b      	ldr	r3, [r7, #0]
 8018bf0:	2400      	movs	r4, #0
 8018bf2:	b163      	cbz	r3, 8018c0e <rmw_wait+0x1ae>
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018bfa:	f7f7 f965 	bl	800fec8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018bfe:	2800      	cmp	r0, #0
 8018c00:	d03d      	beq.n	8018c7e <rmw_wait+0x21e>
 8018c02:	683b      	ldr	r3, [r7, #0]
 8018c04:	3401      	adds	r4, #1
 8018c06:	42a3      	cmp	r3, r4
 8018c08:	f04f 0501 	mov.w	r5, #1
 8018c0c:	d8f2      	bhi.n	8018bf4 <rmw_wait+0x194>
 8018c0e:	b1a6      	cbz	r6, 8018c3a <rmw_wait+0x1da>
 8018c10:	6834      	ldr	r4, [r6, #0]
 8018c12:	b194      	cbz	r4, 8018c3a <rmw_wait+0x1da>
 8018c14:	2300      	movs	r3, #0
 8018c16:	461f      	mov	r7, r3
 8018c18:	e004      	b.n	8018c24 <rmw_wait+0x1c4>
 8018c1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8018c1e:	3301      	adds	r3, #1
 8018c20:	429c      	cmp	r4, r3
 8018c22:	d00a      	beq.n	8018c3a <rmw_wait+0x1da>
 8018c24:	6870      	ldr	r0, [r6, #4]
 8018c26:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8018c2a:	7c0a      	ldrb	r2, [r1, #16]
 8018c2c:	2a00      	cmp	r2, #0
 8018c2e:	d0f4      	beq.n	8018c1a <rmw_wait+0x1ba>
 8018c30:	3301      	adds	r3, #1
 8018c32:	429c      	cmp	r4, r3
 8018c34:	740f      	strb	r7, [r1, #16]
 8018c36:	4615      	mov	r5, r2
 8018c38:	d1f4      	bne.n	8018c24 <rmw_wait+0x1c4>
 8018c3a:	f085 0001 	eor.w	r0, r5, #1
 8018c3e:	0040      	lsls	r0, r0, #1
 8018c40:	b009      	add	sp, #36	@ 0x24
 8018c42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018c46:	68a0      	ldr	r0, [r4, #8]
 8018c48:	2100      	movs	r1, #0
 8018c4a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018c4e:	f7f9 f921 	bl	8011e94 <uxr_run_session_timeout>
 8018c52:	6864      	ldr	r4, [r4, #4]
 8018c54:	2c00      	cmp	r4, #0
 8018c56:	d1f6      	bne.n	8018c46 <rmw_wait+0x1e6>
 8018c58:	e79a      	b.n	8018b90 <rmw_wait+0x130>
 8018c5a:	f7f7 f95d 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 8018c5e:	4b3e      	ldr	r3, [pc, #248]	@ (8018d58 <rmw_wait+0x2f8>)
 8018c60:	681c      	ldr	r4, [r3, #0]
 8018c62:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018c66:	2c00      	cmp	r4, #0
 8018c68:	f47f af1d 	bne.w	8018aa6 <rmw_wait+0x46>
 8018c6c:	e728      	b.n	8018ac0 <rmw_wait+0x60>
 8018c6e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018c72:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c76:	3401      	adds	r4, #1
 8018c78:	429c      	cmp	r4, r3
 8018c7a:	d3a8      	bcc.n	8018bce <rmw_wait+0x16e>
 8018c7c:	e7b6      	b.n	8018bec <rmw_wait+0x18c>
 8018c7e:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018c82:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c86:	3401      	adds	r4, #1
 8018c88:	42a3      	cmp	r3, r4
 8018c8a:	d8b3      	bhi.n	8018bf4 <rmw_wait+0x194>
 8018c8c:	e7bf      	b.n	8018c0e <rmw_wait+0x1ae>
 8018c8e:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018c92:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c96:	3401      	adds	r4, #1
 8018c98:	42a3      	cmp	r3, r4
 8018c9a:	d882      	bhi.n	8018ba2 <rmw_wait+0x142>
 8018c9c:	e790      	b.n	8018bc0 <rmw_wait+0x160>
 8018c9e:	4629      	mov	r1, r5
 8018ca0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018ca4:	f7f9 f910 	bl	8011ec8 <uxr_run_session_until_data>
 8018ca8:	6864      	ldr	r4, [r4, #4]
 8018caa:	2c00      	cmp	r4, #0
 8018cac:	f47f af65 	bne.w	8018b7a <rmw_wait+0x11a>
 8018cb0:	e76e      	b.n	8018b90 <rmw_wait+0x130>
 8018cb2:	b1f3      	cbz	r3, 8018cf2 <rmw_wait+0x292>
 8018cb4:	2c00      	cmp	r4, #0
 8018cb6:	f47f aee1 	bne.w	8018a7c <rmw_wait+0x1c>
 8018cba:	f7f7 f92d 	bl	800ff18 <rmw_uxrce_clean_expired_static_input_buffer>
 8018cbe:	4b26      	ldr	r3, [pc, #152]	@ (8018d58 <rmw_wait+0x2f8>)
 8018cc0:	681c      	ldr	r4, [r3, #0]
 8018cc2:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018cc6:	2c00      	cmp	r4, #0
 8018cc8:	f47f aeed 	bne.w	8018aa6 <rmw_wait+0x46>
 8018ccc:	e70a      	b.n	8018ae4 <rmw_wait+0x84>
 8018cce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018cd2:	f7fe fd9d 	bl	8017810 <rmw_time_total_nsec>
 8018cd6:	4a21      	ldr	r2, [pc, #132]	@ (8018d5c <rmw_wait+0x2fc>)
 8018cd8:	2300      	movs	r3, #0
 8018cda:	f7e8 f83d 	bl	8000d58 <__aeabi_uldivmod>
 8018cde:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018ce2:	f171 0100 	sbcs.w	r1, r1, #0
 8018ce6:	4605      	mov	r5, r0
 8018ce8:	f6ff aed8 	blt.w	8018a9c <rmw_wait+0x3c>
 8018cec:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018cf0:	e6d4      	b.n	8018a9c <rmw_wait+0x3c>
 8018cf2:	2800      	cmp	r0, #0
 8018cf4:	d1de      	bne.n	8018cb4 <rmw_wait+0x254>
 8018cf6:	2900      	cmp	r1, #0
 8018cf8:	d1dc      	bne.n	8018cb4 <rmw_wait+0x254>
 8018cfa:	4608      	mov	r0, r1
 8018cfc:	e7a0      	b.n	8018c40 <rmw_wait+0x1e0>
 8018cfe:	2f00      	cmp	r7, #0
 8018d00:	f47f af0b 	bne.w	8018b1a <rmw_wait+0xba>
 8018d04:	2c00      	cmp	r4, #0
 8018d06:	f47f af1a 	bne.w	8018b3e <rmw_wait+0xde>
 8018d0a:	f1b9 0f00 	cmp.w	r9, #0
 8018d0e:	d027      	beq.n	8018d60 <rmw_wait+0x300>
 8018d10:	f8d9 3000 	ldr.w	r3, [r9]
 8018d14:	4625      	mov	r5, r4
 8018d16:	2b00      	cmp	r3, #0
 8018d18:	f47f af41 	bne.w	8018b9e <rmw_wait+0x13e>
 8018d1c:	e777      	b.n	8018c0e <rmw_wait+0x1ae>
 8018d1e:	464d      	mov	r5, r9
 8018d20:	e74e      	b.n	8018bc0 <rmw_wait+0x160>
 8018d22:	2f00      	cmp	r7, #0
 8018d24:	f47f aef9 	bne.w	8018b1a <rmw_wait+0xba>
 8018d28:	2c00      	cmp	r4, #0
 8018d2a:	f47f af08 	bne.w	8018b3e <rmw_wait+0xde>
 8018d2e:	f1b9 0f00 	cmp.w	r9, #0
 8018d32:	d015      	beq.n	8018d60 <rmw_wait+0x300>
 8018d34:	f8d9 3000 	ldr.w	r3, [r9]
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	f47f af30 	bne.w	8018b9e <rmw_wait+0x13e>
 8018d3e:	2500      	movs	r5, #0
 8018d40:	e743      	b.n	8018bca <rmw_wait+0x16a>
 8018d42:	2c00      	cmp	r4, #0
 8018d44:	f47f aefb 	bne.w	8018b3e <rmw_wait+0xde>
 8018d48:	f1b9 0f00 	cmp.w	r9, #0
 8018d4c:	f47f af24 	bne.w	8018b98 <rmw_wait+0x138>
 8018d50:	e7f5      	b.n	8018d3e <rmw_wait+0x2de>
 8018d52:	bf00      	nop
 8018d54:	0801f450 	.word	0x0801f450
 8018d58:	20010fe8 	.word	0x20010fe8
 8018d5c:	000f4240 	.word	0x000f4240
 8018d60:	464d      	mov	r5, r9
 8018d62:	e754      	b.n	8018c0e <rmw_wait+0x1ae>

08018d64 <rmw_create_wait_set>:
 8018d64:	b508      	push	{r3, lr}
 8018d66:	4803      	ldr	r0, [pc, #12]	@ (8018d74 <rmw_create_wait_set+0x10>)
 8018d68:	f7fe fec8 	bl	8017afc <get_memory>
 8018d6c:	b108      	cbz	r0, 8018d72 <rmw_create_wait_set+0xe>
 8018d6e:	6880      	ldr	r0, [r0, #8]
 8018d70:	3010      	adds	r0, #16
 8018d72:	bd08      	pop	{r3, pc}
 8018d74:	2000c7a4 	.word	0x2000c7a4

08018d78 <rmw_destroy_wait_set>:
 8018d78:	b508      	push	{r3, lr}
 8018d7a:	4b08      	ldr	r3, [pc, #32]	@ (8018d9c <rmw_destroy_wait_set+0x24>)
 8018d7c:	6819      	ldr	r1, [r3, #0]
 8018d7e:	b911      	cbnz	r1, 8018d86 <rmw_destroy_wait_set+0xe>
 8018d80:	e00a      	b.n	8018d98 <rmw_destroy_wait_set+0x20>
 8018d82:	6849      	ldr	r1, [r1, #4]
 8018d84:	b141      	cbz	r1, 8018d98 <rmw_destroy_wait_set+0x20>
 8018d86:	688b      	ldr	r3, [r1, #8]
 8018d88:	3310      	adds	r3, #16
 8018d8a:	4298      	cmp	r0, r3
 8018d8c:	d1f9      	bne.n	8018d82 <rmw_destroy_wait_set+0xa>
 8018d8e:	4803      	ldr	r0, [pc, #12]	@ (8018d9c <rmw_destroy_wait_set+0x24>)
 8018d90:	f7fe fec4 	bl	8017b1c <put_memory>
 8018d94:	2000      	movs	r0, #0
 8018d96:	bd08      	pop	{r3, pc}
 8018d98:	2001      	movs	r0, #1
 8018d9a:	bd08      	pop	{r3, pc}
 8018d9c:	2000c7a4 	.word	0x2000c7a4

08018da0 <rosidl_runtime_c__String__init>:
 8018da0:	b1b0      	cbz	r0, 8018dd0 <rosidl_runtime_c__String__init+0x30>
 8018da2:	b510      	push	{r4, lr}
 8018da4:	b086      	sub	sp, #24
 8018da6:	4604      	mov	r4, r0
 8018da8:	a801      	add	r0, sp, #4
 8018daa:	f7f6 fbb1 	bl	800f510 <rcutils_get_default_allocator>
 8018dae:	9b01      	ldr	r3, [sp, #4]
 8018db0:	9905      	ldr	r1, [sp, #20]
 8018db2:	2001      	movs	r0, #1
 8018db4:	4798      	blx	r3
 8018db6:	6020      	str	r0, [r4, #0]
 8018db8:	b138      	cbz	r0, 8018dca <rosidl_runtime_c__String__init+0x2a>
 8018dba:	2200      	movs	r2, #0
 8018dbc:	2301      	movs	r3, #1
 8018dbe:	7002      	strb	r2, [r0, #0]
 8018dc0:	4618      	mov	r0, r3
 8018dc2:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8018dc6:	b006      	add	sp, #24
 8018dc8:	bd10      	pop	{r4, pc}
 8018dca:	2000      	movs	r0, #0
 8018dcc:	b006      	add	sp, #24
 8018dce:	bd10      	pop	{r4, pc}
 8018dd0:	2000      	movs	r0, #0
 8018dd2:	4770      	bx	lr

08018dd4 <rosidl_runtime_c__String__fini>:
 8018dd4:	b320      	cbz	r0, 8018e20 <rosidl_runtime_c__String__fini+0x4c>
 8018dd6:	b510      	push	{r4, lr}
 8018dd8:	6803      	ldr	r3, [r0, #0]
 8018dda:	b086      	sub	sp, #24
 8018ddc:	4604      	mov	r4, r0
 8018dde:	b173      	cbz	r3, 8018dfe <rosidl_runtime_c__String__fini+0x2a>
 8018de0:	6883      	ldr	r3, [r0, #8]
 8018de2:	b1f3      	cbz	r3, 8018e22 <rosidl_runtime_c__String__fini+0x4e>
 8018de4:	a801      	add	r0, sp, #4
 8018de6:	f7f6 fb93 	bl	800f510 <rcutils_get_default_allocator>
 8018dea:	9b02      	ldr	r3, [sp, #8]
 8018dec:	9905      	ldr	r1, [sp, #20]
 8018dee:	6820      	ldr	r0, [r4, #0]
 8018df0:	4798      	blx	r3
 8018df2:	2300      	movs	r3, #0
 8018df4:	e9c4 3300 	strd	r3, r3, [r4]
 8018df8:	60a3      	str	r3, [r4, #8]
 8018dfa:	b006      	add	sp, #24
 8018dfc:	bd10      	pop	{r4, pc}
 8018dfe:	6843      	ldr	r3, [r0, #4]
 8018e00:	b9db      	cbnz	r3, 8018e3a <rosidl_runtime_c__String__fini+0x66>
 8018e02:	6883      	ldr	r3, [r0, #8]
 8018e04:	2b00      	cmp	r3, #0
 8018e06:	d0f8      	beq.n	8018dfa <rosidl_runtime_c__String__fini+0x26>
 8018e08:	4b12      	ldr	r3, [pc, #72]	@ (8018e54 <rosidl_runtime_c__String__fini+0x80>)
 8018e0a:	4813      	ldr	r0, [pc, #76]	@ (8018e58 <rosidl_runtime_c__String__fini+0x84>)
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	2251      	movs	r2, #81	@ 0x51
 8018e10:	68db      	ldr	r3, [r3, #12]
 8018e12:	2101      	movs	r1, #1
 8018e14:	f003 fd3a 	bl	801c88c <fwrite>
 8018e18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e1c:	f003 f9f6 	bl	801c20c <exit>
 8018e20:	4770      	bx	lr
 8018e22:	4b0c      	ldr	r3, [pc, #48]	@ (8018e54 <rosidl_runtime_c__String__fini+0x80>)
 8018e24:	480d      	ldr	r0, [pc, #52]	@ (8018e5c <rosidl_runtime_c__String__fini+0x88>)
 8018e26:	681b      	ldr	r3, [r3, #0]
 8018e28:	224c      	movs	r2, #76	@ 0x4c
 8018e2a:	68db      	ldr	r3, [r3, #12]
 8018e2c:	2101      	movs	r1, #1
 8018e2e:	f003 fd2d 	bl	801c88c <fwrite>
 8018e32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e36:	f003 f9e9 	bl	801c20c <exit>
 8018e3a:	4b06      	ldr	r3, [pc, #24]	@ (8018e54 <rosidl_runtime_c__String__fini+0x80>)
 8018e3c:	4808      	ldr	r0, [pc, #32]	@ (8018e60 <rosidl_runtime_c__String__fini+0x8c>)
 8018e3e:	681b      	ldr	r3, [r3, #0]
 8018e40:	224e      	movs	r2, #78	@ 0x4e
 8018e42:	68db      	ldr	r3, [r3, #12]
 8018e44:	2101      	movs	r1, #1
 8018e46:	f003 fd21 	bl	801c88c <fwrite>
 8018e4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e4e:	f003 f9dd 	bl	801c20c <exit>
 8018e52:	bf00      	nop
 8018e54:	20002ec8 	.word	0x20002ec8
 8018e58:	0801fd68 	.word	0x0801fd68
 8018e5c:	0801fcc8 	.word	0x0801fcc8
 8018e60:	0801fd18 	.word	0x0801fd18

08018e64 <std_msgs__msg__Header__get_type_hash>:
 8018e64:	4800      	ldr	r0, [pc, #0]	@ (8018e68 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018e66:	4770      	bx	lr
 8018e68:	2000125c 	.word	0x2000125c

08018e6c <std_msgs__msg__Header__get_type_description>:
 8018e6c:	b510      	push	{r4, lr}
 8018e6e:	4c08      	ldr	r4, [pc, #32]	@ (8018e90 <std_msgs__msg__Header__get_type_description+0x24>)
 8018e70:	7820      	ldrb	r0, [r4, #0]
 8018e72:	b108      	cbz	r0, 8018e78 <std_msgs__msg__Header__get_type_description+0xc>
 8018e74:	4807      	ldr	r0, [pc, #28]	@ (8018e94 <std_msgs__msg__Header__get_type_description+0x28>)
 8018e76:	bd10      	pop	{r4, pc}
 8018e78:	f000 f93c 	bl	80190f4 <builtin_interfaces__msg__Time__get_type_description>
 8018e7c:	300c      	adds	r0, #12
 8018e7e:	c807      	ldmia	r0, {r0, r1, r2}
 8018e80:	4b05      	ldr	r3, [pc, #20]	@ (8018e98 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018e82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e86:	2301      	movs	r3, #1
 8018e88:	4802      	ldr	r0, [pc, #8]	@ (8018e94 <std_msgs__msg__Header__get_type_description+0x28>)
 8018e8a:	7023      	strb	r3, [r4, #0]
 8018e8c:	bd10      	pop	{r4, pc}
 8018e8e:	bf00      	nop
 8018e90:	20011319 	.word	0x20011319
 8018e94:	08020650 	.word	0x08020650
 8018e98:	200013d4 	.word	0x200013d4

08018e9c <std_msgs__msg__Header__get_individual_type_description_source>:
 8018e9c:	4800      	ldr	r0, [pc, #0]	@ (8018ea0 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8018e9e:	4770      	bx	lr
 8018ea0:	0802062c 	.word	0x0802062c

08018ea4 <std_msgs__msg__Header__get_type_description_sources>:
 8018ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ea6:	4e0f      	ldr	r6, [pc, #60]	@ (8018ee4 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8018ea8:	7837      	ldrb	r7, [r6, #0]
 8018eaa:	b10f      	cbz	r7, 8018eb0 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8018eac:	480e      	ldr	r0, [pc, #56]	@ (8018ee8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018eb0:	4d0e      	ldr	r5, [pc, #56]	@ (8018eec <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8018eb2:	4c0f      	ldr	r4, [pc, #60]	@ (8018ef0 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8018eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ebc:	682b      	ldr	r3, [r5, #0]
 8018ebe:	f844 3b04 	str.w	r3, [r4], #4
 8018ec2:	4638      	mov	r0, r7
 8018ec4:	f000 f922 	bl	801910c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018ec8:	2301      	movs	r3, #1
 8018eca:	4684      	mov	ip, r0
 8018ecc:	7033      	strb	r3, [r6, #0]
 8018ece:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ed4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018eda:	f8dc 3000 	ldr.w	r3, [ip]
 8018ede:	4802      	ldr	r0, [pc, #8]	@ (8018ee8 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018ee0:	6023      	str	r3, [r4, #0]
 8018ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018ee4:	20011318 	.word	0x20011318
 8018ee8:	08020620 	.word	0x08020620
 8018eec:	0802062c 	.word	0x0802062c
 8018ef0:	200112d0 	.word	0x200112d0

08018ef4 <std_msgs__msg__Header__init>:
 8018ef4:	b1d8      	cbz	r0, 8018f2e <std_msgs__msg__Header__init+0x3a>
 8018ef6:	b538      	push	{r3, r4, r5, lr}
 8018ef8:	4604      	mov	r4, r0
 8018efa:	f000 f927 	bl	801914c <builtin_interfaces__msg__Time__init>
 8018efe:	b130      	cbz	r0, 8018f0e <std_msgs__msg__Header__init+0x1a>
 8018f00:	f104 0508 	add.w	r5, r4, #8
 8018f04:	4628      	mov	r0, r5
 8018f06:	f7ff ff4b 	bl	8018da0 <rosidl_runtime_c__String__init>
 8018f0a:	b148      	cbz	r0, 8018f20 <std_msgs__msg__Header__init+0x2c>
 8018f0c:	bd38      	pop	{r3, r4, r5, pc}
 8018f0e:	4620      	mov	r0, r4
 8018f10:	f000 f920 	bl	8019154 <builtin_interfaces__msg__Time__fini>
 8018f14:	f104 0008 	add.w	r0, r4, #8
 8018f18:	f7ff ff5c 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8018f1c:	2000      	movs	r0, #0
 8018f1e:	bd38      	pop	{r3, r4, r5, pc}
 8018f20:	4620      	mov	r0, r4
 8018f22:	f000 f917 	bl	8019154 <builtin_interfaces__msg__Time__fini>
 8018f26:	4628      	mov	r0, r5
 8018f28:	f7ff ff54 	bl	8018dd4 <rosidl_runtime_c__String__fini>
 8018f2c:	e7f6      	b.n	8018f1c <std_msgs__msg__Header__init+0x28>
 8018f2e:	2000      	movs	r0, #0
 8018f30:	4770      	bx	lr
 8018f32:	bf00      	nop

08018f34 <std_msgs__msg__Header__fini>:
 8018f34:	b148      	cbz	r0, 8018f4a <std_msgs__msg__Header__fini+0x16>
 8018f36:	b510      	push	{r4, lr}
 8018f38:	4604      	mov	r4, r0
 8018f3a:	f000 f90b 	bl	8019154 <builtin_interfaces__msg__Time__fini>
 8018f3e:	f104 0008 	add.w	r0, r4, #8
 8018f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018f46:	f7ff bf45 	b.w	8018dd4 <rosidl_runtime_c__String__fini>
 8018f4a:	4770      	bx	lr

08018f4c <tf2_msgs__msg__TFMessage__get_type_hash>:
 8018f4c:	4800      	ldr	r0, [pc, #0]	@ (8018f50 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8018f4e:	4770      	bx	lr
 8018f50:	200014b4 	.word	0x200014b4

08018f54 <tf2_msgs__msg__TFMessage__get_type_description>:
 8018f54:	b570      	push	{r4, r5, r6, lr}
 8018f56:	4e1e      	ldr	r6, [pc, #120]	@ (8018fd0 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8018f58:	7835      	ldrb	r5, [r6, #0]
 8018f5a:	b10d      	cbz	r5, 8018f60 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8018f5c:	481d      	ldr	r0, [pc, #116]	@ (8018fd4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018f5e:	bd70      	pop	{r4, r5, r6, pc}
 8018f60:	4628      	mov	r0, r5
 8018f62:	f000 f8c7 	bl	80190f4 <builtin_interfaces__msg__Time__get_type_description>
 8018f66:	300c      	adds	r0, #12
 8018f68:	c807      	ldmia	r0, {r0, r1, r2}
 8018f6a:	4c1b      	ldr	r4, [pc, #108]	@ (8018fd8 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8018f6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018f70:	4628      	mov	r0, r5
 8018f72:	f000 fa0f 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 8018f76:	300c      	adds	r0, #12
 8018f78:	c807      	ldmia	r0, {r0, r1, r2}
 8018f7a:	f104 0318 	add.w	r3, r4, #24
 8018f7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f82:	4628      	mov	r0, r5
 8018f84:	f000 fa36 	bl	80193f4 <geometry_msgs__msg__Transform__get_type_description>
 8018f88:	300c      	adds	r0, #12
 8018f8a:	c807      	ldmia	r0, {r0, r1, r2}
 8018f8c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018f90:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f94:	4628      	mov	r0, r5
 8018f96:	f000 fab9 	bl	801950c <geometry_msgs__msg__TransformStamped__get_type_description>
 8018f9a:	300c      	adds	r0, #12
 8018f9c:	c807      	ldmia	r0, {r0, r1, r2}
 8018f9e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018fa2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018fa6:	4628      	mov	r0, r5
 8018fa8:	f7f7 fca4 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 8018fac:	300c      	adds	r0, #12
 8018fae:	c807      	ldmia	r0, {r0, r1, r2}
 8018fb0:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8018fb4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018fb8:	4628      	mov	r0, r5
 8018fba:	f7ff ff57 	bl	8018e6c <std_msgs__msg__Header__get_type_description>
 8018fbe:	300c      	adds	r0, #12
 8018fc0:	c807      	ldmia	r0, {r0, r1, r2}
 8018fc2:	3478      	adds	r4, #120	@ 0x78
 8018fc4:	2301      	movs	r3, #1
 8018fc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018fca:	7033      	strb	r3, [r6, #0]
 8018fcc:	4801      	ldr	r0, [pc, #4]	@ (8018fd4 <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018fce:	bd70      	pop	{r4, r5, r6, pc}
 8018fd0:	20011419 	.word	0x20011419
 8018fd4:	080206a4 	.word	0x080206a4
 8018fd8:	20001514 	.word	0x20001514

08018fdc <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8018fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fde:	4d35      	ldr	r5, [pc, #212]	@ (80190b4 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8018fe0:	782e      	ldrb	r6, [r5, #0]
 8018fe2:	b10e      	cbz	r6, 8018fe8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8018fe4:	4834      	ldr	r0, [pc, #208]	@ (80190b8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8018fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018fe8:	4f34      	ldr	r7, [pc, #208]	@ (80190bc <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8018fea:	4c35      	ldr	r4, [pc, #212]	@ (80190c0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8018fec:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ff0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ff4:	683b      	ldr	r3, [r7, #0]
 8018ff6:	4627      	mov	r7, r4
 8018ff8:	4630      	mov	r0, r6
 8018ffa:	f847 3b04 	str.w	r3, [r7], #4
 8018ffe:	f000 f885 	bl	801910c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8019002:	4684      	mov	ip, r0
 8019004:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019008:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801900a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801900e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019010:	4630      	mov	r0, r6
 8019012:	f8dc 3000 	ldr.w	r3, [ip]
 8019016:	603b      	str	r3, [r7, #0]
 8019018:	f000 f9c8 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801901c:	4684      	mov	ip, r0
 801901e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019022:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8019026:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019028:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801902c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801902e:	4630      	mov	r0, r6
 8019030:	f8dc 3000 	ldr.w	r3, [ip]
 8019034:	603b      	str	r3, [r7, #0]
 8019036:	f000 f9fd 	bl	8019434 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 801903a:	4684      	mov	ip, r0
 801903c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019040:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8019044:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019046:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801904a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801904c:	4630      	mov	r0, r6
 801904e:	f8dc 3000 	ldr.w	r3, [ip]
 8019052:	603b      	str	r3, [r7, #0]
 8019054:	f000 fa96 	bl	8019584 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8019058:	4684      	mov	ip, r0
 801905a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801905e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8019062:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019064:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019068:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801906a:	4630      	mov	r0, r6
 801906c:	f8dc 3000 	ldr.w	r3, [ip]
 8019070:	603b      	str	r3, [r7, #0]
 8019072:	f7f7 fc4b 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8019076:	4684      	mov	ip, r0
 8019078:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801907c:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8019080:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019082:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019086:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019088:	4630      	mov	r0, r6
 801908a:	f8dc 3000 	ldr.w	r3, [ip]
 801908e:	603b      	str	r3, [r7, #0]
 8019090:	f7ff ff04 	bl	8018e9c <std_msgs__msg__Header__get_individual_type_description_source>
 8019094:	2301      	movs	r3, #1
 8019096:	4684      	mov	ip, r0
 8019098:	702b      	strb	r3, [r5, #0]
 801909a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801909e:	34b8      	adds	r4, #184	@ 0xb8
 80190a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80190a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190a8:	f8dc 3000 	ldr.w	r3, [ip]
 80190ac:	4802      	ldr	r0, [pc, #8]	@ (80190b8 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 80190ae:	6023      	str	r3, [r4, #0]
 80190b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80190b2:	bf00      	nop
 80190b4:	20011418 	.word	0x20011418
 80190b8:	08020674 	.word	0x08020674
 80190bc:	08020680 	.word	0x08020680
 80190c0:	2001131c 	.word	0x2001131c

080190c4 <tf2_msgs__msg__TFMessage__init>:
 80190c4:	b158      	cbz	r0, 80190de <tf2_msgs__msg__TFMessage__init+0x1a>
 80190c6:	b510      	push	{r4, lr}
 80190c8:	2100      	movs	r1, #0
 80190ca:	4604      	mov	r4, r0
 80190cc:	f7f7 faf2 	bl	80106b4 <geometry_msgs__msg__TransformStamped__Sequence__init>
 80190d0:	b100      	cbz	r0, 80190d4 <tf2_msgs__msg__TFMessage__init+0x10>
 80190d2:	bd10      	pop	{r4, pc}
 80190d4:	4620      	mov	r0, r4
 80190d6:	f7f7 fb65 	bl	80107a4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 80190da:	2000      	movs	r0, #0
 80190dc:	bd10      	pop	{r4, pc}
 80190de:	2000      	movs	r0, #0
 80190e0:	4770      	bx	lr
 80190e2:	bf00      	nop

080190e4 <tf2_msgs__msg__TFMessage__fini>:
 80190e4:	b108      	cbz	r0, 80190ea <tf2_msgs__msg__TFMessage__fini+0x6>
 80190e6:	f7f7 bb5d 	b.w	80107a4 <geometry_msgs__msg__TransformStamped__Sequence__fini>
 80190ea:	4770      	bx	lr

080190ec <builtin_interfaces__msg__Time__get_type_hash>:
 80190ec:	4800      	ldr	r0, [pc, #0]	@ (80190f0 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 80190ee:	4770      	bx	lr
 80190f0:	200016b0 	.word	0x200016b0

080190f4 <builtin_interfaces__msg__Time__get_type_description>:
 80190f4:	4b03      	ldr	r3, [pc, #12]	@ (8019104 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 80190f6:	781a      	ldrb	r2, [r3, #0]
 80190f8:	b90a      	cbnz	r2, 80190fe <builtin_interfaces__msg__Time__get_type_description+0xa>
 80190fa:	2201      	movs	r2, #1
 80190fc:	701a      	strb	r2, [r3, #0]
 80190fe:	4802      	ldr	r0, [pc, #8]	@ (8019108 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8019100:	4770      	bx	lr
 8019102:	bf00      	nop
 8019104:	20011441 	.word	0x20011441
 8019108:	080206f8 	.word	0x080206f8

0801910c <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 801910c:	4800      	ldr	r0, [pc, #0]	@ (8019110 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 801910e:	4770      	bx	lr
 8019110:	080206d4 	.word	0x080206d4

08019114 <builtin_interfaces__msg__Time__get_type_description_sources>:
 8019114:	4b09      	ldr	r3, [pc, #36]	@ (801913c <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8019116:	781a      	ldrb	r2, [r3, #0]
 8019118:	b96a      	cbnz	r2, 8019136 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 801911a:	b430      	push	{r4, r5}
 801911c:	4d08      	ldr	r5, [pc, #32]	@ (8019140 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 801911e:	4c09      	ldr	r4, [pc, #36]	@ (8019144 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8019120:	2201      	movs	r2, #1
 8019122:	701a      	strb	r2, [r3, #0]
 8019124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801912a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801912c:	682b      	ldr	r3, [r5, #0]
 801912e:	4806      	ldr	r0, [pc, #24]	@ (8019148 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8019130:	6023      	str	r3, [r4, #0]
 8019132:	bc30      	pop	{r4, r5}
 8019134:	4770      	bx	lr
 8019136:	4804      	ldr	r0, [pc, #16]	@ (8019148 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8019138:	4770      	bx	lr
 801913a:	bf00      	nop
 801913c:	20011440 	.word	0x20011440
 8019140:	080206d4 	.word	0x080206d4
 8019144:	2001141c 	.word	0x2001141c
 8019148:	080206c8 	.word	0x080206c8

0801914c <builtin_interfaces__msg__Time__init>:
 801914c:	3800      	subs	r0, #0
 801914e:	bf18      	it	ne
 8019150:	2001      	movne	r0, #1
 8019152:	4770      	bx	lr

08019154 <builtin_interfaces__msg__Time__fini>:
 8019154:	4770      	bx	lr
 8019156:	bf00      	nop

08019158 <geometry_msgs__msg__Point__get_type_hash>:
 8019158:	4800      	ldr	r0, [pc, #0]	@ (801915c <geometry_msgs__msg__Point__get_type_hash+0x4>)
 801915a:	4770      	bx	lr
 801915c:	20001938 	.word	0x20001938

08019160 <geometry_msgs__msg__Point__get_type_description>:
 8019160:	4b03      	ldr	r3, [pc, #12]	@ (8019170 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8019162:	781a      	ldrb	r2, [r3, #0]
 8019164:	b90a      	cbnz	r2, 801916a <geometry_msgs__msg__Point__get_type_description+0xa>
 8019166:	2201      	movs	r2, #1
 8019168:	701a      	strb	r2, [r3, #0]
 801916a:	4802      	ldr	r0, [pc, #8]	@ (8019174 <geometry_msgs__msg__Point__get_type_description+0x14>)
 801916c:	4770      	bx	lr
 801916e:	bf00      	nop
 8019170:	20011469 	.word	0x20011469
 8019174:	0802074c 	.word	0x0802074c

08019178 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8019178:	4800      	ldr	r0, [pc, #0]	@ (801917c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 801917a:	4770      	bx	lr
 801917c:	08020728 	.word	0x08020728

08019180 <geometry_msgs__msg__Point__get_type_description_sources>:
 8019180:	4b09      	ldr	r3, [pc, #36]	@ (80191a8 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8019182:	781a      	ldrb	r2, [r3, #0]
 8019184:	b96a      	cbnz	r2, 80191a2 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8019186:	b430      	push	{r4, r5}
 8019188:	4d08      	ldr	r5, [pc, #32]	@ (80191ac <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 801918a:	4c09      	ldr	r4, [pc, #36]	@ (80191b0 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 801918c:	2201      	movs	r2, #1
 801918e:	701a      	strb	r2, [r3, #0]
 8019190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019198:	682b      	ldr	r3, [r5, #0]
 801919a:	4806      	ldr	r0, [pc, #24]	@ (80191b4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801919c:	6023      	str	r3, [r4, #0]
 801919e:	bc30      	pop	{r4, r5}
 80191a0:	4770      	bx	lr
 80191a2:	4804      	ldr	r0, [pc, #16]	@ (80191b4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 80191a4:	4770      	bx	lr
 80191a6:	bf00      	nop
 80191a8:	20011468 	.word	0x20011468
 80191ac:	08020728 	.word	0x08020728
 80191b0:	20011444 	.word	0x20011444
 80191b4:	0802071c 	.word	0x0802071c

080191b8 <geometry_msgs__msg__Pose__get_type_hash>:
 80191b8:	4800      	ldr	r0, [pc, #0]	@ (80191bc <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 80191ba:	4770      	bx	lr
 80191bc:	20001ab4 	.word	0x20001ab4

080191c0 <geometry_msgs__msg__Pose__get_type_description>:
 80191c0:	b570      	push	{r4, r5, r6, lr}
 80191c2:	4e0c      	ldr	r6, [pc, #48]	@ (80191f4 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 80191c4:	7835      	ldrb	r5, [r6, #0]
 80191c6:	b10d      	cbz	r5, 80191cc <geometry_msgs__msg__Pose__get_type_description+0xc>
 80191c8:	480b      	ldr	r0, [pc, #44]	@ (80191f8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80191ca:	bd70      	pop	{r4, r5, r6, pc}
 80191cc:	4628      	mov	r0, r5
 80191ce:	f7ff ffc7 	bl	8019160 <geometry_msgs__msg__Point__get_type_description>
 80191d2:	300c      	adds	r0, #12
 80191d4:	c807      	ldmia	r0, {r0, r1, r2}
 80191d6:	4c09      	ldr	r4, [pc, #36]	@ (80191fc <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 80191d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80191dc:	4628      	mov	r0, r5
 80191de:	f000 f8d9 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 80191e2:	300c      	adds	r0, #12
 80191e4:	c807      	ldmia	r0, {r0, r1, r2}
 80191e6:	3418      	adds	r4, #24
 80191e8:	2301      	movs	r3, #1
 80191ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80191ee:	7033      	strb	r3, [r6, #0]
 80191f0:	4801      	ldr	r0, [pc, #4]	@ (80191f8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80191f2:	bd70      	pop	{r4, r5, r6, pc}
 80191f4:	200114d9 	.word	0x200114d9
 80191f8:	080207a0 	.word	0x080207a0
 80191fc:	20001b60 	.word	0x20001b60

08019200 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8019200:	4800      	ldr	r0, [pc, #0]	@ (8019204 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 8019202:	4770      	bx	lr
 8019204:	0802077c 	.word	0x0802077c

08019208 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8019208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801920a:	4e17      	ldr	r6, [pc, #92]	@ (8019268 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 801920c:	7837      	ldrb	r7, [r6, #0]
 801920e:	b10f      	cbz	r7, 8019214 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8019210:	4816      	ldr	r0, [pc, #88]	@ (801926c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8019212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019214:	4d16      	ldr	r5, [pc, #88]	@ (8019270 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 8019216:	4c17      	ldr	r4, [pc, #92]	@ (8019274 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8019218:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801921a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801921c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801921e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019220:	682b      	ldr	r3, [r5, #0]
 8019222:	4625      	mov	r5, r4
 8019224:	4638      	mov	r0, r7
 8019226:	f845 3b04 	str.w	r3, [r5], #4
 801922a:	f7ff ffa5 	bl	8019178 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801922e:	4684      	mov	ip, r0
 8019230:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019234:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019236:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801923a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801923c:	4638      	mov	r0, r7
 801923e:	f8dc 3000 	ldr.w	r3, [ip]
 8019242:	602b      	str	r3, [r5, #0]
 8019244:	f000 f8b2 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019248:	2301      	movs	r3, #1
 801924a:	4684      	mov	ip, r0
 801924c:	7033      	strb	r3, [r6, #0]
 801924e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019252:	3428      	adds	r4, #40	@ 0x28
 8019254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019256:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801925a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801925c:	f8dc 3000 	ldr.w	r3, [ip]
 8019260:	4802      	ldr	r0, [pc, #8]	@ (801926c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8019262:	6023      	str	r3, [r4, #0]
 8019264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019266:	bf00      	nop
 8019268:	200114d8 	.word	0x200114d8
 801926c:	08020770 	.word	0x08020770
 8019270:	0802077c 	.word	0x0802077c
 8019274:	2001146c 	.word	0x2001146c

08019278 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8019278:	4800      	ldr	r0, [pc, #0]	@ (801927c <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 801927a:	4770      	bx	lr
 801927c:	20001c80 	.word	0x20001c80

08019280 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8019280:	b570      	push	{r4, r5, r6, lr}
 8019282:	4e11      	ldr	r6, [pc, #68]	@ (80192c8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8019284:	7835      	ldrb	r5, [r6, #0]
 8019286:	b10d      	cbz	r5, 801928c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8019288:	4810      	ldr	r0, [pc, #64]	@ (80192cc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801928a:	bd70      	pop	{r4, r5, r6, pc}
 801928c:	4628      	mov	r0, r5
 801928e:	f7ff ff67 	bl	8019160 <geometry_msgs__msg__Point__get_type_description>
 8019292:	300c      	adds	r0, #12
 8019294:	c807      	ldmia	r0, {r0, r1, r2}
 8019296:	4c0e      	ldr	r4, [pc, #56]	@ (80192d0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8019298:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801929c:	4628      	mov	r0, r5
 801929e:	f7ff ff8f 	bl	80191c0 <geometry_msgs__msg__Pose__get_type_description>
 80192a2:	300c      	adds	r0, #12
 80192a4:	c807      	ldmia	r0, {r0, r1, r2}
 80192a6:	f104 0318 	add.w	r3, r4, #24
 80192aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80192ae:	4628      	mov	r0, r5
 80192b0:	f000 f870 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 80192b4:	300c      	adds	r0, #12
 80192b6:	c807      	ldmia	r0, {r0, r1, r2}
 80192b8:	3430      	adds	r4, #48	@ 0x30
 80192ba:	2301      	movs	r3, #1
 80192bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80192c0:	7033      	strb	r3, [r6, #0]
 80192c2:	4802      	ldr	r0, [pc, #8]	@ (80192cc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 80192c4:	bd70      	pop	{r4, r5, r6, pc}
 80192c6:	bf00      	nop
 80192c8:	2001156d 	.word	0x2001156d
 80192cc:	080207f4 	.word	0x080207f4
 80192d0:	20001df8 	.word	0x20001df8

080192d4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 80192d4:	4800      	ldr	r0, [pc, #0]	@ (80192d8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 80192d6:	4770      	bx	lr
 80192d8:	080207d0 	.word	0x080207d0

080192dc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 80192dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192de:	4e1e      	ldr	r6, [pc, #120]	@ (8019358 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 80192e0:	7837      	ldrb	r7, [r6, #0]
 80192e2:	b10f      	cbz	r7, 80192e8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 80192e4:	481d      	ldr	r0, [pc, #116]	@ (801935c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 80192e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80192e8:	4d1d      	ldr	r5, [pc, #116]	@ (8019360 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 80192ea:	4c1e      	ldr	r4, [pc, #120]	@ (8019364 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 80192ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192f4:	682b      	ldr	r3, [r5, #0]
 80192f6:	4625      	mov	r5, r4
 80192f8:	4638      	mov	r0, r7
 80192fa:	f845 3b04 	str.w	r3, [r5], #4
 80192fe:	f7ff ff3b 	bl	8019178 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8019302:	4684      	mov	ip, r0
 8019304:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801930a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801930e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019310:	4638      	mov	r0, r7
 8019312:	f8dc 3000 	ldr.w	r3, [ip]
 8019316:	602b      	str	r3, [r5, #0]
 8019318:	f7ff ff72 	bl	8019200 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 801931c:	4684      	mov	ip, r0
 801931e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019322:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 8019326:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019328:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801932c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801932e:	4638      	mov	r0, r7
 8019330:	f8dc 3000 	ldr.w	r3, [ip]
 8019334:	602b      	str	r3, [r5, #0]
 8019336:	f000 f839 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801933a:	2301      	movs	r3, #1
 801933c:	4684      	mov	ip, r0
 801933e:	7033      	strb	r3, [r6, #0]
 8019340:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019344:	344c      	adds	r4, #76	@ 0x4c
 8019346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019348:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801934c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801934e:	f8dc 3000 	ldr.w	r3, [ip]
 8019352:	4802      	ldr	r0, [pc, #8]	@ (801935c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8019354:	6023      	str	r3, [r4, #0]
 8019356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019358:	2001156c 	.word	0x2001156c
 801935c:	080207c4 	.word	0x080207c4
 8019360:	080207d0 	.word	0x080207d0
 8019364:	200114dc 	.word	0x200114dc

08019368 <geometry_msgs__msg__PoseWithCovariance__init>:
 8019368:	b150      	cbz	r0, 8019380 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 801936a:	b510      	push	{r4, lr}
 801936c:	4604      	mov	r4, r0
 801936e:	f002 fe47 	bl	801c000 <geometry_msgs__msg__Pose__init>
 8019372:	b100      	cbz	r0, 8019376 <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8019374:	bd10      	pop	{r4, pc}
 8019376:	4620      	mov	r0, r4
 8019378:	f002 fe62 	bl	801c040 <geometry_msgs__msg__Pose__fini>
 801937c:	2000      	movs	r0, #0
 801937e:	bd10      	pop	{r4, pc}
 8019380:	2000      	movs	r0, #0
 8019382:	4770      	bx	lr

08019384 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8019384:	b108      	cbz	r0, 801938a <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8019386:	f002 be5b 	b.w	801c040 <geometry_msgs__msg__Pose__fini>
 801938a:	4770      	bx	lr

0801938c <geometry_msgs__msg__Quaternion__get_type_hash>:
 801938c:	4800      	ldr	r0, [pc, #0]	@ (8019390 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 801938e:	4770      	bx	lr
 8019390:	20001f54 	.word	0x20001f54

08019394 <geometry_msgs__msg__Quaternion__get_type_description>:
 8019394:	4b03      	ldr	r3, [pc, #12]	@ (80193a4 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 8019396:	781a      	ldrb	r2, [r3, #0]
 8019398:	b90a      	cbnz	r2, 801939e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 801939a:	2201      	movs	r2, #1
 801939c:	701a      	strb	r2, [r3, #0]
 801939e:	4802      	ldr	r0, [pc, #8]	@ (80193a8 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 80193a0:	4770      	bx	lr
 80193a2:	bf00      	nop
 80193a4:	20011595 	.word	0x20011595
 80193a8:	08020848 	.word	0x08020848

080193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 80193ac:	4800      	ldr	r0, [pc, #0]	@ (80193b0 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 80193ae:	4770      	bx	lr
 80193b0:	08020824 	.word	0x08020824

080193b4 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 80193b4:	4b09      	ldr	r3, [pc, #36]	@ (80193dc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 80193b6:	781a      	ldrb	r2, [r3, #0]
 80193b8:	b96a      	cbnz	r2, 80193d6 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 80193ba:	b430      	push	{r4, r5}
 80193bc:	4d08      	ldr	r5, [pc, #32]	@ (80193e0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 80193be:	4c09      	ldr	r4, [pc, #36]	@ (80193e4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 80193c0:	2201      	movs	r2, #1
 80193c2:	701a      	strb	r2, [r3, #0]
 80193c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80193c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80193c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80193ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80193cc:	682b      	ldr	r3, [r5, #0]
 80193ce:	4806      	ldr	r0, [pc, #24]	@ (80193e8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80193d0:	6023      	str	r3, [r4, #0]
 80193d2:	bc30      	pop	{r4, r5}
 80193d4:	4770      	bx	lr
 80193d6:	4804      	ldr	r0, [pc, #16]	@ (80193e8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80193d8:	4770      	bx	lr
 80193da:	bf00      	nop
 80193dc:	20011594 	.word	0x20011594
 80193e0:	08020824 	.word	0x08020824
 80193e4:	20011570 	.word	0x20011570
 80193e8:	08020818 	.word	0x08020818

080193ec <geometry_msgs__msg__Transform__get_type_hash>:
 80193ec:	4800      	ldr	r0, [pc, #0]	@ (80193f0 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 80193ee:	4770      	bx	lr
 80193f0:	20002150 	.word	0x20002150

080193f4 <geometry_msgs__msg__Transform__get_type_description>:
 80193f4:	b570      	push	{r4, r5, r6, lr}
 80193f6:	4e0c      	ldr	r6, [pc, #48]	@ (8019428 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 80193f8:	7835      	ldrb	r5, [r6, #0]
 80193fa:	b10d      	cbz	r5, 8019400 <geometry_msgs__msg__Transform__get_type_description+0xc>
 80193fc:	480b      	ldr	r0, [pc, #44]	@ (801942c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80193fe:	bd70      	pop	{r4, r5, r6, pc}
 8019400:	4628      	mov	r0, r5
 8019402:	f7ff ffc7 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 8019406:	300c      	adds	r0, #12
 8019408:	c807      	ldmia	r0, {r0, r1, r2}
 801940a:	4c09      	ldr	r4, [pc, #36]	@ (8019430 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 801940c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019410:	4628      	mov	r0, r5
 8019412:	f7f7 fa6f 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 8019416:	300c      	adds	r0, #12
 8019418:	c807      	ldmia	r0, {r0, r1, r2}
 801941a:	3418      	adds	r4, #24
 801941c:	2301      	movs	r3, #1
 801941e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019422:	7033      	strb	r3, [r6, #0]
 8019424:	4801      	ldr	r0, [pc, #4]	@ (801942c <geometry_msgs__msg__Transform__get_type_description+0x38>)
 8019426:	bd70      	pop	{r4, r5, r6, pc}
 8019428:	20011605 	.word	0x20011605
 801942c:	0802089c 	.word	0x0802089c
 8019430:	200021fc 	.word	0x200021fc

08019434 <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 8019434:	4800      	ldr	r0, [pc, #0]	@ (8019438 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 8019436:	4770      	bx	lr
 8019438:	08020878 	.word	0x08020878

0801943c <geometry_msgs__msg__Transform__get_type_description_sources>:
 801943c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801943e:	4e17      	ldr	r6, [pc, #92]	@ (801949c <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8019440:	7837      	ldrb	r7, [r6, #0]
 8019442:	b10f      	cbz	r7, 8019448 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 8019444:	4816      	ldr	r0, [pc, #88]	@ (80194a0 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8019446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019448:	4d16      	ldr	r5, [pc, #88]	@ (80194a4 <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 801944a:	4c17      	ldr	r4, [pc, #92]	@ (80194a8 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 801944c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801944e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019454:	682b      	ldr	r3, [r5, #0]
 8019456:	4625      	mov	r5, r4
 8019458:	4638      	mov	r0, r7
 801945a:	f845 3b04 	str.w	r3, [r5], #4
 801945e:	f7ff ffa5 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019462:	4684      	mov	ip, r0
 8019464:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019468:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801946a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801946e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019470:	4638      	mov	r0, r7
 8019472:	f8dc 3000 	ldr.w	r3, [ip]
 8019476:	602b      	str	r3, [r5, #0]
 8019478:	f7f7 fa48 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801947c:	2301      	movs	r3, #1
 801947e:	4684      	mov	ip, r0
 8019480:	7033      	strb	r3, [r6, #0]
 8019482:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019486:	3428      	adds	r4, #40	@ 0x28
 8019488:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801948a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801948e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019490:	f8dc 3000 	ldr.w	r3, [ip]
 8019494:	4802      	ldr	r0, [pc, #8]	@ (80194a0 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 8019496:	6023      	str	r3, [r4, #0]
 8019498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801949a:	bf00      	nop
 801949c:	20011604 	.word	0x20011604
 80194a0:	0802086c 	.word	0x0802086c
 80194a4:	08020878 	.word	0x08020878
 80194a8:	20011598 	.word	0x20011598

080194ac <geometry_msgs__msg__Transform__init>:
 80194ac:	b1d8      	cbz	r0, 80194e6 <geometry_msgs__msg__Transform__init+0x3a>
 80194ae:	b538      	push	{r3, r4, r5, lr}
 80194b0:	4604      	mov	r4, r0
 80194b2:	f7f7 fa4b 	bl	801094c <geometry_msgs__msg__Vector3__init>
 80194b6:	b130      	cbz	r0, 80194c6 <geometry_msgs__msg__Transform__init+0x1a>
 80194b8:	f104 0518 	add.w	r5, r4, #24
 80194bc:	4628      	mov	r0, r5
 80194be:	f002 fdcb 	bl	801c058 <geometry_msgs__msg__Quaternion__init>
 80194c2:	b148      	cbz	r0, 80194d8 <geometry_msgs__msg__Transform__init+0x2c>
 80194c4:	bd38      	pop	{r3, r4, r5, pc}
 80194c6:	4620      	mov	r0, r4
 80194c8:	f7f7 fa44 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80194cc:	f104 0018 	add.w	r0, r4, #24
 80194d0:	f002 fdd6 	bl	801c080 <geometry_msgs__msg__Quaternion__fini>
 80194d4:	2000      	movs	r0, #0
 80194d6:	bd38      	pop	{r3, r4, r5, pc}
 80194d8:	4620      	mov	r0, r4
 80194da:	f7f7 fa3b 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80194de:	4628      	mov	r0, r5
 80194e0:	f002 fdce 	bl	801c080 <geometry_msgs__msg__Quaternion__fini>
 80194e4:	e7f6      	b.n	80194d4 <geometry_msgs__msg__Transform__init+0x28>
 80194e6:	2000      	movs	r0, #0
 80194e8:	4770      	bx	lr
 80194ea:	bf00      	nop

080194ec <geometry_msgs__msg__Transform__fini>:
 80194ec:	b148      	cbz	r0, 8019502 <geometry_msgs__msg__Transform__fini+0x16>
 80194ee:	b510      	push	{r4, lr}
 80194f0:	4604      	mov	r4, r0
 80194f2:	f7f7 fa2f 	bl	8010954 <geometry_msgs__msg__Vector3__fini>
 80194f6:	f104 0018 	add.w	r0, r4, #24
 80194fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194fe:	f002 bdbf 	b.w	801c080 <geometry_msgs__msg__Quaternion__fini>
 8019502:	4770      	bx	lr

08019504 <geometry_msgs__msg__TransformStamped__get_type_hash>:
 8019504:	4800      	ldr	r0, [pc, #0]	@ (8019508 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 8019506:	4770      	bx	lr
 8019508:	20002320 	.word	0x20002320

0801950c <geometry_msgs__msg__TransformStamped__get_type_description>:
 801950c:	b570      	push	{r4, r5, r6, lr}
 801950e:	4e1a      	ldr	r6, [pc, #104]	@ (8019578 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 8019510:	7835      	ldrb	r5, [r6, #0]
 8019512:	b10d      	cbz	r5, 8019518 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 8019514:	4819      	ldr	r0, [pc, #100]	@ (801957c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8019516:	bd70      	pop	{r4, r5, r6, pc}
 8019518:	4628      	mov	r0, r5
 801951a:	f7ff fdeb 	bl	80190f4 <builtin_interfaces__msg__Time__get_type_description>
 801951e:	300c      	adds	r0, #12
 8019520:	c807      	ldmia	r0, {r0, r1, r2}
 8019522:	4c17      	ldr	r4, [pc, #92]	@ (8019580 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 8019524:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019528:	4628      	mov	r0, r5
 801952a:	f7ff ff33 	bl	8019394 <geometry_msgs__msg__Quaternion__get_type_description>
 801952e:	300c      	adds	r0, #12
 8019530:	c807      	ldmia	r0, {r0, r1, r2}
 8019532:	f104 0318 	add.w	r3, r4, #24
 8019536:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801953a:	4628      	mov	r0, r5
 801953c:	f7ff ff5a 	bl	80193f4 <geometry_msgs__msg__Transform__get_type_description>
 8019540:	300c      	adds	r0, #12
 8019542:	c807      	ldmia	r0, {r0, r1, r2}
 8019544:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8019548:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801954c:	4628      	mov	r0, r5
 801954e:	f7f7 f9d1 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 8019552:	300c      	adds	r0, #12
 8019554:	c807      	ldmia	r0, {r0, r1, r2}
 8019556:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 801955a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801955e:	4628      	mov	r0, r5
 8019560:	f7ff fc84 	bl	8018e6c <std_msgs__msg__Header__get_type_description>
 8019564:	300c      	adds	r0, #12
 8019566:	c807      	ldmia	r0, {r0, r1, r2}
 8019568:	3460      	adds	r4, #96	@ 0x60
 801956a:	2301      	movs	r3, #1
 801956c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019570:	7033      	strb	r3, [r6, #0]
 8019572:	4802      	ldr	r0, [pc, #8]	@ (801957c <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 8019574:	bd70      	pop	{r4, r5, r6, pc}
 8019576:	bf00      	nop
 8019578:	200116e1 	.word	0x200116e1
 801957c:	080208f0 	.word	0x080208f0
 8019580:	20002640 	.word	0x20002640

08019584 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 8019584:	4800      	ldr	r0, [pc, #0]	@ (8019588 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 8019586:	4770      	bx	lr
 8019588:	080208cc 	.word	0x080208cc

0801958c <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 801958c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801958e:	4d2d      	ldr	r5, [pc, #180]	@ (8019644 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8019590:	782e      	ldrb	r6, [r5, #0]
 8019592:	b10e      	cbz	r6, 8019598 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 8019594:	482c      	ldr	r0, [pc, #176]	@ (8019648 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8019596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019598:	4f2c      	ldr	r7, [pc, #176]	@ (801964c <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 801959a:	4c2d      	ldr	r4, [pc, #180]	@ (8019650 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 801959c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801959e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195a0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80195a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195a4:	683b      	ldr	r3, [r7, #0]
 80195a6:	4627      	mov	r7, r4
 80195a8:	4630      	mov	r0, r6
 80195aa:	f847 3b04 	str.w	r3, [r7], #4
 80195ae:	f7ff fdad 	bl	801910c <builtin_interfaces__msg__Time__get_individual_type_description_source>
 80195b2:	4684      	mov	ip, r0
 80195b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195b8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195be:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195c0:	4630      	mov	r0, r6
 80195c2:	f8dc 3000 	ldr.w	r3, [ip]
 80195c6:	603b      	str	r3, [r7, #0]
 80195c8:	f7ff fef0 	bl	80193ac <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80195cc:	4684      	mov	ip, r0
 80195ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195d2:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80195d6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195de:	4630      	mov	r0, r6
 80195e0:	f8dc 3000 	ldr.w	r3, [ip]
 80195e4:	603b      	str	r3, [r7, #0]
 80195e6:	f7ff ff25 	bl	8019434 <geometry_msgs__msg__Transform__get_individual_type_description_source>
 80195ea:	4684      	mov	ip, r0
 80195ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195f0:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 80195f4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195fa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195fc:	4630      	mov	r0, r6
 80195fe:	f8dc 3000 	ldr.w	r3, [ip]
 8019602:	603b      	str	r3, [r7, #0]
 8019604:	f7f7 f982 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8019608:	4684      	mov	ip, r0
 801960a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801960e:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8019612:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019614:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019618:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801961a:	4630      	mov	r0, r6
 801961c:	f8dc 3000 	ldr.w	r3, [ip]
 8019620:	603b      	str	r3, [r7, #0]
 8019622:	f7ff fc3b 	bl	8018e9c <std_msgs__msg__Header__get_individual_type_description_source>
 8019626:	2301      	movs	r3, #1
 8019628:	4684      	mov	ip, r0
 801962a:	702b      	strb	r3, [r5, #0]
 801962c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019630:	3494      	adds	r4, #148	@ 0x94
 8019632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019634:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801963a:	f8dc 3000 	ldr.w	r3, [ip]
 801963e:	4802      	ldr	r0, [pc, #8]	@ (8019648 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8019640:	6023      	str	r3, [r4, #0]
 8019642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019644:	200116e0 	.word	0x200116e0
 8019648:	080208c0 	.word	0x080208c0
 801964c:	080208cc 	.word	0x080208cc
 8019650:	20011608 	.word	0x20011608

08019654 <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 8019654:	4800      	ldr	r0, [pc, #0]	@ (8019658 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 8019656:	4770      	bx	lr
 8019658:	20002858 	.word	0x20002858

0801965c <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 801965c:	b570      	push	{r4, r5, r6, lr}
 801965e:	4e0c      	ldr	r6, [pc, #48]	@ (8019690 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8019660:	7835      	ldrb	r5, [r6, #0]
 8019662:	b10d      	cbz	r5, 8019668 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 8019664:	480b      	ldr	r0, [pc, #44]	@ (8019694 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8019666:	bd70      	pop	{r4, r5, r6, pc}
 8019668:	4628      	mov	r0, r5
 801966a:	f7f7 f8cf 	bl	801080c <geometry_msgs__msg__Twist__get_type_description>
 801966e:	300c      	adds	r0, #12
 8019670:	c807      	ldmia	r0, {r0, r1, r2}
 8019672:	4c09      	ldr	r4, [pc, #36]	@ (8019698 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 8019674:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019678:	4628      	mov	r0, r5
 801967a:	f7f7 f93b 	bl	80108f4 <geometry_msgs__msg__Vector3__get_type_description>
 801967e:	300c      	adds	r0, #12
 8019680:	c807      	ldmia	r0, {r0, r1, r2}
 8019682:	3418      	adds	r4, #24
 8019684:	2301      	movs	r3, #1
 8019686:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801968a:	7033      	strb	r3, [r6, #0]
 801968c:	4801      	ldr	r0, [pc, #4]	@ (8019694 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801968e:	bd70      	pop	{r4, r5, r6, pc}
 8019690:	20011751 	.word	0x20011751
 8019694:	08020944 	.word	0x08020944
 8019698:	200029d4 	.word	0x200029d4

0801969c <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 801969c:	4800      	ldr	r0, [pc, #0]	@ (80196a0 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 801969e:	4770      	bx	lr
 80196a0:	08020920 	.word	0x08020920

080196a4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 80196a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196a6:	4e17      	ldr	r6, [pc, #92]	@ (8019704 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 80196a8:	7837      	ldrb	r7, [r6, #0]
 80196aa:	b10f      	cbz	r7, 80196b0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 80196ac:	4816      	ldr	r0, [pc, #88]	@ (8019708 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80196ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80196b0:	4d16      	ldr	r5, [pc, #88]	@ (801970c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 80196b2:	4c17      	ldr	r4, [pc, #92]	@ (8019710 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 80196b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80196b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80196ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196bc:	682b      	ldr	r3, [r5, #0]
 80196be:	4625      	mov	r5, r4
 80196c0:	4638      	mov	r0, r7
 80196c2:	f845 3b04 	str.w	r3, [r5], #4
 80196c6:	f7f7 f8b9 	bl	801083c <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80196ca:	4684      	mov	ip, r0
 80196cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80196d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80196d8:	4638      	mov	r0, r7
 80196da:	f8dc 3000 	ldr.w	r3, [ip]
 80196de:	602b      	str	r3, [r5, #0]
 80196e0:	f7f7 f914 	bl	801090c <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80196e4:	2301      	movs	r3, #1
 80196e6:	4684      	mov	ip, r0
 80196e8:	7033      	strb	r3, [r6, #0]
 80196ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196ee:	3428      	adds	r4, #40	@ 0x28
 80196f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196f8:	f8dc 3000 	ldr.w	r3, [ip]
 80196fc:	4802      	ldr	r0, [pc, #8]	@ (8019708 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80196fe:	6023      	str	r3, [r4, #0]
 8019700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019702:	bf00      	nop
 8019704:	20011750 	.word	0x20011750
 8019708:	08020914 	.word	0x08020914
 801970c:	08020920 	.word	0x08020920
 8019710:	200116e4 	.word	0x200116e4

08019714 <geometry_msgs__msg__TwistWithCovariance__init>:
 8019714:	b150      	cbz	r0, 801972c <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 8019716:	b510      	push	{r4, lr}
 8019718:	4604      	mov	r4, r0
 801971a:	f7f7 f8bb 	bl	8010894 <geometry_msgs__msg__Twist__init>
 801971e:	b100      	cbz	r0, 8019722 <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 8019720:	bd10      	pop	{r4, pc}
 8019722:	4620      	mov	r0, r4
 8019724:	f7f7 f8d6 	bl	80108d4 <geometry_msgs__msg__Twist__fini>
 8019728:	2000      	movs	r0, #0
 801972a:	bd10      	pop	{r4, pc}
 801972c:	2000      	movs	r0, #0
 801972e:	4770      	bx	lr

08019730 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8019730:	b108      	cbz	r0, 8019736 <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 8019732:	f7f7 b8cf 	b.w	80108d4 <geometry_msgs__msg__Twist__fini>
 8019736:	4770      	bx	lr

08019738 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8019738:	f002 bc62 	b.w	801c000 <geometry_msgs__msg__Pose__init>

0801973c <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 801973c:	f002 bc80 	b.w	801c040 <geometry_msgs__msg__Pose__fini>

08019740 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019740:	b510      	push	{r4, lr}
 8019742:	f002 fca3 	bl	801c08c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019746:	4c07      	ldr	r4, [pc, #28]	@ (8019764 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8019748:	60e0      	str	r0, [r4, #12]
 801974a:	f000 f815 	bl	8019778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801974e:	4b06      	ldr	r3, [pc, #24]	@ (8019768 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019750:	64a0      	str	r0, [r4, #72]	@ 0x48
 8019752:	681a      	ldr	r2, [r3, #0]
 8019754:	b10a      	cbz	r2, 801975a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 8019756:	4804      	ldr	r0, [pc, #16]	@ (8019768 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019758:	bd10      	pop	{r4, pc}
 801975a:	4a04      	ldr	r2, [pc, #16]	@ (801976c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 801975c:	4802      	ldr	r0, [pc, #8]	@ (8019768 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801975e:	6812      	ldr	r2, [r2, #0]
 8019760:	601a      	str	r2, [r3, #0]
 8019762:	bd10      	pop	{r4, pc}
 8019764:	20002b10 	.word	0x20002b10
 8019768:	20002af8 	.word	0x20002af8
 801976c:	20000408 	.word	0x20000408

08019770 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8019770:	f002 bc72 	b.w	801c058 <geometry_msgs__msg__Quaternion__init>

08019774 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8019774:	f002 bc84 	b.w	801c080 <geometry_msgs__msg__Quaternion__fini>

08019778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019778:	4b04      	ldr	r3, [pc, #16]	@ (801978c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801977a:	681a      	ldr	r2, [r3, #0]
 801977c:	b10a      	cbz	r2, 8019782 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 801977e:	4803      	ldr	r0, [pc, #12]	@ (801978c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019780:	4770      	bx	lr
 8019782:	4a03      	ldr	r2, [pc, #12]	@ (8019790 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8019784:	4801      	ldr	r0, [pc, #4]	@ (801978c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019786:	6812      	ldr	r2, [r2, #0]
 8019788:	601a      	str	r2, [r3, #0]
 801978a:	4770      	bx	lr
 801978c:	20002b88 	.word	0x20002b88
 8019790:	20000408 	.word	0x20000408

08019794 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 8019794:	f7ff be8a 	b.w	80194ac <geometry_msgs__msg__Transform__init>

08019798 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8019798:	f7ff bea8 	b.w	80194ec <geometry_msgs__msg__Transform__fini>

0801979c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 801979c:	b510      	push	{r4, lr}
 801979e:	f7f3 f91f 	bl	800c9e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80197a2:	4c07      	ldr	r4, [pc, #28]	@ (80197c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 80197a4:	60e0      	str	r0, [r4, #12]
 80197a6:	f7ff ffe7 	bl	8019778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80197aa:	4b06      	ldr	r3, [pc, #24]	@ (80197c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80197ac:	64a0      	str	r0, [r4, #72]	@ 0x48
 80197ae:	681a      	ldr	r2, [r3, #0]
 80197b0:	b10a      	cbz	r2, 80197b6 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 80197b2:	4804      	ldr	r0, [pc, #16]	@ (80197c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80197b4:	bd10      	pop	{r4, pc}
 80197b6:	4a04      	ldr	r2, [pc, #16]	@ (80197c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 80197b8:	4802      	ldr	r0, [pc, #8]	@ (80197c4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 80197ba:	6812      	ldr	r2, [r2, #0]
 80197bc:	601a      	str	r2, [r3, #0]
 80197be:	bd10      	pop	{r4, pc}
 80197c0:	20002ca8 	.word	0x20002ca8
 80197c4:	20002c90 	.word	0x20002c90
 80197c8:	20000408 	.word	0x20000408

080197cc <get_serialized_size_geometry_msgs__msg__Pose>:
 80197cc:	b570      	push	{r4, r5, r6, lr}
 80197ce:	4604      	mov	r4, r0
 80197d0:	b148      	cbz	r0, 80197e6 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 80197d2:	460d      	mov	r5, r1
 80197d4:	f002 fc68 	bl	801c0a8 <get_serialized_size_geometry_msgs__msg__Point>
 80197d8:	4606      	mov	r6, r0
 80197da:	1829      	adds	r1, r5, r0
 80197dc:	f104 0018 	add.w	r0, r4, #24
 80197e0:	f000 f864 	bl	80198ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 80197e4:	4430      	add	r0, r6
 80197e6:	bd70      	pop	{r4, r5, r6, pc}

080197e8 <_Pose__cdr_deserialize>:
 80197e8:	b570      	push	{r4, r5, r6, lr}
 80197ea:	460c      	mov	r4, r1
 80197ec:	b189      	cbz	r1, 8019812 <_Pose__cdr_deserialize+0x2a>
 80197ee:	4605      	mov	r5, r0
 80197f0:	f002 fce6 	bl	801c1c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80197f4:	6843      	ldr	r3, [r0, #4]
 80197f6:	4621      	mov	r1, r4
 80197f8:	68db      	ldr	r3, [r3, #12]
 80197fa:	4628      	mov	r0, r5
 80197fc:	4798      	blx	r3
 80197fe:	f000 f909 	bl	8019a14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019802:	6843      	ldr	r3, [r0, #4]
 8019804:	f104 0118 	add.w	r1, r4, #24
 8019808:	4628      	mov	r0, r5
 801980a:	68db      	ldr	r3, [r3, #12]
 801980c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019810:	4718      	bx	r3
 8019812:	4608      	mov	r0, r1
 8019814:	bd70      	pop	{r4, r5, r6, pc}
 8019816:	bf00      	nop

08019818 <_Pose__cdr_serialize>:
 8019818:	b198      	cbz	r0, 8019842 <_Pose__cdr_serialize+0x2a>
 801981a:	b570      	push	{r4, r5, r6, lr}
 801981c:	460d      	mov	r5, r1
 801981e:	4604      	mov	r4, r0
 8019820:	f002 fcce 	bl	801c1c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019824:	6843      	ldr	r3, [r0, #4]
 8019826:	4629      	mov	r1, r5
 8019828:	689b      	ldr	r3, [r3, #8]
 801982a:	4620      	mov	r0, r4
 801982c:	4798      	blx	r3
 801982e:	f000 f8f1 	bl	8019a14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019832:	6843      	ldr	r3, [r0, #4]
 8019834:	4629      	mov	r1, r5
 8019836:	f104 0018 	add.w	r0, r4, #24
 801983a:	689b      	ldr	r3, [r3, #8]
 801983c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019840:	4718      	bx	r3
 8019842:	4770      	bx	lr

08019844 <_Pose__get_serialized_size>:
 8019844:	b538      	push	{r3, r4, r5, lr}
 8019846:	4604      	mov	r4, r0
 8019848:	b148      	cbz	r0, 801985e <_Pose__get_serialized_size+0x1a>
 801984a:	2100      	movs	r1, #0
 801984c:	f002 fc2c 	bl	801c0a8 <get_serialized_size_geometry_msgs__msg__Point>
 8019850:	4605      	mov	r5, r0
 8019852:	4601      	mov	r1, r0
 8019854:	f104 0018 	add.w	r0, r4, #24
 8019858:	f000 f828 	bl	80198ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 801985c:	4428      	add	r0, r5
 801985e:	bd38      	pop	{r3, r4, r5, pc}

08019860 <_Pose__max_serialized_size>:
 8019860:	b510      	push	{r4, lr}
 8019862:	b082      	sub	sp, #8
 8019864:	2301      	movs	r3, #1
 8019866:	2100      	movs	r1, #0
 8019868:	f10d 0007 	add.w	r0, sp, #7
 801986c:	f88d 3007 	strb.w	r3, [sp, #7]
 8019870:	f002 fc8c 	bl	801c18c <max_serialized_size_geometry_msgs__msg__Point>
 8019874:	4604      	mov	r4, r0
 8019876:	4601      	mov	r1, r0
 8019878:	f10d 0007 	add.w	r0, sp, #7
 801987c:	f000 f8a8 	bl	80199d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019880:	4420      	add	r0, r4
 8019882:	b002      	add	sp, #8
 8019884:	bd10      	pop	{r4, pc}
 8019886:	bf00      	nop

08019888 <max_serialized_size_geometry_msgs__msg__Pose>:
 8019888:	2301      	movs	r3, #1
 801988a:	b570      	push	{r4, r5, r6, lr}
 801988c:	7003      	strb	r3, [r0, #0]
 801988e:	4605      	mov	r5, r0
 8019890:	460e      	mov	r6, r1
 8019892:	f002 fc7b 	bl	801c18c <max_serialized_size_geometry_msgs__msg__Point>
 8019896:	4604      	mov	r4, r0
 8019898:	1831      	adds	r1, r6, r0
 801989a:	4628      	mov	r0, r5
 801989c:	f000 f898 	bl	80199d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80198a0:	4420      	add	r0, r4
 80198a2:	bd70      	pop	{r4, r5, r6, pc}

080198a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80198a4:	4800      	ldr	r0, [pc, #0]	@ (80198a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 80198a6:	4770      	bx	lr
 80198a8:	20002d20 	.word	0x20002d20

080198ac <get_serialized_size_geometry_msgs__msg__Quaternion>:
 80198ac:	b1f0      	cbz	r0, 80198ec <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 80198ae:	b570      	push	{r4, r5, r6, lr}
 80198b0:	460d      	mov	r5, r1
 80198b2:	4628      	mov	r0, r5
 80198b4:	2108      	movs	r1, #8
 80198b6:	f7f4 fc93 	bl	800e1e0 <ucdr_alignment>
 80198ba:	2108      	movs	r1, #8
 80198bc:	186c      	adds	r4, r5, r1
 80198be:	4404      	add	r4, r0
 80198c0:	4620      	mov	r0, r4
 80198c2:	f7f4 fc8d 	bl	800e1e0 <ucdr_alignment>
 80198c6:	f100 0608 	add.w	r6, r0, #8
 80198ca:	4426      	add	r6, r4
 80198cc:	2108      	movs	r1, #8
 80198ce:	4630      	mov	r0, r6
 80198d0:	f7f4 fc86 	bl	800e1e0 <ucdr_alignment>
 80198d4:	f100 0408 	add.w	r4, r0, #8
 80198d8:	4434      	add	r4, r6
 80198da:	2108      	movs	r1, #8
 80198dc:	4620      	mov	r0, r4
 80198de:	f7f4 fc7f 	bl	800e1e0 <ucdr_alignment>
 80198e2:	f1c5 0508 	rsb	r5, r5, #8
 80198e6:	4405      	add	r5, r0
 80198e8:	1928      	adds	r0, r5, r4
 80198ea:	bd70      	pop	{r4, r5, r6, pc}
 80198ec:	4770      	bx	lr
 80198ee:	bf00      	nop

080198f0 <_Quaternion__cdr_deserialize>:
 80198f0:	b538      	push	{r3, r4, r5, lr}
 80198f2:	460c      	mov	r4, r1
 80198f4:	b199      	cbz	r1, 801991e <_Quaternion__cdr_deserialize+0x2e>
 80198f6:	4605      	mov	r5, r0
 80198f8:	f7f4 fa94 	bl	800de24 <ucdr_deserialize_double>
 80198fc:	f104 0108 	add.w	r1, r4, #8
 8019900:	4628      	mov	r0, r5
 8019902:	f7f4 fa8f 	bl	800de24 <ucdr_deserialize_double>
 8019906:	f104 0110 	add.w	r1, r4, #16
 801990a:	4628      	mov	r0, r5
 801990c:	f7f4 fa8a 	bl	800de24 <ucdr_deserialize_double>
 8019910:	f104 0118 	add.w	r1, r4, #24
 8019914:	4628      	mov	r0, r5
 8019916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801991a:	f7f4 ba83 	b.w	800de24 <ucdr_deserialize_double>
 801991e:	4608      	mov	r0, r1
 8019920:	bd38      	pop	{r3, r4, r5, pc}
 8019922:	bf00      	nop

08019924 <_Quaternion__cdr_serialize>:
 8019924:	b1c0      	cbz	r0, 8019958 <_Quaternion__cdr_serialize+0x34>
 8019926:	b538      	push	{r3, r4, r5, lr}
 8019928:	ed90 0b00 	vldr	d0, [r0]
 801992c:	460d      	mov	r5, r1
 801992e:	4604      	mov	r4, r0
 8019930:	4608      	mov	r0, r1
 8019932:	f7f4 f8e7 	bl	800db04 <ucdr_serialize_double>
 8019936:	ed94 0b02 	vldr	d0, [r4, #8]
 801993a:	4628      	mov	r0, r5
 801993c:	f7f4 f8e2 	bl	800db04 <ucdr_serialize_double>
 8019940:	ed94 0b04 	vldr	d0, [r4, #16]
 8019944:	4628      	mov	r0, r5
 8019946:	f7f4 f8dd 	bl	800db04 <ucdr_serialize_double>
 801994a:	ed94 0b06 	vldr	d0, [r4, #24]
 801994e:	4628      	mov	r0, r5
 8019950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019954:	f7f4 b8d6 	b.w	800db04 <ucdr_serialize_double>
 8019958:	4770      	bx	lr
 801995a:	bf00      	nop

0801995c <_Quaternion__get_serialized_size>:
 801995c:	b1d8      	cbz	r0, 8019996 <_Quaternion__get_serialized_size+0x3a>
 801995e:	b538      	push	{r3, r4, r5, lr}
 8019960:	2108      	movs	r1, #8
 8019962:	2000      	movs	r0, #0
 8019964:	f7f4 fc3c 	bl	800e1e0 <ucdr_alignment>
 8019968:	f100 0408 	add.w	r4, r0, #8
 801996c:	2108      	movs	r1, #8
 801996e:	4620      	mov	r0, r4
 8019970:	f7f4 fc36 	bl	800e1e0 <ucdr_alignment>
 8019974:	f100 0508 	add.w	r5, r0, #8
 8019978:	4425      	add	r5, r4
 801997a:	2108      	movs	r1, #8
 801997c:	4628      	mov	r0, r5
 801997e:	f7f4 fc2f 	bl	800e1e0 <ucdr_alignment>
 8019982:	f100 0408 	add.w	r4, r0, #8
 8019986:	442c      	add	r4, r5
 8019988:	2108      	movs	r1, #8
 801998a:	4620      	mov	r0, r4
 801998c:	f7f4 fc28 	bl	800e1e0 <ucdr_alignment>
 8019990:	3008      	adds	r0, #8
 8019992:	4420      	add	r0, r4
 8019994:	bd38      	pop	{r3, r4, r5, pc}
 8019996:	4770      	bx	lr

08019998 <_Quaternion__max_serialized_size>:
 8019998:	b538      	push	{r3, r4, r5, lr}
 801999a:	2108      	movs	r1, #8
 801999c:	2000      	movs	r0, #0
 801999e:	f7f4 fc1f 	bl	800e1e0 <ucdr_alignment>
 80199a2:	f100 0408 	add.w	r4, r0, #8
 80199a6:	2108      	movs	r1, #8
 80199a8:	4620      	mov	r0, r4
 80199aa:	f7f4 fc19 	bl	800e1e0 <ucdr_alignment>
 80199ae:	f100 0508 	add.w	r5, r0, #8
 80199b2:	4425      	add	r5, r4
 80199b4:	2108      	movs	r1, #8
 80199b6:	4628      	mov	r0, r5
 80199b8:	f7f4 fc12 	bl	800e1e0 <ucdr_alignment>
 80199bc:	f100 0408 	add.w	r4, r0, #8
 80199c0:	442c      	add	r4, r5
 80199c2:	2108      	movs	r1, #8
 80199c4:	4620      	mov	r0, r4
 80199c6:	f7f4 fc0b 	bl	800e1e0 <ucdr_alignment>
 80199ca:	3008      	adds	r0, #8
 80199cc:	4420      	add	r0, r4
 80199ce:	bd38      	pop	{r3, r4, r5, pc}

080199d0 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80199d0:	b570      	push	{r4, r5, r6, lr}
 80199d2:	2301      	movs	r3, #1
 80199d4:	460c      	mov	r4, r1
 80199d6:	7003      	strb	r3, [r0, #0]
 80199d8:	2108      	movs	r1, #8
 80199da:	4620      	mov	r0, r4
 80199dc:	f7f4 fc00 	bl	800e1e0 <ucdr_alignment>
 80199e0:	2108      	movs	r1, #8
 80199e2:	1863      	adds	r3, r4, r1
 80199e4:	18c5      	adds	r5, r0, r3
 80199e6:	4628      	mov	r0, r5
 80199e8:	f7f4 fbfa 	bl	800e1e0 <ucdr_alignment>
 80199ec:	f100 0608 	add.w	r6, r0, #8
 80199f0:	442e      	add	r6, r5
 80199f2:	2108      	movs	r1, #8
 80199f4:	4630      	mov	r0, r6
 80199f6:	f7f4 fbf3 	bl	800e1e0 <ucdr_alignment>
 80199fa:	f100 0508 	add.w	r5, r0, #8
 80199fe:	4435      	add	r5, r6
 8019a00:	2108      	movs	r1, #8
 8019a02:	4628      	mov	r0, r5
 8019a04:	f7f4 fbec 	bl	800e1e0 <ucdr_alignment>
 8019a08:	f1c4 0408 	rsb	r4, r4, #8
 8019a0c:	4420      	add	r0, r4
 8019a0e:	4428      	add	r0, r5
 8019a10:	bd70      	pop	{r4, r5, r6, pc}
 8019a12:	bf00      	nop

08019a14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019a14:	4800      	ldr	r0, [pc, #0]	@ (8019a18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 8019a16:	4770      	bx	lr
 8019a18:	20002d54 	.word	0x20002d54

08019a1c <get_serialized_size_geometry_msgs__msg__Transform>:
 8019a1c:	b570      	push	{r4, r5, r6, lr}
 8019a1e:	4604      	mov	r4, r0
 8019a20:	b148      	cbz	r0, 8019a36 <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 8019a22:	460d      	mov	r5, r1
 8019a24:	f7f3 f85a 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 8019a28:	4606      	mov	r6, r0
 8019a2a:	1829      	adds	r1, r5, r0
 8019a2c:	f104 0018 	add.w	r0, r4, #24
 8019a30:	f7ff ff3c 	bl	80198ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019a34:	4430      	add	r0, r6
 8019a36:	bd70      	pop	{r4, r5, r6, pc}

08019a38 <_Transform__cdr_deserialize>:
 8019a38:	b570      	push	{r4, r5, r6, lr}
 8019a3a:	460c      	mov	r4, r1
 8019a3c:	b189      	cbz	r1, 8019a62 <_Transform__cdr_deserialize+0x2a>
 8019a3e:	4605      	mov	r5, r0
 8019a40:	f7f3 f8d8 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019a44:	6843      	ldr	r3, [r0, #4]
 8019a46:	4621      	mov	r1, r4
 8019a48:	68db      	ldr	r3, [r3, #12]
 8019a4a:	4628      	mov	r0, r5
 8019a4c:	4798      	blx	r3
 8019a4e:	f7ff ffe1 	bl	8019a14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019a52:	6843      	ldr	r3, [r0, #4]
 8019a54:	f104 0118 	add.w	r1, r4, #24
 8019a58:	4628      	mov	r0, r5
 8019a5a:	68db      	ldr	r3, [r3, #12]
 8019a5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a60:	4718      	bx	r3
 8019a62:	4608      	mov	r0, r1
 8019a64:	bd70      	pop	{r4, r5, r6, pc}
 8019a66:	bf00      	nop

08019a68 <_Transform__cdr_serialize>:
 8019a68:	b198      	cbz	r0, 8019a92 <_Transform__cdr_serialize+0x2a>
 8019a6a:	b570      	push	{r4, r5, r6, lr}
 8019a6c:	460d      	mov	r5, r1
 8019a6e:	4604      	mov	r4, r0
 8019a70:	f7f3 f8c0 	bl	800cbf4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019a74:	6843      	ldr	r3, [r0, #4]
 8019a76:	4629      	mov	r1, r5
 8019a78:	689b      	ldr	r3, [r3, #8]
 8019a7a:	4620      	mov	r0, r4
 8019a7c:	4798      	blx	r3
 8019a7e:	f7ff ffc9 	bl	8019a14 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019a82:	6843      	ldr	r3, [r0, #4]
 8019a84:	4629      	mov	r1, r5
 8019a86:	f104 0018 	add.w	r0, r4, #24
 8019a8a:	689b      	ldr	r3, [r3, #8]
 8019a8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a90:	4718      	bx	r3
 8019a92:	4770      	bx	lr

08019a94 <_Transform__get_serialized_size>:
 8019a94:	b538      	push	{r3, r4, r5, lr}
 8019a96:	4604      	mov	r4, r0
 8019a98:	b148      	cbz	r0, 8019aae <_Transform__get_serialized_size+0x1a>
 8019a9a:	2100      	movs	r1, #0
 8019a9c:	f7f3 f81e 	bl	800cadc <get_serialized_size_geometry_msgs__msg__Vector3>
 8019aa0:	4605      	mov	r5, r0
 8019aa2:	4601      	mov	r1, r0
 8019aa4:	f104 0018 	add.w	r0, r4, #24
 8019aa8:	f7ff ff00 	bl	80198ac <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019aac:	4428      	add	r0, r5
 8019aae:	bd38      	pop	{r3, r4, r5, pc}

08019ab0 <_Transform__max_serialized_size>:
 8019ab0:	b510      	push	{r4, lr}
 8019ab2:	b082      	sub	sp, #8
 8019ab4:	2301      	movs	r3, #1
 8019ab6:	2100      	movs	r1, #0
 8019ab8:	f10d 0007 	add.w	r0, sp, #7
 8019abc:	f88d 3007 	strb.w	r3, [sp, #7]
 8019ac0:	f7f3 f87e 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8019ac4:	4604      	mov	r4, r0
 8019ac6:	4601      	mov	r1, r0
 8019ac8:	f10d 0007 	add.w	r0, sp, #7
 8019acc:	f7ff ff80 	bl	80199d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019ad0:	4420      	add	r0, r4
 8019ad2:	b002      	add	sp, #8
 8019ad4:	bd10      	pop	{r4, pc}
 8019ad6:	bf00      	nop

08019ad8 <max_serialized_size_geometry_msgs__msg__Transform>:
 8019ad8:	2301      	movs	r3, #1
 8019ada:	b570      	push	{r4, r5, r6, lr}
 8019adc:	7003      	strb	r3, [r0, #0]
 8019ade:	4605      	mov	r5, r0
 8019ae0:	460e      	mov	r6, r1
 8019ae2:	f7f3 f86d 	bl	800cbc0 <max_serialized_size_geometry_msgs__msg__Vector3>
 8019ae6:	4604      	mov	r4, r0
 8019ae8:	1831      	adds	r1, r6, r0
 8019aea:	4628      	mov	r0, r5
 8019aec:	f7ff ff70 	bl	80199d0 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019af0:	4420      	add	r0, r4
 8019af2:	bd70      	pop	{r4, r5, r6, pc}

08019af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8019af4:	4800      	ldr	r0, [pc, #0]	@ (8019af8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 8019af6:	4770      	bx	lr
 8019af8:	20002d88 	.word	0x20002d88

08019afc <ucdr_serialize_string>:
 8019afc:	b538      	push	{r3, r4, r5, lr}
 8019afe:	4605      	mov	r5, r0
 8019b00:	4608      	mov	r0, r1
 8019b02:	460c      	mov	r4, r1
 8019b04:	f7e6 fbcc 	bl	80002a0 <strlen>
 8019b08:	4621      	mov	r1, r4
 8019b0a:	1c42      	adds	r2, r0, #1
 8019b0c:	4628      	mov	r0, r5
 8019b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019b12:	f7f7 baff 	b.w	8011114 <ucdr_serialize_sequence_char>
 8019b16:	bf00      	nop

08019b18 <ucdr_deserialize_string>:
 8019b18:	b500      	push	{lr}
 8019b1a:	b083      	sub	sp, #12
 8019b1c:	ab01      	add	r3, sp, #4
 8019b1e:	f7f7 fb0b 	bl	8011138 <ucdr_deserialize_sequence_char>
 8019b22:	b003      	add	sp, #12
 8019b24:	f85d fb04 	ldr.w	pc, [sp], #4

08019b28 <get_custom_error>:
 8019b28:	4b01      	ldr	r3, [pc, #4]	@ (8019b30 <get_custom_error+0x8>)
 8019b2a:	7818      	ldrb	r0, [r3, #0]
 8019b2c:	4770      	bx	lr
 8019b2e:	bf00      	nop
 8019b30:	20011752 	.word	0x20011752

08019b34 <recv_custom_msg>:
 8019b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b38:	b089      	sub	sp, #36	@ 0x24
 8019b3a:	4693      	mov	fp, r2
 8019b3c:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8019b40:	9104      	str	r1, [sp, #16]
 8019b42:	2100      	movs	r1, #0
 8019b44:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8019b48:	9305      	str	r3, [sp, #20]
 8019b4a:	4604      	mov	r4, r0
 8019b4c:	f88d 101e 	strb.w	r1, [sp, #30]
 8019b50:	b332      	cbz	r2, 8019ba0 <recv_custom_msg+0x6c>
 8019b52:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8019b56:	f10d 091f 	add.w	r9, sp, #31
 8019b5a:	f10d 0814 	add.w	r8, sp, #20
 8019b5e:	f10d 071e 	add.w	r7, sp, #30
 8019b62:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019b66:	e004      	b.n	8019b72 <recv_custom_msg+0x3e>
 8019b68:	9b05      	ldr	r3, [sp, #20]
 8019b6a:	2b00      	cmp	r3, #0
 8019b6c:	dd10      	ble.n	8019b90 <recv_custom_msg+0x5c>
 8019b6e:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8019b72:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019b76:	e9cd 6700 	strd	r6, r7, [sp]
 8019b7a:	4623      	mov	r3, r4
 8019b7c:	4622      	mov	r2, r4
 8019b7e:	4629      	mov	r1, r5
 8019b80:	4650      	mov	r0, sl
 8019b82:	f001 f8f9 	bl	801ad78 <uxr_read_framed_msg>
 8019b86:	2800      	cmp	r0, #0
 8019b88:	d0ee      	beq.n	8019b68 <recv_custom_msg+0x34>
 8019b8a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019b8e:	b1a3      	cbz	r3, 8019bba <recv_custom_msg+0x86>
 8019b90:	4b0e      	ldr	r3, [pc, #56]	@ (8019bcc <recv_custom_msg+0x98>)
 8019b92:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8019b96:	701a      	strb	r2, [r3, #0]
 8019b98:	2000      	movs	r0, #0
 8019b9a:	b009      	add	sp, #36	@ 0x24
 8019b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ba0:	f10d 021f 	add.w	r2, sp, #31
 8019ba4:	9200      	str	r2, [sp, #0]
 8019ba6:	4601      	mov	r1, r0
 8019ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019bac:	47a8      	blx	r5
 8019bae:	2800      	cmp	r0, #0
 8019bb0:	d0ee      	beq.n	8019b90 <recv_custom_msg+0x5c>
 8019bb2:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019bb6:	2b00      	cmp	r3, #0
 8019bb8:	d1ea      	bne.n	8019b90 <recv_custom_msg+0x5c>
 8019bba:	9b04      	ldr	r3, [sp, #16]
 8019bbc:	f8cb 0000 	str.w	r0, [fp]
 8019bc0:	2001      	movs	r0, #1
 8019bc2:	601c      	str	r4, [r3, #0]
 8019bc4:	b009      	add	sp, #36	@ 0x24
 8019bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bca:	bf00      	nop
 8019bcc:	20011752 	.word	0x20011752

08019bd0 <send_custom_msg>:
 8019bd0:	b570      	push	{r4, r5, r6, lr}
 8019bd2:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8019bd6:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8019bda:	b086      	sub	sp, #24
 8019bdc:	4616      	mov	r6, r2
 8019bde:	b965      	cbnz	r5, 8019bfa <send_custom_msg+0x2a>
 8019be0:	f10d 0317 	add.w	r3, sp, #23
 8019be4:	47a0      	blx	r4
 8019be6:	b108      	cbz	r0, 8019bec <send_custom_msg+0x1c>
 8019be8:	42b0      	cmp	r0, r6
 8019bea:	d014      	beq.n	8019c16 <send_custom_msg+0x46>
 8019bec:	4b0b      	ldr	r3, [pc, #44]	@ (8019c1c <send_custom_msg+0x4c>)
 8019bee:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8019bf2:	701a      	strb	r2, [r3, #0]
 8019bf4:	2000      	movs	r0, #0
 8019bf6:	b006      	add	sp, #24
 8019bf8:	bd70      	pop	{r4, r5, r6, pc}
 8019bfa:	f10d 0217 	add.w	r2, sp, #23
 8019bfe:	9202      	str	r2, [sp, #8]
 8019c00:	2200      	movs	r2, #0
 8019c02:	e9cd 6200 	strd	r6, r2, [sp]
 8019c06:	460b      	mov	r3, r1
 8019c08:	4602      	mov	r2, r0
 8019c0a:	4621      	mov	r1, r4
 8019c0c:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8019c10:	f000 fed4 	bl	801a9bc <uxr_write_framed_msg>
 8019c14:	e7e7      	b.n	8019be6 <send_custom_msg+0x16>
 8019c16:	2001      	movs	r0, #1
 8019c18:	b006      	add	sp, #24
 8019c1a:	bd70      	pop	{r4, r5, r6, pc}
 8019c1c:	20011752 	.word	0x20011752

08019c20 <uxr_set_custom_transport_callbacks>:
 8019c20:	b410      	push	{r4}
 8019c22:	9c01      	ldr	r4, [sp, #4]
 8019c24:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8019c28:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8019c2c:	9b02      	ldr	r3, [sp, #8]
 8019c2e:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8019c32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c36:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8019c3a:	4770      	bx	lr

08019c3c <uxr_init_custom_transport>:
 8019c3c:	b538      	push	{r3, r4, r5, lr}
 8019c3e:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8019c42:	b303      	cbz	r3, 8019c86 <uxr_init_custom_transport+0x4a>
 8019c44:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8019c48:	4604      	mov	r4, r0
 8019c4a:	b1e2      	cbz	r2, 8019c86 <uxr_init_custom_transport+0x4a>
 8019c4c:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8019c50:	b1ca      	cbz	r2, 8019c86 <uxr_init_custom_transport+0x4a>
 8019c52:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8019c56:	b1b2      	cbz	r2, 8019c86 <uxr_init_custom_transport+0x4a>
 8019c58:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8019c5c:	4798      	blx	r3
 8019c5e:	4605      	mov	r5, r0
 8019c60:	b188      	cbz	r0, 8019c86 <uxr_init_custom_transport+0x4a>
 8019c62:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019c66:	b98b      	cbnz	r3, 8019c8c <uxr_init_custom_transport+0x50>
 8019c68:	490b      	ldr	r1, [pc, #44]	@ (8019c98 <uxr_init_custom_transport+0x5c>)
 8019c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8019c9c <uxr_init_custom_transport+0x60>)
 8019c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8019ca0 <uxr_init_custom_transport+0x64>)
 8019c6e:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8019c72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019c76:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8019c7a:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8019c7e:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8019c82:	4628      	mov	r0, r5
 8019c84:	bd38      	pop	{r3, r4, r5, pc}
 8019c86:	2500      	movs	r5, #0
 8019c88:	4628      	mov	r0, r5
 8019c8a:	bd38      	pop	{r3, r4, r5, pc}
 8019c8c:	2100      	movs	r1, #0
 8019c8e:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8019c92:	f000 fe8d 	bl	801a9b0 <uxr_init_framing_io>
 8019c96:	e7e7      	b.n	8019c68 <uxr_init_custom_transport+0x2c>
 8019c98:	08019bd1 	.word	0x08019bd1
 8019c9c:	08019b35 	.word	0x08019b35
 8019ca0:	08019b29 	.word	0x08019b29

08019ca4 <uxr_close_custom_transport>:
 8019ca4:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8019ca8:	4718      	bx	r3
 8019caa:	bf00      	nop

08019cac <uxr_init_input_best_effort_stream>:
 8019cac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019cb0:	8003      	strh	r3, [r0, #0]
 8019cb2:	4770      	bx	lr

08019cb4 <uxr_reset_input_best_effort_stream>:
 8019cb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019cb8:	8003      	strh	r3, [r0, #0]
 8019cba:	4770      	bx	lr

08019cbc <uxr_receive_best_effort_message>:
 8019cbc:	b538      	push	{r3, r4, r5, lr}
 8019cbe:	4604      	mov	r4, r0
 8019cc0:	8800      	ldrh	r0, [r0, #0]
 8019cc2:	460d      	mov	r5, r1
 8019cc4:	f000 fe5e 	bl	801a984 <uxr_seq_num_cmp>
 8019cc8:	4603      	mov	r3, r0
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8019cd0:	bfb8      	it	lt
 8019cd2:	8025      	strhlt	r5, [r4, #0]
 8019cd4:	bd38      	pop	{r3, r4, r5, pc}
 8019cd6:	bf00      	nop

08019cd8 <on_full_input_buffer>:
 8019cd8:	b570      	push	{r4, r5, r6, lr}
 8019cda:	4605      	mov	r5, r0
 8019cdc:	460c      	mov	r4, r1
 8019cde:	682b      	ldr	r3, [r5, #0]
 8019ce0:	6809      	ldr	r1, [r1, #0]
 8019ce2:	8920      	ldrh	r0, [r4, #8]
 8019ce4:	6862      	ldr	r2, [r4, #4]
 8019ce6:	fbb2 f2f0 	udiv	r2, r2, r0
 8019cea:	1a5b      	subs	r3, r3, r1
 8019cec:	fbb3 f3f2 	udiv	r3, r3, r2
 8019cf0:	3301      	adds	r3, #1
 8019cf2:	b29b      	uxth	r3, r3
 8019cf4:	fbb3 f6f0 	udiv	r6, r3, r0
 8019cf8:	fb00 3316 	mls	r3, r0, r6, r3
 8019cfc:	b29b      	uxth	r3, r3
 8019cfe:	fb02 f303 	mul.w	r3, r2, r3
 8019d02:	1d18      	adds	r0, r3, #4
 8019d04:	4408      	add	r0, r1
 8019d06:	7d26      	ldrb	r6, [r4, #20]
 8019d08:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019d0c:	b116      	cbz	r6, 8019d14 <on_full_input_buffer+0x3c>
 8019d0e:	2600      	movs	r6, #0
 8019d10:	f840 6c04 	str.w	r6, [r0, #-4]
 8019d14:	2a03      	cmp	r2, #3
 8019d16:	d801      	bhi.n	8019d1c <on_full_input_buffer+0x44>
 8019d18:	2001      	movs	r0, #1
 8019d1a:	bd70      	pop	{r4, r5, r6, pc}
 8019d1c:	3308      	adds	r3, #8
 8019d1e:	4419      	add	r1, r3
 8019d20:	4628      	mov	r0, r5
 8019d22:	692b      	ldr	r3, [r5, #16]
 8019d24:	3a04      	subs	r2, #4
 8019d26:	f7f4 fa4f 	bl	800e1c8 <ucdr_init_buffer_origin>
 8019d2a:	4628      	mov	r0, r5
 8019d2c:	4902      	ldr	r1, [pc, #8]	@ (8019d38 <on_full_input_buffer+0x60>)
 8019d2e:	4622      	mov	r2, r4
 8019d30:	f7f4 fa26 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 8019d34:	2000      	movs	r0, #0
 8019d36:	bd70      	pop	{r4, r5, r6, pc}
 8019d38:	08019cd9 	.word	0x08019cd9

08019d3c <uxr_init_input_reliable_stream>:
 8019d3c:	b500      	push	{lr}
 8019d3e:	e9c0 1200 	strd	r1, r2, [r0]
 8019d42:	f04f 0e00 	mov.w	lr, #0
 8019d46:	9a01      	ldr	r2, [sp, #4]
 8019d48:	8103      	strh	r3, [r0, #8]
 8019d4a:	6102      	str	r2, [r0, #16]
 8019d4c:	f880 e014 	strb.w	lr, [r0, #20]
 8019d50:	b1d3      	cbz	r3, 8019d88 <uxr_init_input_reliable_stream+0x4c>
 8019d52:	f8c1 e000 	str.w	lr, [r1]
 8019d56:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019d5a:	f1bc 0f01 	cmp.w	ip, #1
 8019d5e:	d913      	bls.n	8019d88 <uxr_init_input_reliable_stream+0x4c>
 8019d60:	2301      	movs	r3, #1
 8019d62:	fbb3 f1fc 	udiv	r1, r3, ip
 8019d66:	fb0c 3111 	mls	r1, ip, r1, r3
 8019d6a:	b289      	uxth	r1, r1
 8019d6c:	6842      	ldr	r2, [r0, #4]
 8019d6e:	fbb2 f2fc 	udiv	r2, r2, ip
 8019d72:	fb01 f202 	mul.w	r2, r1, r2
 8019d76:	6801      	ldr	r1, [r0, #0]
 8019d78:	f841 e002 	str.w	lr, [r1, r2]
 8019d7c:	3301      	adds	r3, #1
 8019d7e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019d82:	b29b      	uxth	r3, r3
 8019d84:	459c      	cmp	ip, r3
 8019d86:	d8ec      	bhi.n	8019d62 <uxr_init_input_reliable_stream+0x26>
 8019d88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019d8c:	60c3      	str	r3, [r0, #12]
 8019d8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8019d92:	bf00      	nop

08019d94 <uxr_reset_input_reliable_stream>:
 8019d94:	8901      	ldrh	r1, [r0, #8]
 8019d96:	b1e9      	cbz	r1, 8019dd4 <uxr_reset_input_reliable_stream+0x40>
 8019d98:	f04f 0c00 	mov.w	ip, #0
 8019d9c:	b500      	push	{lr}
 8019d9e:	4663      	mov	r3, ip
 8019da0:	46e6      	mov	lr, ip
 8019da2:	fbb3 f2f1 	udiv	r2, r3, r1
 8019da6:	fb01 3312 	mls	r3, r1, r2, r3
 8019daa:	b29b      	uxth	r3, r3
 8019dac:	6842      	ldr	r2, [r0, #4]
 8019dae:	fbb2 f2f1 	udiv	r2, r2, r1
 8019db2:	fb03 f202 	mul.w	r2, r3, r2
 8019db6:	6803      	ldr	r3, [r0, #0]
 8019db8:	f843 e002 	str.w	lr, [r3, r2]
 8019dbc:	f10c 0c01 	add.w	ip, ip, #1
 8019dc0:	8901      	ldrh	r1, [r0, #8]
 8019dc2:	fa1f f38c 	uxth.w	r3, ip
 8019dc6:	4299      	cmp	r1, r3
 8019dc8:	d8eb      	bhi.n	8019da2 <uxr_reset_input_reliable_stream+0xe>
 8019dca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019dce:	60c3      	str	r3, [r0, #12]
 8019dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8019dd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019dd8:	60c3      	str	r3, [r0, #12]
 8019dda:	4770      	bx	lr

08019ddc <uxr_receive_reliable_message>:
 8019ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019de0:	4604      	mov	r4, r0
 8019de2:	460d      	mov	r5, r1
 8019de4:	8901      	ldrh	r1, [r0, #8]
 8019de6:	8980      	ldrh	r0, [r0, #12]
 8019de8:	4690      	mov	r8, r2
 8019dea:	461f      	mov	r7, r3
 8019dec:	f000 fdc2 	bl	801a974 <uxr_seq_num_add>
 8019df0:	4629      	mov	r1, r5
 8019df2:	4606      	mov	r6, r0
 8019df4:	89a0      	ldrh	r0, [r4, #12]
 8019df6:	f000 fdc5 	bl	801a984 <uxr_seq_num_cmp>
 8019dfa:	2800      	cmp	r0, #0
 8019dfc:	db0a      	blt.n	8019e14 <uxr_receive_reliable_message+0x38>
 8019dfe:	2600      	movs	r6, #0
 8019e00:	89e0      	ldrh	r0, [r4, #14]
 8019e02:	4629      	mov	r1, r5
 8019e04:	f000 fdbe 	bl	801a984 <uxr_seq_num_cmp>
 8019e08:	2800      	cmp	r0, #0
 8019e0a:	bfb8      	it	lt
 8019e0c:	81e5      	strhlt	r5, [r4, #14]
 8019e0e:	4630      	mov	r0, r6
 8019e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e14:	4630      	mov	r0, r6
 8019e16:	4629      	mov	r1, r5
 8019e18:	f000 fdb4 	bl	801a984 <uxr_seq_num_cmp>
 8019e1c:	2800      	cmp	r0, #0
 8019e1e:	dbee      	blt.n	8019dfe <uxr_receive_reliable_message+0x22>
 8019e20:	6923      	ldr	r3, [r4, #16]
 8019e22:	4640      	mov	r0, r8
 8019e24:	4798      	blx	r3
 8019e26:	2101      	movs	r1, #1
 8019e28:	4606      	mov	r6, r0
 8019e2a:	89a0      	ldrh	r0, [r4, #12]
 8019e2c:	f000 fda2 	bl	801a974 <uxr_seq_num_add>
 8019e30:	b90e      	cbnz	r6, 8019e36 <uxr_receive_reliable_message+0x5a>
 8019e32:	4285      	cmp	r5, r0
 8019e34:	d046      	beq.n	8019ec4 <uxr_receive_reliable_message+0xe8>
 8019e36:	8921      	ldrh	r1, [r4, #8]
 8019e38:	fbb5 f2f1 	udiv	r2, r5, r1
 8019e3c:	fb01 5212 	mls	r2, r1, r2, r5
 8019e40:	b292      	uxth	r2, r2
 8019e42:	6863      	ldr	r3, [r4, #4]
 8019e44:	6820      	ldr	r0, [r4, #0]
 8019e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e4a:	fb02 f303 	mul.w	r3, r2, r3
 8019e4e:	3304      	adds	r3, #4
 8019e50:	4418      	add	r0, r3
 8019e52:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	d1d1      	bne.n	8019dfe <uxr_receive_reliable_message+0x22>
 8019e5a:	4641      	mov	r1, r8
 8019e5c:	463a      	mov	r2, r7
 8019e5e:	f003 f840 	bl	801cee2 <memcpy>
 8019e62:	8921      	ldrh	r1, [r4, #8]
 8019e64:	fbb5 f2f1 	udiv	r2, r5, r1
 8019e68:	fb01 5212 	mls	r2, r1, r2, r5
 8019e6c:	b292      	uxth	r2, r2
 8019e6e:	6863      	ldr	r3, [r4, #4]
 8019e70:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e74:	fb02 f303 	mul.w	r3, r2, r3
 8019e78:	6822      	ldr	r2, [r4, #0]
 8019e7a:	50d7      	str	r7, [r2, r3]
 8019e7c:	9a06      	ldr	r2, [sp, #24]
 8019e7e:	2301      	movs	r3, #1
 8019e80:	7013      	strb	r3, [r2, #0]
 8019e82:	2e00      	cmp	r6, #0
 8019e84:	d0bb      	beq.n	8019dfe <uxr_receive_reliable_message+0x22>
 8019e86:	89a6      	ldrh	r6, [r4, #12]
 8019e88:	2101      	movs	r1, #1
 8019e8a:	4630      	mov	r0, r6
 8019e8c:	f000 fd72 	bl	801a974 <uxr_seq_num_add>
 8019e90:	8921      	ldrh	r1, [r4, #8]
 8019e92:	fbb0 f2f1 	udiv	r2, r0, r1
 8019e96:	fb01 0212 	mls	r2, r1, r2, r0
 8019e9a:	b292      	uxth	r2, r2
 8019e9c:	6863      	ldr	r3, [r4, #4]
 8019e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019ea2:	4606      	mov	r6, r0
 8019ea4:	fb02 f303 	mul.w	r3, r2, r3
 8019ea8:	6820      	ldr	r0, [r4, #0]
 8019eaa:	3304      	adds	r3, #4
 8019eac:	4418      	add	r0, r3
 8019eae:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d0a3      	beq.n	8019dfe <uxr_receive_reliable_message+0x22>
 8019eb6:	6923      	ldr	r3, [r4, #16]
 8019eb8:	4798      	blx	r3
 8019eba:	2802      	cmp	r0, #2
 8019ebc:	d005      	beq.n	8019eca <uxr_receive_reliable_message+0xee>
 8019ebe:	2801      	cmp	r0, #1
 8019ec0:	d0e2      	beq.n	8019e88 <uxr_receive_reliable_message+0xac>
 8019ec2:	e79c      	b.n	8019dfe <uxr_receive_reliable_message+0x22>
 8019ec4:	9b06      	ldr	r3, [sp, #24]
 8019ec6:	81a5      	strh	r5, [r4, #12]
 8019ec8:	701e      	strb	r6, [r3, #0]
 8019eca:	2601      	movs	r6, #1
 8019ecc:	e798      	b.n	8019e00 <uxr_receive_reliable_message+0x24>
 8019ece:	bf00      	nop

08019ed0 <uxr_next_input_reliable_buffer_available>:
 8019ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ed4:	4604      	mov	r4, r0
 8019ed6:	460f      	mov	r7, r1
 8019ed8:	8980      	ldrh	r0, [r0, #12]
 8019eda:	2101      	movs	r1, #1
 8019edc:	4690      	mov	r8, r2
 8019ede:	f000 fd49 	bl	801a974 <uxr_seq_num_add>
 8019ee2:	8921      	ldrh	r1, [r4, #8]
 8019ee4:	fbb0 f2f1 	udiv	r2, r0, r1
 8019ee8:	fb01 0212 	mls	r2, r1, r2, r0
 8019eec:	b292      	uxth	r2, r2
 8019eee:	6863      	ldr	r3, [r4, #4]
 8019ef0:	6826      	ldr	r6, [r4, #0]
 8019ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8019ef6:	fb02 f303 	mul.w	r3, r2, r3
 8019efa:	3304      	adds	r3, #4
 8019efc:	441e      	add	r6, r3
 8019efe:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019f02:	f1b9 0f00 	cmp.w	r9, #0
 8019f06:	d023      	beq.n	8019f50 <uxr_next_input_reliable_buffer_available+0x80>
 8019f08:	6923      	ldr	r3, [r4, #16]
 8019f0a:	4605      	mov	r5, r0
 8019f0c:	4630      	mov	r0, r6
 8019f0e:	4798      	blx	r3
 8019f10:	4682      	mov	sl, r0
 8019f12:	b300      	cbz	r0, 8019f56 <uxr_next_input_reliable_buffer_available+0x86>
 8019f14:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019f18:	2101      	movs	r1, #1
 8019f1a:	4650      	mov	r0, sl
 8019f1c:	f000 fd2a 	bl	801a974 <uxr_seq_num_add>
 8019f20:	8921      	ldrh	r1, [r4, #8]
 8019f22:	fbb0 f2f1 	udiv	r2, r0, r1
 8019f26:	4682      	mov	sl, r0
 8019f28:	fb01 0212 	mls	r2, r1, r2, r0
 8019f2c:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019f30:	b292      	uxth	r2, r2
 8019f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f36:	fb02 f303 	mul.w	r3, r2, r3
 8019f3a:	3304      	adds	r3, #4
 8019f3c:	4418      	add	r0, r3
 8019f3e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019f42:	b12b      	cbz	r3, 8019f50 <uxr_next_input_reliable_buffer_available+0x80>
 8019f44:	6923      	ldr	r3, [r4, #16]
 8019f46:	4798      	blx	r3
 8019f48:	2802      	cmp	r0, #2
 8019f4a:	d01b      	beq.n	8019f84 <uxr_next_input_reliable_buffer_available+0xb4>
 8019f4c:	2801      	cmp	r0, #1
 8019f4e:	d0e3      	beq.n	8019f18 <uxr_next_input_reliable_buffer_available+0x48>
 8019f50:	2000      	movs	r0, #0
 8019f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f56:	464a      	mov	r2, r9
 8019f58:	4631      	mov	r1, r6
 8019f5a:	4638      	mov	r0, r7
 8019f5c:	f7f4 f93c 	bl	800e1d8 <ucdr_init_buffer>
 8019f60:	8921      	ldrh	r1, [r4, #8]
 8019f62:	fbb5 f2f1 	udiv	r2, r5, r1
 8019f66:	fb01 5212 	mls	r2, r1, r2, r5
 8019f6a:	b292      	uxth	r2, r2
 8019f6c:	6863      	ldr	r3, [r4, #4]
 8019f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f72:	fb02 f303 	mul.w	r3, r2, r3
 8019f76:	6822      	ldr	r2, [r4, #0]
 8019f78:	f842 a003 	str.w	sl, [r2, r3]
 8019f7c:	81a5      	strh	r5, [r4, #12]
 8019f7e:	2001      	movs	r0, #1
 8019f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f84:	eb06 0108 	add.w	r1, r6, r8
 8019f88:	8926      	ldrh	r6, [r4, #8]
 8019f8a:	fbb5 f0f6 	udiv	r0, r5, r6
 8019f8e:	fb06 5010 	mls	r0, r6, r0, r5
 8019f92:	b280      	uxth	r0, r0
 8019f94:	6863      	ldr	r3, [r4, #4]
 8019f96:	fbb3 f3f6 	udiv	r3, r3, r6
 8019f9a:	fb00 f303 	mul.w	r3, r0, r3
 8019f9e:	6820      	ldr	r0, [r4, #0]
 8019fa0:	2500      	movs	r5, #0
 8019fa2:	50c5      	str	r5, [r0, r3]
 8019fa4:	eba9 0208 	sub.w	r2, r9, r8
 8019fa8:	4638      	mov	r0, r7
 8019faa:	f7f4 f915 	bl	800e1d8 <ucdr_init_buffer>
 8019fae:	4903      	ldr	r1, [pc, #12]	@ (8019fbc <uxr_next_input_reliable_buffer_available+0xec>)
 8019fb0:	4622      	mov	r2, r4
 8019fb2:	4638      	mov	r0, r7
 8019fb4:	f7f4 f8e4 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 8019fb8:	4655      	mov	r5, sl
 8019fba:	e7df      	b.n	8019f7c <uxr_next_input_reliable_buffer_available+0xac>
 8019fbc:	08019cd9 	.word	0x08019cd9

08019fc0 <uxr_process_heartbeat>:
 8019fc0:	b538      	push	{r3, r4, r5, lr}
 8019fc2:	4611      	mov	r1, r2
 8019fc4:	4604      	mov	r4, r0
 8019fc6:	89c0      	ldrh	r0, [r0, #14]
 8019fc8:	4615      	mov	r5, r2
 8019fca:	f000 fcdb 	bl	801a984 <uxr_seq_num_cmp>
 8019fce:	2800      	cmp	r0, #0
 8019fd0:	bfb8      	it	lt
 8019fd2:	81e5      	strhlt	r5, [r4, #14]
 8019fd4:	bd38      	pop	{r3, r4, r5, pc}
 8019fd6:	bf00      	nop

08019fd8 <uxr_compute_acknack>:
 8019fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019fdc:	8903      	ldrh	r3, [r0, #8]
 8019fde:	8985      	ldrh	r5, [r0, #12]
 8019fe0:	4604      	mov	r4, r0
 8019fe2:	460e      	mov	r6, r1
 8019fe4:	2b00      	cmp	r3, #0
 8019fe6:	d048      	beq.n	801a07a <uxr_compute_acknack+0xa2>
 8019fe8:	4628      	mov	r0, r5
 8019fea:	2701      	movs	r7, #1
 8019fec:	e003      	b.n	8019ff6 <uxr_compute_acknack+0x1e>
 8019fee:	4567      	cmp	r7, ip
 8019ff0:	d243      	bcs.n	801a07a <uxr_compute_acknack+0xa2>
 8019ff2:	89a0      	ldrh	r0, [r4, #12]
 8019ff4:	3701      	adds	r7, #1
 8019ff6:	b2b9      	uxth	r1, r7
 8019ff8:	f000 fcbc 	bl	801a974 <uxr_seq_num_add>
 8019ffc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a000:	fbb0 f2fc 	udiv	r2, r0, ip
 801a004:	e9d4 1300 	ldrd	r1, r3, [r4]
 801a008:	fb0c 0212 	mls	r2, ip, r2, r0
 801a00c:	b292      	uxth	r2, r2
 801a00e:	fbb3 f3fc 	udiv	r3, r3, ip
 801a012:	fb02 f303 	mul.w	r3, r2, r3
 801a016:	58cb      	ldr	r3, [r1, r3]
 801a018:	2b00      	cmp	r3, #0
 801a01a:	d1e8      	bne.n	8019fee <uxr_compute_acknack+0x16>
 801a01c:	8030      	strh	r0, [r6, #0]
 801a01e:	2101      	movs	r1, #1
 801a020:	89e5      	ldrh	r5, [r4, #14]
 801a022:	f000 fcab 	bl	801a97c <uxr_seq_num_sub>
 801a026:	4601      	mov	r1, r0
 801a028:	4628      	mov	r0, r5
 801a02a:	f000 fca7 	bl	801a97c <uxr_seq_num_sub>
 801a02e:	4605      	mov	r5, r0
 801a030:	4607      	mov	r7, r0
 801a032:	b1f8      	cbz	r0, 801a074 <uxr_compute_acknack+0x9c>
 801a034:	f04f 0900 	mov.w	r9, #0
 801a038:	464d      	mov	r5, r9
 801a03a:	f04f 0801 	mov.w	r8, #1
 801a03e:	fa1f f189 	uxth.w	r1, r9
 801a042:	8830      	ldrh	r0, [r6, #0]
 801a044:	f000 fc96 	bl	801a974 <uxr_seq_num_add>
 801a048:	8921      	ldrh	r1, [r4, #8]
 801a04a:	fbb0 f3f1 	udiv	r3, r0, r1
 801a04e:	fb03 0011 	mls	r0, r3, r1, r0
 801a052:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a056:	b280      	uxth	r0, r0
 801a058:	fbb3 f3f1 	udiv	r3, r3, r1
 801a05c:	fb00 f303 	mul.w	r3, r0, r3
 801a060:	fa08 f109 	lsl.w	r1, r8, r9
 801a064:	58d3      	ldr	r3, [r2, r3]
 801a066:	f109 0901 	add.w	r9, r9, #1
 801a06a:	b90b      	cbnz	r3, 801a070 <uxr_compute_acknack+0x98>
 801a06c:	4329      	orrs	r1, r5
 801a06e:	b28d      	uxth	r5, r1
 801a070:	454f      	cmp	r7, r9
 801a072:	d1e4      	bne.n	801a03e <uxr_compute_acknack+0x66>
 801a074:	4628      	mov	r0, r5
 801a076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a07a:	4628      	mov	r0, r5
 801a07c:	e7ce      	b.n	801a01c <uxr_compute_acknack+0x44>
 801a07e:	bf00      	nop

0801a080 <uxr_init_output_best_effort_stream>:
 801a080:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801a084:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801a088:	6001      	str	r1, [r0, #0]
 801a08a:	7303      	strb	r3, [r0, #12]
 801a08c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801a090:	4770      	bx	lr
 801a092:	bf00      	nop

0801a094 <uxr_reset_output_best_effort_stream>:
 801a094:	7b02      	ldrb	r2, [r0, #12]
 801a096:	6042      	str	r2, [r0, #4]
 801a098:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a09c:	81c3      	strh	r3, [r0, #14]
 801a09e:	4770      	bx	lr

0801a0a0 <uxr_prepare_best_effort_buffer_to_write>:
 801a0a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a0a2:	4604      	mov	r4, r0
 801a0a4:	b083      	sub	sp, #12
 801a0a6:	6840      	ldr	r0, [r0, #4]
 801a0a8:	460d      	mov	r5, r1
 801a0aa:	4616      	mov	r6, r2
 801a0ac:	f7f8 fc9a 	bl	80129e4 <uxr_submessage_padding>
 801a0b0:	6863      	ldr	r3, [r4, #4]
 801a0b2:	4418      	add	r0, r3
 801a0b4:	68a3      	ldr	r3, [r4, #8]
 801a0b6:	1942      	adds	r2, r0, r5
 801a0b8:	4293      	cmp	r3, r2
 801a0ba:	bf2c      	ite	cs
 801a0bc:	2701      	movcs	r7, #1
 801a0be:	2700      	movcc	r7, #0
 801a0c0:	d202      	bcs.n	801a0c8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801a0c2:	4638      	mov	r0, r7
 801a0c4:	b003      	add	sp, #12
 801a0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a0c8:	9000      	str	r0, [sp, #0]
 801a0ca:	6821      	ldr	r1, [r4, #0]
 801a0cc:	4630      	mov	r0, r6
 801a0ce:	2300      	movs	r3, #0
 801a0d0:	f7f4 f870 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801a0d4:	6863      	ldr	r3, [r4, #4]
 801a0d6:	4638      	mov	r0, r7
 801a0d8:	442b      	add	r3, r5
 801a0da:	6063      	str	r3, [r4, #4]
 801a0dc:	b003      	add	sp, #12
 801a0de:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a0e0 <uxr_prepare_best_effort_buffer_to_send>:
 801a0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a0e4:	4604      	mov	r4, r0
 801a0e6:	461d      	mov	r5, r3
 801a0e8:	6840      	ldr	r0, [r0, #4]
 801a0ea:	7b23      	ldrb	r3, [r4, #12]
 801a0ec:	4298      	cmp	r0, r3
 801a0ee:	bf8c      	ite	hi
 801a0f0:	2601      	movhi	r6, #1
 801a0f2:	2600      	movls	r6, #0
 801a0f4:	d802      	bhi.n	801a0fc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801a0f6:	4630      	mov	r0, r6
 801a0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a0fc:	4688      	mov	r8, r1
 801a0fe:	89e0      	ldrh	r0, [r4, #14]
 801a100:	2101      	movs	r1, #1
 801a102:	4617      	mov	r7, r2
 801a104:	f000 fc36 	bl	801a974 <uxr_seq_num_add>
 801a108:	6823      	ldr	r3, [r4, #0]
 801a10a:	81e0      	strh	r0, [r4, #14]
 801a10c:	8028      	strh	r0, [r5, #0]
 801a10e:	f8c8 3000 	str.w	r3, [r8]
 801a112:	6863      	ldr	r3, [r4, #4]
 801a114:	603b      	str	r3, [r7, #0]
 801a116:	7b23      	ldrb	r3, [r4, #12]
 801a118:	6063      	str	r3, [r4, #4]
 801a11a:	4630      	mov	r0, r6
 801a11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a120 <on_full_output_buffer>:
 801a120:	b538      	push	{r3, r4, r5, lr}
 801a122:	460c      	mov	r4, r1
 801a124:	6803      	ldr	r3, [r0, #0]
 801a126:	6809      	ldr	r1, [r1, #0]
 801a128:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a12c:	6862      	ldr	r2, [r4, #4]
 801a12e:	fbb2 f2fc 	udiv	r2, r2, ip
 801a132:	1a5b      	subs	r3, r3, r1
 801a134:	fbb3 f3f2 	udiv	r3, r3, r2
 801a138:	3301      	adds	r3, #1
 801a13a:	b29b      	uxth	r3, r3
 801a13c:	fbb3 fefc 	udiv	lr, r3, ip
 801a140:	fb0c 331e 	mls	r3, ip, lr, r3
 801a144:	b29b      	uxth	r3, r3
 801a146:	fb02 f303 	mul.w	r3, r2, r3
 801a14a:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801a14e:	58ca      	ldr	r2, [r1, r3]
 801a150:	4463      	add	r3, ip
 801a152:	eba2 020c 	sub.w	r2, r2, ip
 801a156:	3308      	adds	r3, #8
 801a158:	4605      	mov	r5, r0
 801a15a:	4419      	add	r1, r3
 801a15c:	3a04      	subs	r2, #4
 801a15e:	6903      	ldr	r3, [r0, #16]
 801a160:	f7f4 f832 	bl	800e1c8 <ucdr_init_buffer_origin>
 801a164:	4628      	mov	r0, r5
 801a166:	4903      	ldr	r1, [pc, #12]	@ (801a174 <on_full_output_buffer+0x54>)
 801a168:	4622      	mov	r2, r4
 801a16a:	f7f4 f809 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 801a16e:	2000      	movs	r0, #0
 801a170:	bd38      	pop	{r3, r4, r5, pc}
 801a172:	bf00      	nop
 801a174:	0801a121 	.word	0x0801a121

0801a178 <uxr_init_output_reliable_stream>:
 801a178:	b410      	push	{r4}
 801a17a:	f89d c004 	ldrb.w	ip, [sp, #4]
 801a17e:	8103      	strh	r3, [r0, #8]
 801a180:	e9c0 1200 	strd	r1, r2, [r0]
 801a184:	f880 c00c 	strb.w	ip, [r0, #12]
 801a188:	b1d3      	cbz	r3, 801a1c0 <uxr_init_output_reliable_stream+0x48>
 801a18a:	f8c1 c000 	str.w	ip, [r1]
 801a18e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a192:	f1bc 0f01 	cmp.w	ip, #1
 801a196:	d913      	bls.n	801a1c0 <uxr_init_output_reliable_stream+0x48>
 801a198:	2301      	movs	r3, #1
 801a19a:	fbb3 f1fc 	udiv	r1, r3, ip
 801a19e:	fb0c 3111 	mls	r1, ip, r1, r3
 801a1a2:	b289      	uxth	r1, r1
 801a1a4:	6842      	ldr	r2, [r0, #4]
 801a1a6:	6804      	ldr	r4, [r0, #0]
 801a1a8:	fbb2 f2fc 	udiv	r2, r2, ip
 801a1ac:	fb01 f202 	mul.w	r2, r1, r2
 801a1b0:	7b01      	ldrb	r1, [r0, #12]
 801a1b2:	50a1      	str	r1, [r4, r2]
 801a1b4:	3301      	adds	r3, #1
 801a1b6:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a1ba:	b29b      	uxth	r3, r3
 801a1bc:	459c      	cmp	ip, r3
 801a1be:	d8ec      	bhi.n	801a19a <uxr_init_output_reliable_stream+0x22>
 801a1c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a1c4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a1c8:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a1cc:	4905      	ldr	r1, [pc, #20]	@ (801a1e4 <uxr_init_output_reliable_stream+0x6c>)
 801a1ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a1d2:	f8c0 100e 	str.w	r1, [r0, #14]
 801a1d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a1da:	2300      	movs	r3, #0
 801a1dc:	8242      	strh	r2, [r0, #18]
 801a1de:	8403      	strh	r3, [r0, #32]
 801a1e0:	4770      	bx	lr
 801a1e2:	bf00      	nop
 801a1e4:	ffff0000 	.word	0xffff0000

0801a1e8 <uxr_reset_output_reliable_stream>:
 801a1e8:	8901      	ldrh	r1, [r0, #8]
 801a1ea:	b1b1      	cbz	r1, 801a21a <uxr_reset_output_reliable_stream+0x32>
 801a1ec:	f04f 0c00 	mov.w	ip, #0
 801a1f0:	4663      	mov	r3, ip
 801a1f2:	fbb3 f2f1 	udiv	r2, r3, r1
 801a1f6:	fb01 3312 	mls	r3, r1, r2, r3
 801a1fa:	b29b      	uxth	r3, r3
 801a1fc:	6842      	ldr	r2, [r0, #4]
 801a1fe:	fbb2 f2f1 	udiv	r2, r2, r1
 801a202:	6801      	ldr	r1, [r0, #0]
 801a204:	fb03 f202 	mul.w	r2, r3, r2
 801a208:	7b03      	ldrb	r3, [r0, #12]
 801a20a:	508b      	str	r3, [r1, r2]
 801a20c:	f10c 0c01 	add.w	ip, ip, #1
 801a210:	8901      	ldrh	r1, [r0, #8]
 801a212:	fa1f f38c 	uxth.w	r3, ip
 801a216:	4299      	cmp	r1, r3
 801a218:	d8eb      	bhi.n	801a1f2 <uxr_reset_output_reliable_stream+0xa>
 801a21a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a21e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a222:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a226:	4904      	ldr	r1, [pc, #16]	@ (801a238 <uxr_reset_output_reliable_stream+0x50>)
 801a228:	f8c0 100e 	str.w	r1, [r0, #14]
 801a22c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a230:	2300      	movs	r3, #0
 801a232:	8242      	strh	r2, [r0, #18]
 801a234:	8403      	strh	r3, [r0, #32]
 801a236:	4770      	bx	lr
 801a238:	ffff0000 	.word	0xffff0000

0801a23c <uxr_prepare_reliable_buffer_to_write>:
 801a23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a240:	4604      	mov	r4, r0
 801a242:	b091      	sub	sp, #68	@ 0x44
 801a244:	8900      	ldrh	r0, [r0, #8]
 801a246:	89e7      	ldrh	r7, [r4, #14]
 801a248:	6823      	ldr	r3, [r4, #0]
 801a24a:	9204      	str	r2, [sp, #16]
 801a24c:	fbb7 f2f0 	udiv	r2, r7, r0
 801a250:	fb00 7212 	mls	r2, r0, r2, r7
 801a254:	b292      	uxth	r2, r2
 801a256:	6865      	ldr	r5, [r4, #4]
 801a258:	fbb5 f5f0 	udiv	r5, r5, r0
 801a25c:	fb05 3202 	mla	r2, r5, r2, r3
 801a260:	3204      	adds	r2, #4
 801a262:	f852 ac04 	ldr.w	sl, [r2, #-4]
 801a266:	f894 b00c 	ldrb.w	fp, [r4, #12]
 801a26a:	9203      	str	r2, [sp, #12]
 801a26c:	4688      	mov	r8, r1
 801a26e:	f1a5 0904 	sub.w	r9, r5, #4
 801a272:	2800      	cmp	r0, #0
 801a274:	f000 8143 	beq.w	801a4fe <uxr_prepare_reliable_buffer_to_write+0x2c2>
 801a278:	2100      	movs	r1, #0
 801a27a:	460e      	mov	r6, r1
 801a27c:	b28a      	uxth	r2, r1
 801a27e:	fbb2 fcf0 	udiv	ip, r2, r0
 801a282:	fb00 221c 	mls	r2, r0, ip, r2
 801a286:	b292      	uxth	r2, r2
 801a288:	fb05 f202 	mul.w	r2, r5, r2
 801a28c:	3101      	adds	r1, #1
 801a28e:	589a      	ldr	r2, [r3, r2]
 801a290:	455a      	cmp	r2, fp
 801a292:	bf04      	itt	eq
 801a294:	3601      	addeq	r6, #1
 801a296:	b2b6      	uxtheq	r6, r6
 801a298:	4281      	cmp	r1, r0
 801a29a:	d1ef      	bne.n	801a27c <uxr_prepare_reliable_buffer_to_write+0x40>
 801a29c:	4650      	mov	r0, sl
 801a29e:	2104      	movs	r1, #4
 801a2a0:	9605      	str	r6, [sp, #20]
 801a2a2:	f7f3 ff9d 	bl	800e1e0 <ucdr_alignment>
 801a2a6:	4482      	add	sl, r0
 801a2a8:	eb0a 0208 	add.w	r2, sl, r8
 801a2ac:	454a      	cmp	r2, r9
 801a2ae:	f240 80ca 	bls.w	801a446 <uxr_prepare_reliable_buffer_to_write+0x20a>
 801a2b2:	7b22      	ldrb	r2, [r4, #12]
 801a2b4:	4442      	add	r2, r8
 801a2b6:	454a      	cmp	r2, r9
 801a2b8:	f240 80b2 	bls.w	801a420 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 801a2bc:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 801a2c0:	32fc      	adds	r2, #252	@ 0xfc
 801a2c2:	fa1f f389 	uxth.w	r3, r9
 801a2c6:	441a      	add	r2, r3
 801a2c8:	b292      	uxth	r2, r2
 801a2ca:	fb06 fb02 	mul.w	fp, r6, r2
 801a2ce:	45c3      	cmp	fp, r8
 801a2d0:	9205      	str	r2, [sp, #20]
 801a2d2:	9206      	str	r2, [sp, #24]
 801a2d4:	f0c0 80b3 	bcc.w	801a43e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a2d8:	f10a 0204 	add.w	r2, sl, #4
 801a2dc:	454a      	cmp	r2, r9
 801a2de:	f080 80db 	bcs.w	801a498 <uxr_prepare_reliable_buffer_to_write+0x25c>
 801a2e2:	f1a3 0b04 	sub.w	fp, r3, #4
 801a2e6:	ebab 0b0a 	sub.w	fp, fp, sl
 801a2ea:	9b05      	ldr	r3, [sp, #20]
 801a2ec:	fa1f fb8b 	uxth.w	fp, fp
 801a2f0:	eba8 080b 	sub.w	r8, r8, fp
 801a2f4:	fbb8 fcf3 	udiv	ip, r8, r3
 801a2f8:	fb03 831c 	mls	r3, r3, ip, r8
 801a2fc:	fa1f fc8c 	uxth.w	ip, ip
 801a300:	2b00      	cmp	r3, #0
 801a302:	f040 80c1 	bne.w	801a488 <uxr_prepare_reliable_buffer_to_write+0x24c>
 801a306:	45b4      	cmp	ip, r6
 801a308:	f200 8099 	bhi.w	801a43e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a30c:	f10d 0820 	add.w	r8, sp, #32
 801a310:	f1bc 0f00 	cmp.w	ip, #0
 801a314:	d040      	beq.n	801a398 <uxr_prepare_reliable_buffer_to_write+0x15c>
 801a316:	f8cd a01c 	str.w	sl, [sp, #28]
 801a31a:	2600      	movs	r6, #0
 801a31c:	f8dd a014 	ldr.w	sl, [sp, #20]
 801a320:	9505      	str	r5, [sp, #20]
 801a322:	f10d 0820 	add.w	r8, sp, #32
 801a326:	4665      	mov	r5, ip
 801a328:	e000      	b.n	801a32c <uxr_prepare_reliable_buffer_to_write+0xf0>
 801a32a:	46d3      	mov	fp, sl
 801a32c:	8921      	ldrh	r1, [r4, #8]
 801a32e:	fbb7 f2f1 	udiv	r2, r7, r1
 801a332:	fb01 7212 	mls	r2, r1, r2, r7
 801a336:	b292      	uxth	r2, r2
 801a338:	6863      	ldr	r3, [r4, #4]
 801a33a:	fbb3 f3f1 	udiv	r3, r3, r1
 801a33e:	6821      	ldr	r1, [r4, #0]
 801a340:	fb02 f303 	mul.w	r3, r2, r3
 801a344:	3304      	adds	r3, #4
 801a346:	4419      	add	r1, r3
 801a348:	4640      	mov	r0, r8
 801a34a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801a34e:	9200      	str	r2, [sp, #0]
 801a350:	2300      	movs	r3, #0
 801a352:	464a      	mov	r2, r9
 801a354:	f7f3 ff2e 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801a358:	465a      	mov	r2, fp
 801a35a:	2300      	movs	r3, #0
 801a35c:	210d      	movs	r1, #13
 801a35e:	4640      	mov	r0, r8
 801a360:	f7f8 fb00 	bl	8012964 <uxr_buffer_submessage_header>
 801a364:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a368:	fbb7 f2fc 	udiv	r2, r7, ip
 801a36c:	fb0c 7212 	mls	r2, ip, r2, r7
 801a370:	b292      	uxth	r2, r2
 801a372:	6863      	ldr	r3, [r4, #4]
 801a374:	fbb3 f3fc 	udiv	r3, r3, ip
 801a378:	fb02 f303 	mul.w	r3, r2, r3
 801a37c:	6822      	ldr	r2, [r4, #0]
 801a37e:	4638      	mov	r0, r7
 801a380:	f842 9003 	str.w	r9, [r2, r3]
 801a384:	2101      	movs	r1, #1
 801a386:	f000 faf5 	bl	801a974 <uxr_seq_num_add>
 801a38a:	3601      	adds	r6, #1
 801a38c:	42ae      	cmp	r6, r5
 801a38e:	4607      	mov	r7, r0
 801a390:	d1cb      	bne.n	801a32a <uxr_prepare_reliable_buffer_to_write+0xee>
 801a392:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a396:	9d05      	ldr	r5, [sp, #20]
 801a398:	8920      	ldrh	r0, [r4, #8]
 801a39a:	fbb7 f1f0 	udiv	r1, r7, r0
 801a39e:	fb00 7111 	mls	r1, r0, r1, r7
 801a3a2:	b289      	uxth	r1, r1
 801a3a4:	6863      	ldr	r3, [r4, #4]
 801a3a6:	fbb3 f3f0 	udiv	r3, r3, r0
 801a3aa:	fb01 f303 	mul.w	r3, r1, r3
 801a3ae:	6821      	ldr	r1, [r4, #0]
 801a3b0:	3304      	adds	r3, #4
 801a3b2:	4419      	add	r1, r3
 801a3b4:	464a      	mov	r2, r9
 801a3b6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801a3ba:	9000      	str	r0, [sp, #0]
 801a3bc:	2300      	movs	r3, #0
 801a3be:	4640      	mov	r0, r8
 801a3c0:	f7f3 fef8 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801a3c4:	4640      	mov	r0, r8
 801a3c6:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801a3ca:	2302      	movs	r3, #2
 801a3cc:	fa1f f288 	uxth.w	r2, r8
 801a3d0:	210d      	movs	r1, #13
 801a3d2:	f7f8 fac7 	bl	8012964 <uxr_buffer_submessage_header>
 801a3d6:	8926      	ldrh	r6, [r4, #8]
 801a3d8:	9b03      	ldr	r3, [sp, #12]
 801a3da:	7b20      	ldrb	r0, [r4, #12]
 801a3dc:	f1a5 0208 	sub.w	r2, r5, #8
 801a3e0:	f10a 0104 	add.w	r1, sl, #4
 801a3e4:	fbb7 f5f6 	udiv	r5, r7, r6
 801a3e8:	fb06 7515 	mls	r5, r6, r5, r7
 801a3ec:	440b      	add	r3, r1
 801a3ee:	b2ad      	uxth	r5, r5
 801a3f0:	4619      	mov	r1, r3
 801a3f2:	3004      	adds	r0, #4
 801a3f4:	6863      	ldr	r3, [r4, #4]
 801a3f6:	fbb3 f3f6 	udiv	r3, r3, r6
 801a3fa:	fb05 f303 	mul.w	r3, r5, r3
 801a3fe:	6825      	ldr	r5, [r4, #0]
 801a400:	4440      	add	r0, r8
 801a402:	50e8      	str	r0, [r5, r3]
 801a404:	9d04      	ldr	r5, [sp, #16]
 801a406:	eba2 020a 	sub.w	r2, r2, sl
 801a40a:	4628      	mov	r0, r5
 801a40c:	f7f3 fee4 	bl	800e1d8 <ucdr_init_buffer>
 801a410:	493c      	ldr	r1, [pc, #240]	@ (801a504 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 801a412:	4622      	mov	r2, r4
 801a414:	4628      	mov	r0, r5
 801a416:	f7f3 feb3 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 801a41a:	81e7      	strh	r7, [r4, #14]
 801a41c:	2001      	movs	r0, #1
 801a41e:	e00f      	b.n	801a440 <uxr_prepare_reliable_buffer_to_write+0x204>
 801a420:	2101      	movs	r1, #1
 801a422:	89e0      	ldrh	r0, [r4, #14]
 801a424:	f000 faa6 	bl	801a974 <uxr_seq_num_add>
 801a428:	8921      	ldrh	r1, [r4, #8]
 801a42a:	4605      	mov	r5, r0
 801a42c:	8a60      	ldrh	r0, [r4, #18]
 801a42e:	f000 faa1 	bl	801a974 <uxr_seq_num_add>
 801a432:	4601      	mov	r1, r0
 801a434:	4628      	mov	r0, r5
 801a436:	f000 faa5 	bl	801a984 <uxr_seq_num_cmp>
 801a43a:	2800      	cmp	r0, #0
 801a43c:	dd45      	ble.n	801a4ca <uxr_prepare_reliable_buffer_to_write+0x28e>
 801a43e:	2000      	movs	r0, #0
 801a440:	b011      	add	sp, #68	@ 0x44
 801a442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a446:	8921      	ldrh	r1, [r4, #8]
 801a448:	8a60      	ldrh	r0, [r4, #18]
 801a44a:	9205      	str	r2, [sp, #20]
 801a44c:	f000 fa92 	bl	801a974 <uxr_seq_num_add>
 801a450:	4601      	mov	r1, r0
 801a452:	4638      	mov	r0, r7
 801a454:	f000 fa96 	bl	801a984 <uxr_seq_num_cmp>
 801a458:	2800      	cmp	r0, #0
 801a45a:	9a05      	ldr	r2, [sp, #20]
 801a45c:	dcef      	bgt.n	801a43e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a45e:	8926      	ldrh	r6, [r4, #8]
 801a460:	fbb7 f5f6 	udiv	r5, r7, r6
 801a464:	fb06 7515 	mls	r5, r6, r5, r7
 801a468:	b2ad      	uxth	r5, r5
 801a46a:	6863      	ldr	r3, [r4, #4]
 801a46c:	6824      	ldr	r4, [r4, #0]
 801a46e:	fbb3 f3f6 	udiv	r3, r3, r6
 801a472:	fb05 f303 	mul.w	r3, r5, r3
 801a476:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a47a:	50e2      	str	r2, [r4, r3]
 801a47c:	2300      	movs	r3, #0
 801a47e:	f8cd a000 	str.w	sl, [sp]
 801a482:	f7f3 fe97 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801a486:	e7c9      	b.n	801a41c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a488:	f10c 0c01 	add.w	ip, ip, #1
 801a48c:	fa1f fc8c 	uxth.w	ip, ip
 801a490:	45b4      	cmp	ip, r6
 801a492:	9306      	str	r3, [sp, #24]
 801a494:	d8d3      	bhi.n	801a43e <uxr_prepare_reliable_buffer_to_write+0x202>
 801a496:	e739      	b.n	801a30c <uxr_prepare_reliable_buffer_to_write+0xd0>
 801a498:	4638      	mov	r0, r7
 801a49a:	2101      	movs	r1, #1
 801a49c:	9307      	str	r3, [sp, #28]
 801a49e:	f000 fa69 	bl	801a974 <uxr_seq_num_add>
 801a4a2:	8921      	ldrh	r1, [r4, #8]
 801a4a4:	6862      	ldr	r2, [r4, #4]
 801a4a6:	4607      	mov	r7, r0
 801a4a8:	fbb0 f0f1 	udiv	r0, r0, r1
 801a4ac:	fb01 7010 	mls	r0, r1, r0, r7
 801a4b0:	b280      	uxth	r0, r0
 801a4b2:	fbb2 f1f1 	udiv	r1, r2, r1
 801a4b6:	6822      	ldr	r2, [r4, #0]
 801a4b8:	fb00 f101 	mul.w	r1, r0, r1
 801a4bc:	3104      	adds	r1, #4
 801a4be:	1853      	adds	r3, r2, r1
 801a4c0:	9303      	str	r3, [sp, #12]
 801a4c2:	f853 ac04 	ldr.w	sl, [r3, #-4]
 801a4c6:	9b07      	ldr	r3, [sp, #28]
 801a4c8:	e70b      	b.n	801a2e2 <uxr_prepare_reliable_buffer_to_write+0xa6>
 801a4ca:	8921      	ldrh	r1, [r4, #8]
 801a4cc:	fbb5 f2f1 	udiv	r2, r5, r1
 801a4d0:	fb01 5212 	mls	r2, r1, r2, r5
 801a4d4:	b292      	uxth	r2, r2
 801a4d6:	6863      	ldr	r3, [r4, #4]
 801a4d8:	fbb3 f3f1 	udiv	r3, r3, r1
 801a4dc:	6821      	ldr	r1, [r4, #0]
 801a4de:	9804      	ldr	r0, [sp, #16]
 801a4e0:	fb02 f303 	mul.w	r3, r2, r3
 801a4e4:	3304      	adds	r3, #4
 801a4e6:	7b22      	ldrb	r2, [r4, #12]
 801a4e8:	4419      	add	r1, r3
 801a4ea:	4442      	add	r2, r8
 801a4ec:	f841 2c04 	str.w	r2, [r1, #-4]
 801a4f0:	7b23      	ldrb	r3, [r4, #12]
 801a4f2:	9300      	str	r3, [sp, #0]
 801a4f4:	2300      	movs	r3, #0
 801a4f6:	f7f3 fe5d 	bl	800e1b4 <ucdr_init_buffer_origin_offset>
 801a4fa:	81e5      	strh	r5, [r4, #14]
 801a4fc:	e78e      	b.n	801a41c <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a4fe:	4606      	mov	r6, r0
 801a500:	e6cc      	b.n	801a29c <uxr_prepare_reliable_buffer_to_write+0x60>
 801a502:	bf00      	nop
 801a504:	0801a121 	.word	0x0801a121

0801a508 <uxr_prepare_next_reliable_buffer_to_send>:
 801a508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a50a:	4604      	mov	r4, r0
 801a50c:	460f      	mov	r7, r1
 801a50e:	8a00      	ldrh	r0, [r0, #16]
 801a510:	2101      	movs	r1, #1
 801a512:	4615      	mov	r5, r2
 801a514:	461e      	mov	r6, r3
 801a516:	f000 fa2d 	bl	801a974 <uxr_seq_num_add>
 801a51a:	8030      	strh	r0, [r6, #0]
 801a51c:	8922      	ldrh	r2, [r4, #8]
 801a51e:	fbb0 f3f2 	udiv	r3, r0, r2
 801a522:	fb02 0c13 	mls	ip, r2, r3, r0
 801a526:	fa1f fc8c 	uxth.w	ip, ip
 801a52a:	6863      	ldr	r3, [r4, #4]
 801a52c:	fbb3 f3f2 	udiv	r3, r3, r2
 801a530:	fb0c fc03 	mul.w	ip, ip, r3
 801a534:	6823      	ldr	r3, [r4, #0]
 801a536:	89e1      	ldrh	r1, [r4, #14]
 801a538:	f10c 0c04 	add.w	ip, ip, #4
 801a53c:	4463      	add	r3, ip
 801a53e:	603b      	str	r3, [r7, #0]
 801a540:	6823      	ldr	r3, [r4, #0]
 801a542:	4463      	add	r3, ip
 801a544:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a548:	602b      	str	r3, [r5, #0]
 801a54a:	f000 fa1b 	bl	801a984 <uxr_seq_num_cmp>
 801a54e:	2800      	cmp	r0, #0
 801a550:	dd01      	ble.n	801a556 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a552:	2000      	movs	r0, #0
 801a554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a556:	7b23      	ldrb	r3, [r4, #12]
 801a558:	682a      	ldr	r2, [r5, #0]
 801a55a:	429a      	cmp	r2, r3
 801a55c:	d9f9      	bls.n	801a552 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a55e:	8a61      	ldrh	r1, [r4, #18]
 801a560:	8a20      	ldrh	r0, [r4, #16]
 801a562:	f000 fa0b 	bl	801a97c <uxr_seq_num_sub>
 801a566:	8923      	ldrh	r3, [r4, #8]
 801a568:	4283      	cmp	r3, r0
 801a56a:	d0f2      	beq.n	801a552 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a56c:	8830      	ldrh	r0, [r6, #0]
 801a56e:	89e3      	ldrh	r3, [r4, #14]
 801a570:	8220      	strh	r0, [r4, #16]
 801a572:	4298      	cmp	r0, r3
 801a574:	d001      	beq.n	801a57a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a576:	2001      	movs	r0, #1
 801a578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a57a:	2101      	movs	r1, #1
 801a57c:	f000 f9fa 	bl	801a974 <uxr_seq_num_add>
 801a580:	81e0      	strh	r0, [r4, #14]
 801a582:	e7f8      	b.n	801a576 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801a584 <uxr_update_output_stream_heartbeat_timestamp>:
 801a584:	b570      	push	{r4, r5, r6, lr}
 801a586:	8a01      	ldrh	r1, [r0, #16]
 801a588:	4604      	mov	r4, r0
 801a58a:	8a40      	ldrh	r0, [r0, #18]
 801a58c:	4615      	mov	r5, r2
 801a58e:	461e      	mov	r6, r3
 801a590:	f000 f9f8 	bl	801a984 <uxr_seq_num_cmp>
 801a594:	2800      	cmp	r0, #0
 801a596:	db07      	blt.n	801a5a8 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a598:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801a59c:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801a5a0:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a5a4:	2000      	movs	r0, #0
 801a5a6:	bd70      	pop	{r4, r5, r6, pc}
 801a5a8:	f894 3020 	ldrb.w	r3, [r4, #32]
 801a5ac:	b953      	cbnz	r3, 801a5c4 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 801a5ae:	2301      	movs	r3, #1
 801a5b0:	f884 3020 	strb.w	r3, [r4, #32]
 801a5b4:	3564      	adds	r5, #100	@ 0x64
 801a5b6:	f04f 0000 	mov.w	r0, #0
 801a5ba:	f146 0600 	adc.w	r6, r6, #0
 801a5be:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a5c2:	bd70      	pop	{r4, r5, r6, pc}
 801a5c4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a5c8:	428d      	cmp	r5, r1
 801a5ca:	eb76 0202 	sbcs.w	r2, r6, r2
 801a5ce:	dbf1      	blt.n	801a5b4 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a5d0:	3301      	adds	r3, #1
 801a5d2:	3564      	adds	r5, #100	@ 0x64
 801a5d4:	f884 3020 	strb.w	r3, [r4, #32]
 801a5d8:	f04f 0001 	mov.w	r0, #1
 801a5dc:	f146 0600 	adc.w	r6, r6, #0
 801a5e0:	e7ed      	b.n	801a5be <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 801a5e2:	bf00      	nop

0801a5e4 <uxr_begin_output_nack_buffer_it>:
 801a5e4:	8a40      	ldrh	r0, [r0, #18]
 801a5e6:	4770      	bx	lr

0801a5e8 <uxr_next_reliable_nack_buffer_to_send>:
 801a5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5ec:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 801a5f0:	f1b8 0f00 	cmp.w	r8, #0
 801a5f4:	d104      	bne.n	801a600 <uxr_next_reliable_nack_buffer_to_send+0x18>
 801a5f6:	f04f 0800 	mov.w	r8, #0
 801a5fa:	4640      	mov	r0, r8
 801a5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a600:	4604      	mov	r4, r0
 801a602:	460e      	mov	r6, r1
 801a604:	8818      	ldrh	r0, [r3, #0]
 801a606:	4617      	mov	r7, r2
 801a608:	461d      	mov	r5, r3
 801a60a:	e019      	b.n	801a640 <uxr_next_reliable_nack_buffer_to_send+0x58>
 801a60c:	8921      	ldrh	r1, [r4, #8]
 801a60e:	8828      	ldrh	r0, [r5, #0]
 801a610:	fbb0 fcf1 	udiv	ip, r0, r1
 801a614:	e9d4 3200 	ldrd	r3, r2, [r4]
 801a618:	fb01 0c1c 	mls	ip, r1, ip, r0
 801a61c:	fa1f fc8c 	uxth.w	ip, ip
 801a620:	fbb2 f2f1 	udiv	r2, r2, r1
 801a624:	fb02 fc0c 	mul.w	ip, r2, ip
 801a628:	f10c 0c04 	add.w	ip, ip, #4
 801a62c:	4463      	add	r3, ip
 801a62e:	6033      	str	r3, [r6, #0]
 801a630:	6823      	ldr	r3, [r4, #0]
 801a632:	4463      	add	r3, ip
 801a634:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a638:	603b      	str	r3, [r7, #0]
 801a63a:	7b22      	ldrb	r2, [r4, #12]
 801a63c:	429a      	cmp	r2, r3
 801a63e:	d1dc      	bne.n	801a5fa <uxr_next_reliable_nack_buffer_to_send+0x12>
 801a640:	2101      	movs	r1, #1
 801a642:	f000 f997 	bl	801a974 <uxr_seq_num_add>
 801a646:	8028      	strh	r0, [r5, #0]
 801a648:	8a21      	ldrh	r1, [r4, #16]
 801a64a:	f000 f99b 	bl	801a984 <uxr_seq_num_cmp>
 801a64e:	2800      	cmp	r0, #0
 801a650:	dddc      	ble.n	801a60c <uxr_next_reliable_nack_buffer_to_send+0x24>
 801a652:	2300      	movs	r3, #0
 801a654:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 801a658:	e7cd      	b.n	801a5f6 <uxr_next_reliable_nack_buffer_to_send+0xe>
 801a65a:	bf00      	nop

0801a65c <uxr_process_acknack>:
 801a65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a65e:	4604      	mov	r4, r0
 801a660:	460e      	mov	r6, r1
 801a662:	4610      	mov	r0, r2
 801a664:	2101      	movs	r1, #1
 801a666:	f000 f989 	bl	801a97c <uxr_seq_num_sub>
 801a66a:	8a61      	ldrh	r1, [r4, #18]
 801a66c:	f000 f986 	bl	801a97c <uxr_seq_num_sub>
 801a670:	b1c0      	cbz	r0, 801a6a4 <uxr_process_acknack+0x48>
 801a672:	4605      	mov	r5, r0
 801a674:	2700      	movs	r7, #0
 801a676:	2101      	movs	r1, #1
 801a678:	8a60      	ldrh	r0, [r4, #18]
 801a67a:	f000 f97b 	bl	801a974 <uxr_seq_num_add>
 801a67e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a682:	fbb0 f1fc 	udiv	r1, r0, ip
 801a686:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a68a:	fb0c 0111 	mls	r1, ip, r1, r0
 801a68e:	b289      	uxth	r1, r1
 801a690:	3701      	adds	r7, #1
 801a692:	fbb3 f3fc 	udiv	r3, r3, ip
 801a696:	fb01 f303 	mul.w	r3, r1, r3
 801a69a:	42bd      	cmp	r5, r7
 801a69c:	7b21      	ldrb	r1, [r4, #12]
 801a69e:	8260      	strh	r0, [r4, #18]
 801a6a0:	50d1      	str	r1, [r2, r3]
 801a6a2:	d1e8      	bne.n	801a676 <uxr_process_acknack+0x1a>
 801a6a4:	3e00      	subs	r6, #0
 801a6a6:	f04f 0300 	mov.w	r3, #0
 801a6aa:	bf18      	it	ne
 801a6ac:	2601      	movne	r6, #1
 801a6ae:	f884 3020 	strb.w	r3, [r4, #32]
 801a6b2:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801a6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a6b8 <uxr_is_output_up_to_date>:
 801a6b8:	8a01      	ldrh	r1, [r0, #16]
 801a6ba:	8a40      	ldrh	r0, [r0, #18]
 801a6bc:	b508      	push	{r3, lr}
 801a6be:	f000 f961 	bl	801a984 <uxr_seq_num_cmp>
 801a6c2:	fab0 f080 	clz	r0, r0
 801a6c6:	0940      	lsrs	r0, r0, #5
 801a6c8:	bd08      	pop	{r3, pc}
 801a6ca:	bf00      	nop

0801a6cc <get_available_free_slots>:
 801a6cc:	8901      	ldrh	r1, [r0, #8]
 801a6ce:	b1c1      	cbz	r1, 801a702 <get_available_free_slots+0x36>
 801a6d0:	b530      	push	{r4, r5, lr}
 801a6d2:	2200      	movs	r2, #0
 801a6d4:	6843      	ldr	r3, [r0, #4]
 801a6d6:	6805      	ldr	r5, [r0, #0]
 801a6d8:	7b04      	ldrb	r4, [r0, #12]
 801a6da:	fbb3 fef1 	udiv	lr, r3, r1
 801a6de:	4610      	mov	r0, r2
 801a6e0:	b293      	uxth	r3, r2
 801a6e2:	fbb3 fcf1 	udiv	ip, r3, r1
 801a6e6:	fb01 331c 	mls	r3, r1, ip, r3
 801a6ea:	b29b      	uxth	r3, r3
 801a6ec:	fb0e f303 	mul.w	r3, lr, r3
 801a6f0:	3201      	adds	r2, #1
 801a6f2:	58eb      	ldr	r3, [r5, r3]
 801a6f4:	429c      	cmp	r4, r3
 801a6f6:	bf04      	itt	eq
 801a6f8:	3001      	addeq	r0, #1
 801a6fa:	b280      	uxtheq	r0, r0
 801a6fc:	4291      	cmp	r1, r2
 801a6fe:	d1ef      	bne.n	801a6e0 <get_available_free_slots+0x14>
 801a700:	bd30      	pop	{r4, r5, pc}
 801a702:	4608      	mov	r0, r1
 801a704:	4770      	bx	lr
 801a706:	bf00      	nop

0801a708 <uxr_buffer_request_data>:
 801a708:	b530      	push	{r4, r5, lr}
 801a70a:	b095      	sub	sp, #84	@ 0x54
 801a70c:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801a710:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801a712:	f88d 301c 	strb.w	r3, [sp, #28]
 801a716:	2200      	movs	r2, #0
 801a718:	2d00      	cmp	r5, #0
 801a71a:	bf14      	ite	ne
 801a71c:	2101      	movne	r1, #1
 801a71e:	4611      	moveq	r1, r2
 801a720:	4604      	mov	r4, r0
 801a722:	f88d 201d 	strb.w	r2, [sp, #29]
 801a726:	f88d 201e 	strb.w	r2, [sp, #30]
 801a72a:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801a72e:	d021      	beq.n	801a774 <uxr_buffer_request_data+0x6c>
 801a730:	682a      	ldr	r2, [r5, #0]
 801a732:	686b      	ldr	r3, [r5, #4]
 801a734:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801a738:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a73c:	2210      	movs	r2, #16
 801a73e:	2308      	movs	r3, #8
 801a740:	2100      	movs	r1, #0
 801a742:	e9cd 3100 	strd	r3, r1, [sp]
 801a746:	4620      	mov	r0, r4
 801a748:	9905      	ldr	r1, [sp, #20]
 801a74a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a74c:	f7f7 fe86 	bl	801245c <uxr_prepare_stream_to_write_submessage>
 801a750:	b918      	cbnz	r0, 801a75a <uxr_buffer_request_data+0x52>
 801a752:	4604      	mov	r4, r0
 801a754:	4620      	mov	r0, r4
 801a756:	b015      	add	sp, #84	@ 0x54
 801a758:	bd30      	pop	{r4, r5, pc}
 801a75a:	9904      	ldr	r1, [sp, #16]
 801a75c:	aa06      	add	r2, sp, #24
 801a75e:	4620      	mov	r0, r4
 801a760:	f7f7 ffb6 	bl	80126d0 <uxr_init_base_object_request>
 801a764:	a906      	add	r1, sp, #24
 801a766:	4604      	mov	r4, r0
 801a768:	a80c      	add	r0, sp, #48	@ 0x30
 801a76a:	f7f9 fa6d 	bl	8013c48 <uxr_serialize_READ_DATA_Payload>
 801a76e:	4620      	mov	r0, r4
 801a770:	b015      	add	sp, #84	@ 0x54
 801a772:	bd30      	pop	{r4, r5, pc}
 801a774:	2208      	movs	r2, #8
 801a776:	e7e2      	b.n	801a73e <uxr_buffer_request_data+0x36>

0801a778 <uxr_buffer_cancel_data>:
 801a778:	b510      	push	{r4, lr}
 801a77a:	b094      	sub	sp, #80	@ 0x50
 801a77c:	2300      	movs	r3, #0
 801a77e:	9301      	str	r3, [sp, #4]
 801a780:	9205      	str	r2, [sp, #20]
 801a782:	f8ad 301c 	strh.w	r3, [sp, #28]
 801a786:	2201      	movs	r2, #1
 801a788:	f88d 301e 	strb.w	r3, [sp, #30]
 801a78c:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801a790:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a794:	2308      	movs	r3, #8
 801a796:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801a79a:	9300      	str	r3, [sp, #0]
 801a79c:	2210      	movs	r2, #16
 801a79e:	ab0c      	add	r3, sp, #48	@ 0x30
 801a7a0:	4604      	mov	r4, r0
 801a7a2:	f7f7 fe5b 	bl	801245c <uxr_prepare_stream_to_write_submessage>
 801a7a6:	b918      	cbnz	r0, 801a7b0 <uxr_buffer_cancel_data+0x38>
 801a7a8:	4604      	mov	r4, r0
 801a7aa:	4620      	mov	r0, r4
 801a7ac:	b014      	add	sp, #80	@ 0x50
 801a7ae:	bd10      	pop	{r4, pc}
 801a7b0:	9905      	ldr	r1, [sp, #20]
 801a7b2:	aa06      	add	r2, sp, #24
 801a7b4:	4620      	mov	r0, r4
 801a7b6:	f7f7 ff8b 	bl	80126d0 <uxr_init_base_object_request>
 801a7ba:	a906      	add	r1, sp, #24
 801a7bc:	4604      	mov	r4, r0
 801a7be:	a80c      	add	r0, sp, #48	@ 0x30
 801a7c0:	f7f9 fa42 	bl	8013c48 <uxr_serialize_READ_DATA_Payload>
 801a7c4:	4620      	mov	r0, r4
 801a7c6:	b014      	add	sp, #80	@ 0x50
 801a7c8:	bd10      	pop	{r4, pc}
 801a7ca:	bf00      	nop

0801a7cc <read_submessage_format>:
 801a7cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a7d0:	b095      	sub	sp, #84	@ 0x54
 801a7d2:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 801a7d6:	b113      	cbz	r3, 801a7de <read_submessage_format+0x12>
 801a7d8:	b015      	add	sp, #84	@ 0x54
 801a7da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a7de:	460c      	mov	r4, r1
 801a7e0:	4616      	mov	r6, r2
 801a7e2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801a7e6:	461d      	mov	r5, r3
 801a7e8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801a7ea:	9304      	str	r3, [sp, #16]
 801a7ec:	1a52      	subs	r2, r2, r1
 801a7ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a7f0:	9305      	str	r3, [sp, #20]
 801a7f2:	4680      	mov	r8, r0
 801a7f4:	a80c      	add	r0, sp, #48	@ 0x30
 801a7f6:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 801a7fa:	f7f3 fced 	bl	800e1d8 <ucdr_init_buffer>
 801a7fe:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a802:	a80c      	add	r0, sp, #48	@ 0x30
 801a804:	f7f3 fcbc 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 801a808:	69e3      	ldr	r3, [r4, #28]
 801a80a:	b35b      	cbz	r3, 801a864 <read_submessage_format+0x98>
 801a80c:	f1b9 0f07 	cmp.w	r9, #7
 801a810:	751d      	strb	r5, [r3, #20]
 801a812:	d043      	beq.n	801a89c <read_submessage_format+0xd0>
 801a814:	f1b9 0f08 	cmp.w	r9, #8
 801a818:	d032      	beq.n	801a880 <read_submessage_format+0xb4>
 801a81a:	f1b9 0f06 	cmp.w	r9, #6
 801a81e:	d008      	beq.n	801a832 <read_submessage_format+0x66>
 801a820:	2201      	movs	r2, #1
 801a822:	751a      	strb	r2, [r3, #20]
 801a824:	4631      	mov	r1, r6
 801a826:	4620      	mov	r0, r4
 801a828:	f7f3 fd26 	bl	800e278 <ucdr_advance_buffer>
 801a82c:	b015      	add	sp, #84	@ 0x54
 801a82e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a832:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a836:	2d00      	cmp	r5, #0
 801a838:	d0f2      	beq.n	801a820 <read_submessage_format+0x54>
 801a83a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a83c:	e9cd 3600 	strd	r3, r6, [sp]
 801a840:	2306      	movs	r3, #6
 801a842:	f88d 3016 	strb.w	r3, [sp, #22]
 801a846:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 801a84a:	9302      	str	r3, [sp, #8]
 801a84c:	463a      	mov	r2, r7
 801a84e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801a852:	4640      	mov	r0, r8
 801a854:	47a8      	blx	r5
 801a856:	69e3      	ldr	r3, [r4, #28]
 801a858:	2201      	movs	r2, #1
 801a85a:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 801a85e:	2b00      	cmp	r3, #0
 801a860:	d1de      	bne.n	801a820 <read_submessage_format+0x54>
 801a862:	e7df      	b.n	801a824 <read_submessage_format+0x58>
 801a864:	f1b9 0f07 	cmp.w	r9, #7
 801a868:	d032      	beq.n	801a8d0 <read_submessage_format+0x104>
 801a86a:	f1b9 0f08 	cmp.w	r9, #8
 801a86e:	d02a      	beq.n	801a8c6 <read_submessage_format+0xfa>
 801a870:	f1b9 0f06 	cmp.w	r9, #6
 801a874:	d1d6      	bne.n	801a824 <read_submessage_format+0x58>
 801a876:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a87a:	2d00      	cmp	r5, #0
 801a87c:	d1dd      	bne.n	801a83a <read_submessage_format+0x6e>
 801a87e:	e7d1      	b.n	801a824 <read_submessage_format+0x58>
 801a880:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a884:	2a00      	cmp	r2, #0
 801a886:	d0cb      	beq.n	801a820 <read_submessage_format+0x54>
 801a888:	a906      	add	r1, sp, #24
 801a88a:	a80c      	add	r0, sp, #48	@ 0x30
 801a88c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a88e:	f7f9 faaf 	bl	8013df0 <uxr_deserialize_SampleIdentity>
 801a892:	bb28      	cbnz	r0, 801a8e0 <read_submessage_format+0x114>
 801a894:	69e3      	ldr	r3, [r4, #28]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d1c2      	bne.n	801a820 <read_submessage_format+0x54>
 801a89a:	e7c3      	b.n	801a824 <read_submessage_format+0x58>
 801a89c:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a8a0:	b16a      	cbz	r2, 801a8be <read_submessage_format+0xf2>
 801a8a2:	a906      	add	r1, sp, #24
 801a8a4:	a80c      	add	r0, sp, #48	@ 0x30
 801a8a6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a8a8:	f7f8 ff82 	bl	80137b0 <uxr_deserialize_BaseObjectRequest>
 801a8ac:	2800      	cmp	r0, #0
 801a8ae:	d13a      	bne.n	801a926 <read_submessage_format+0x15a>
 801a8b0:	68a2      	ldr	r2, [r4, #8]
 801a8b2:	69e3      	ldr	r3, [r4, #28]
 801a8b4:	4432      	add	r2, r6
 801a8b6:	60a2      	str	r2, [r4, #8]
 801a8b8:	2b00      	cmp	r3, #0
 801a8ba:	d1b1      	bne.n	801a820 <read_submessage_format+0x54>
 801a8bc:	e7b2      	b.n	801a824 <read_submessage_format+0x58>
 801a8be:	68a2      	ldr	r2, [r4, #8]
 801a8c0:	4432      	add	r2, r6
 801a8c2:	60a2      	str	r2, [r4, #8]
 801a8c4:	e7ac      	b.n	801a820 <read_submessage_format+0x54>
 801a8c6:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	d1dc      	bne.n	801a888 <read_submessage_format+0xbc>
 801a8ce:	e7a9      	b.n	801a824 <read_submessage_format+0x58>
 801a8d0:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d1e4      	bne.n	801a8a2 <read_submessage_format+0xd6>
 801a8d8:	68a3      	ldr	r3, [r4, #8]
 801a8da:	4433      	add	r3, r6
 801a8dc:	60a3      	str	r3, [r4, #8]
 801a8de:	e7a1      	b.n	801a824 <read_submessage_format+0x58>
 801a8e0:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a8e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a8e6:	1a52      	subs	r2, r2, r1
 801a8e8:	1aed      	subs	r5, r5, r3
 801a8ea:	a80c      	add	r0, sp, #48	@ 0x30
 801a8ec:	f7f3 fc74 	bl	800e1d8 <ucdr_init_buffer>
 801a8f0:	4435      	add	r5, r6
 801a8f2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a8f6:	a80c      	add	r0, sp, #48	@ 0x30
 801a8f8:	f7f3 fc42 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 801a8fc:	b2ad      	uxth	r5, r5
 801a8fe:	ab0c      	add	r3, sp, #48	@ 0x30
 801a900:	9300      	str	r3, [sp, #0]
 801a902:	9501      	str	r5, [sp, #4]
 801a904:	2108      	movs	r1, #8
 801a906:	f88d 1016 	strb.w	r1, [sp, #22]
 801a90a:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a90e:	9102      	str	r1, [sp, #8]
 801a910:	ab06      	add	r3, sp, #24
 801a912:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a916:	9905      	ldr	r1, [sp, #20]
 801a918:	463a      	mov	r2, r7
 801a91a:	4640      	mov	r0, r8
 801a91c:	47a8      	blx	r5
 801a91e:	2301      	movs	r3, #1
 801a920:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a924:	e7b6      	b.n	801a894 <read_submessage_format+0xc8>
 801a926:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a92a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a92c:	1a52      	subs	r2, r2, r1
 801a92e:	1aed      	subs	r5, r5, r3
 801a930:	a80c      	add	r0, sp, #48	@ 0x30
 801a932:	f7f3 fc51 	bl	800e1d8 <ucdr_init_buffer>
 801a936:	4435      	add	r5, r6
 801a938:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a93c:	a80c      	add	r0, sp, #48	@ 0x30
 801a93e:	f7f3 fc1f 	bl	800e180 <ucdr_set_on_full_buffer_callback>
 801a942:	b2ad      	uxth	r5, r5
 801a944:	ab0c      	add	r3, sp, #48	@ 0x30
 801a946:	9300      	str	r3, [sp, #0]
 801a948:	9501      	str	r5, [sp, #4]
 801a94a:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a94e:	2107      	movs	r1, #7
 801a950:	f88d 1016 	strb.w	r1, [sp, #22]
 801a954:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a958:	9102      	str	r1, [sp, #8]
 801a95a:	ba5b      	rev16	r3, r3
 801a95c:	b29b      	uxth	r3, r3
 801a95e:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a962:	9905      	ldr	r1, [sp, #20]
 801a964:	463a      	mov	r2, r7
 801a966:	4640      	mov	r0, r8
 801a968:	47a8      	blx	r5
 801a96a:	2301      	movs	r3, #1
 801a96c:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a970:	e79e      	b.n	801a8b0 <read_submessage_format+0xe4>
 801a972:	bf00      	nop

0801a974 <uxr_seq_num_add>:
 801a974:	4408      	add	r0, r1
 801a976:	b280      	uxth	r0, r0
 801a978:	4770      	bx	lr
 801a97a:	bf00      	nop

0801a97c <uxr_seq_num_sub>:
 801a97c:	1a40      	subs	r0, r0, r1
 801a97e:	b280      	uxth	r0, r0
 801a980:	4770      	bx	lr
 801a982:	bf00      	nop

0801a984 <uxr_seq_num_cmp>:
 801a984:	4288      	cmp	r0, r1
 801a986:	d010      	beq.n	801a9aa <uxr_seq_num_cmp+0x26>
 801a988:	d207      	bcs.n	801a99a <uxr_seq_num_cmp+0x16>
 801a98a:	1a09      	subs	r1, r1, r0
 801a98c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a990:	bfb4      	ite	lt
 801a992:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a996:	2001      	movge	r0, #1
 801a998:	4770      	bx	lr
 801a99a:	1a41      	subs	r1, r0, r1
 801a99c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a9a0:	bfcc      	ite	gt
 801a9a2:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a9a6:	2001      	movle	r0, #1
 801a9a8:	4770      	bx	lr
 801a9aa:	2000      	movs	r0, #0
 801a9ac:	4770      	bx	lr
 801a9ae:	bf00      	nop

0801a9b0 <uxr_init_framing_io>:
 801a9b0:	2300      	movs	r3, #0
 801a9b2:	7041      	strb	r1, [r0, #1]
 801a9b4:	7003      	strb	r3, [r0, #0]
 801a9b6:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a9b8:	4770      	bx	lr
 801a9ba:	bf00      	nop

0801a9bc <uxr_write_framed_msg>:
 801a9bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9c0:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a9c4:	4617      	mov	r7, r2
 801a9c6:	227e      	movs	r2, #126	@ 0x7e
 801a9c8:	b085      	sub	sp, #20
 801a9ca:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a9ce:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a9d2:	2a01      	cmp	r2, #1
 801a9d4:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a9d8:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a9dc:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a9e0:	4604      	mov	r4, r0
 801a9e2:	460e      	mov	r6, r1
 801a9e4:	469a      	mov	sl, r3
 801a9e6:	f240 812e 	bls.w	801ac46 <uxr_write_framed_msg+0x28a>
 801a9ea:	2003      	movs	r0, #3
 801a9ec:	2102      	movs	r1, #2
 801a9ee:	f04f 0905 	mov.w	r9, #5
 801a9f2:	2204      	movs	r2, #4
 801a9f4:	4686      	mov	lr, r0
 801a9f6:	460b      	mov	r3, r1
 801a9f8:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a9fc:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801aa00:	f1bc 0f01 	cmp.w	ip, #1
 801aa04:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801aa08:	4421      	add	r1, r4
 801aa0a:	f240 8110 	bls.w	801ac2e <uxr_write_framed_msg+0x272>
 801aa0e:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801aa12:	fa5f fc8b 	uxtb.w	ip, fp
 801aa16:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801aa1a:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801aa1e:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801aa22:	f1be 0f01 	cmp.w	lr, #1
 801aa26:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801aa2a:	b2ed      	uxtb	r5, r5
 801aa2c:	d94c      	bls.n	801aac8 <uxr_write_framed_msg+0x10c>
 801aa2e:	4420      	add	r0, r4
 801aa30:	2d01      	cmp	r5, #1
 801aa32:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801aa36:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa3a:	d95d      	bls.n	801aaf8 <uxr_write_framed_msg+0x13c>
 801aa3c:	18a0      	adds	r0, r4, r2
 801aa3e:	3201      	adds	r2, #1
 801aa40:	b2d2      	uxtb	r2, r2
 801aa42:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801aa46:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa4a:	f1bb 0f00 	cmp.w	fp, #0
 801aa4e:	f000 8108 	beq.w	801ac62 <uxr_write_framed_msg+0x2a6>
 801aa52:	f04f 0c00 	mov.w	ip, #0
 801aa56:	4661      	mov	r1, ip
 801aa58:	46de      	mov	lr, fp
 801aa5a:	46e3      	mov	fp, ip
 801aa5c:	46d4      	mov	ip, sl
 801aa5e:	468a      	mov	sl, r1
 801aa60:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801ac6c <uxr_write_framed_msg+0x2b0>
 801aa64:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801aa68:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801aa6c:	2901      	cmp	r1, #1
 801aa6e:	d91b      	bls.n	801aaa8 <uxr_write_framed_msg+0xec>
 801aa70:	2a29      	cmp	r2, #41	@ 0x29
 801aa72:	d84e      	bhi.n	801ab12 <uxr_write_framed_msg+0x156>
 801aa74:	18a1      	adds	r1, r4, r2
 801aa76:	3201      	adds	r2, #1
 801aa78:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801aa7c:	b2d2      	uxtb	r2, r2
 801aa7e:	ea8b 0303 	eor.w	r3, fp, r3
 801aa82:	b2db      	uxtb	r3, r3
 801aa84:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa88:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801aa8c:	f10a 0a01 	add.w	sl, sl, #1
 801aa90:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801aa94:	45d6      	cmp	lr, sl
 801aa96:	d95a      	bls.n	801ab4e <uxr_write_framed_msg+0x192>
 801aa98:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801aa9c:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aaa0:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801aaa4:	2901      	cmp	r1, #1
 801aaa6:	d8e3      	bhi.n	801aa70 <uxr_write_framed_msg+0xb4>
 801aaa8:	1c51      	adds	r1, r2, #1
 801aaaa:	b2c9      	uxtb	r1, r1
 801aaac:	2929      	cmp	r1, #41	@ 0x29
 801aaae:	d830      	bhi.n	801ab12 <uxr_write_framed_msg+0x156>
 801aab0:	18a1      	adds	r1, r4, r2
 801aab2:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801aab6:	3202      	adds	r2, #2
 801aab8:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801aabc:	f083 0020 	eor.w	r0, r3, #32
 801aac0:	b2d2      	uxtb	r2, r2
 801aac2:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801aac6:	e7da      	b.n	801aa7e <uxr_write_framed_msg+0xc2>
 801aac8:	eb04 0e00 	add.w	lr, r4, r0
 801aacc:	f08c 0c20 	eor.w	ip, ip, #32
 801aad0:	1c82      	adds	r2, r0, #2
 801aad2:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801aad6:	b2d2      	uxtb	r2, r2
 801aad8:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801aadc:	2d01      	cmp	r5, #1
 801aade:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801aae2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aae6:	d907      	bls.n	801aaf8 <uxr_write_framed_msg+0x13c>
 801aae8:	4422      	add	r2, r4
 801aaea:	3003      	adds	r0, #3
 801aaec:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801aaf0:	b2c2      	uxtb	r2, r0
 801aaf2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aaf6:	e7ac      	b.n	801aa52 <uxr_write_framed_msg+0x96>
 801aaf8:	18a0      	adds	r0, r4, r2
 801aafa:	f081 0120 	eor.w	r1, r1, #32
 801aafe:	3202      	adds	r2, #2
 801ab00:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801ab04:	b2d2      	uxtb	r2, r2
 801ab06:	217d      	movs	r1, #125	@ 0x7d
 801ab08:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801ab0c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801ab10:	e79f      	b.n	801aa52 <uxr_write_framed_msg+0x96>
 801ab12:	e9cd ba00 	strd	fp, sl, [sp]
 801ab16:	2500      	movs	r5, #0
 801ab18:	46e2      	mov	sl, ip
 801ab1a:	46f3      	mov	fp, lr
 801ab1c:	e000      	b.n	801ab20 <uxr_write_framed_msg+0x164>
 801ab1e:	b190      	cbz	r0, 801ab46 <uxr_write_framed_msg+0x18a>
 801ab20:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801ab24:	1b52      	subs	r2, r2, r5
 801ab26:	4643      	mov	r3, r8
 801ab28:	4421      	add	r1, r4
 801ab2a:	4638      	mov	r0, r7
 801ab2c:	47b0      	blx	r6
 801ab2e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ab32:	4405      	add	r5, r0
 801ab34:	4295      	cmp	r5, r2
 801ab36:	d3f2      	bcc.n	801ab1e <uxr_write_framed_msg+0x162>
 801ab38:	46d4      	mov	ip, sl
 801ab3a:	46de      	mov	lr, fp
 801ab3c:	f8dd a004 	ldr.w	sl, [sp, #4]
 801ab40:	f8dd b000 	ldr.w	fp, [sp]
 801ab44:	d06f      	beq.n	801ac26 <uxr_write_framed_msg+0x26a>
 801ab46:	2000      	movs	r0, #0
 801ab48:	b005      	add	sp, #20
 801ab4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab4e:	46dc      	mov	ip, fp
 801ab50:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ab54:	f8ad c00c 	strh.w	ip, [sp, #12]
 801ab58:	46f3      	mov	fp, lr
 801ab5a:	fa5f fc8c 	uxtb.w	ip, ip
 801ab5e:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801ab62:	2b01      	cmp	r3, #1
 801ab64:	f04f 0900 	mov.w	r9, #0
 801ab68:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801ab6c:	d930      	bls.n	801abd0 <uxr_write_framed_msg+0x214>
 801ab6e:	2a29      	cmp	r2, #41	@ 0x29
 801ab70:	d91c      	bls.n	801abac <uxr_write_framed_msg+0x1f0>
 801ab72:	2500      	movs	r5, #0
 801ab74:	e001      	b.n	801ab7a <uxr_write_framed_msg+0x1be>
 801ab76:	2800      	cmp	r0, #0
 801ab78:	d0e5      	beq.n	801ab46 <uxr_write_framed_msg+0x18a>
 801ab7a:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801ab7e:	1b52      	subs	r2, r2, r5
 801ab80:	4643      	mov	r3, r8
 801ab82:	4421      	add	r1, r4
 801ab84:	4638      	mov	r0, r7
 801ab86:	47b0      	blx	r6
 801ab88:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ab8c:	4405      	add	r5, r0
 801ab8e:	4295      	cmp	r5, r2
 801ab90:	d3f1      	bcc.n	801ab76 <uxr_write_framed_msg+0x1ba>
 801ab92:	d1d8      	bne.n	801ab46 <uxr_write_framed_msg+0x18a>
 801ab94:	f109 0310 	add.w	r3, r9, #16
 801ab98:	446b      	add	r3, sp
 801ab9a:	2200      	movs	r2, #0
 801ab9c:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801aba0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aba4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801aba8:	2b01      	cmp	r3, #1
 801abaa:	d911      	bls.n	801abd0 <uxr_write_framed_msg+0x214>
 801abac:	18a3      	adds	r3, r4, r2
 801abae:	3201      	adds	r2, #1
 801abb0:	b2d2      	uxtb	r2, r2
 801abb2:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801abb6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801abba:	f1b9 0f00 	cmp.w	r9, #0
 801abbe:	d119      	bne.n	801abf4 <uxr_write_framed_msg+0x238>
 801abc0:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801abc4:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801abc8:	2b01      	cmp	r3, #1
 801abca:	f04f 0901 	mov.w	r9, #1
 801abce:	d8ce      	bhi.n	801ab6e <uxr_write_framed_msg+0x1b2>
 801abd0:	1c53      	adds	r3, r2, #1
 801abd2:	b2db      	uxtb	r3, r3
 801abd4:	2b29      	cmp	r3, #41	@ 0x29
 801abd6:	d8cc      	bhi.n	801ab72 <uxr_write_framed_msg+0x1b6>
 801abd8:	18a3      	adds	r3, r4, r2
 801abda:	3202      	adds	r2, #2
 801abdc:	f08c 0c20 	eor.w	ip, ip, #32
 801abe0:	b2d2      	uxtb	r2, r2
 801abe2:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801abe6:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801abea:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801abee:	f1b9 0f00 	cmp.w	r9, #0
 801abf2:	d0e5      	beq.n	801abc0 <uxr_write_framed_msg+0x204>
 801abf4:	2500      	movs	r5, #0
 801abf6:	e001      	b.n	801abfc <uxr_write_framed_msg+0x240>
 801abf8:	2800      	cmp	r0, #0
 801abfa:	d0a4      	beq.n	801ab46 <uxr_write_framed_msg+0x18a>
 801abfc:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801ac00:	1b52      	subs	r2, r2, r5
 801ac02:	4643      	mov	r3, r8
 801ac04:	4421      	add	r1, r4
 801ac06:	4638      	mov	r0, r7
 801ac08:	47b0      	blx	r6
 801ac0a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ac0e:	4405      	add	r5, r0
 801ac10:	4295      	cmp	r5, r2
 801ac12:	d3f1      	bcc.n	801abf8 <uxr_write_framed_msg+0x23c>
 801ac14:	d197      	bne.n	801ab46 <uxr_write_framed_msg+0x18a>
 801ac16:	2300      	movs	r3, #0
 801ac18:	fa1f f08b 	uxth.w	r0, fp
 801ac1c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801ac20:	b005      	add	sp, #20
 801ac22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac26:	2300      	movs	r3, #0
 801ac28:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801ac2c:	e732      	b.n	801aa94 <uxr_write_framed_msg+0xd8>
 801ac2e:	44a6      	add	lr, r4
 801ac30:	f085 0520 	eor.w	r5, r5, #32
 801ac34:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801ac38:	4610      	mov	r0, r2
 801ac3a:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801ac3e:	464a      	mov	r2, r9
 801ac40:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801ac44:	e6e5      	b.n	801aa12 <uxr_write_framed_msg+0x56>
 801ac46:	f08c 0c20 	eor.w	ip, ip, #32
 801ac4a:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801ac4e:	2103      	movs	r1, #3
 801ac50:	2004      	movs	r0, #4
 801ac52:	f04f 0906 	mov.w	r9, #6
 801ac56:	2205      	movs	r2, #5
 801ac58:	4686      	mov	lr, r0
 801ac5a:	460b      	mov	r3, r1
 801ac5c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801ac60:	e6ca      	b.n	801a9f8 <uxr_write_framed_msg+0x3c>
 801ac62:	f8ad b00c 	strh.w	fp, [sp, #12]
 801ac66:	46dc      	mov	ip, fp
 801ac68:	e779      	b.n	801ab5e <uxr_write_framed_msg+0x1a2>
 801ac6a:	bf00      	nop
 801ac6c:	080209c8 	.word	0x080209c8

0801ac70 <uxr_framing_read_transport>:
 801ac70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac74:	4604      	mov	r4, r0
 801ac76:	b083      	sub	sp, #12
 801ac78:	461f      	mov	r7, r3
 801ac7a:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801ac7e:	4689      	mov	r9, r1
 801ac80:	4692      	mov	sl, r2
 801ac82:	f7f7 feb5 	bl	80129f0 <uxr_millis>
 801ac86:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ac8a:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801ac8e:	42b3      	cmp	r3, r6
 801ac90:	4680      	mov	r8, r0
 801ac92:	d062      	beq.n	801ad5a <uxr_framing_read_transport+0xea>
 801ac94:	d81c      	bhi.n	801acd0 <uxr_framing_read_transport+0x60>
 801ac96:	1e75      	subs	r5, r6, #1
 801ac98:	1aed      	subs	r5, r5, r3
 801ac9a:	b2ed      	uxtb	r5, r5
 801ac9c:	2600      	movs	r6, #0
 801ac9e:	455d      	cmp	r5, fp
 801aca0:	d81f      	bhi.n	801ace2 <uxr_framing_read_transport+0x72>
 801aca2:	19ab      	adds	r3, r5, r6
 801aca4:	455b      	cmp	r3, fp
 801aca6:	bf84      	itt	hi
 801aca8:	ebab 0b05 	subhi.w	fp, fp, r5
 801acac:	fa5f f68b 	uxtbhi.w	r6, fp
 801acb0:	b9e5      	cbnz	r5, 801acec <uxr_framing_read_transport+0x7c>
 801acb2:	f04f 0b00 	mov.w	fp, #0
 801acb6:	f7f7 fe9b 	bl	80129f0 <uxr_millis>
 801acba:	683b      	ldr	r3, [r7, #0]
 801acbc:	eba0 0108 	sub.w	r1, r0, r8
 801acc0:	1a5b      	subs	r3, r3, r1
 801acc2:	4658      	mov	r0, fp
 801acc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801acc8:	603b      	str	r3, [r7, #0]
 801acca:	b003      	add	sp, #12
 801accc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acd0:	2e00      	cmp	r6, #0
 801acd2:	d04a      	beq.n	801ad6a <uxr_framing_read_transport+0xfa>
 801acd4:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801acd8:	b2dd      	uxtb	r5, r3
 801acda:	3e01      	subs	r6, #1
 801acdc:	455d      	cmp	r5, fp
 801acde:	b2f6      	uxtb	r6, r6
 801ace0:	d9df      	bls.n	801aca2 <uxr_framing_read_transport+0x32>
 801ace2:	fa5f f58b 	uxtb.w	r5, fp
 801ace6:	2600      	movs	r6, #0
 801ace8:	2d00      	cmp	r5, #0
 801acea:	d0e2      	beq.n	801acb2 <uxr_framing_read_transport+0x42>
 801acec:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801acf0:	3102      	adds	r1, #2
 801acf2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801acf4:	9300      	str	r3, [sp, #0]
 801acf6:	683b      	ldr	r3, [r7, #0]
 801acf8:	4421      	add	r1, r4
 801acfa:	462a      	mov	r2, r5
 801acfc:	4650      	mov	r0, sl
 801acfe:	47c8      	blx	r9
 801ad00:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ad04:	4a1b      	ldr	r2, [pc, #108]	@ (801ad74 <uxr_framing_read_transport+0x104>)
 801ad06:	4403      	add	r3, r0
 801ad08:	0859      	lsrs	r1, r3, #1
 801ad0a:	4683      	mov	fp, r0
 801ad0c:	fba2 0101 	umull	r0, r1, r2, r1
 801ad10:	0889      	lsrs	r1, r1, #2
 801ad12:	222a      	movs	r2, #42	@ 0x2a
 801ad14:	fb02 3111 	mls	r1, r2, r1, r3
 801ad18:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801ad1c:	f1bb 0f00 	cmp.w	fp, #0
 801ad20:	d0c7      	beq.n	801acb2 <uxr_framing_read_transport+0x42>
 801ad22:	45ab      	cmp	fp, r5
 801ad24:	d1c7      	bne.n	801acb6 <uxr_framing_read_transport+0x46>
 801ad26:	2e00      	cmp	r6, #0
 801ad28:	d0c5      	beq.n	801acb6 <uxr_framing_read_transport+0x46>
 801ad2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ad2c:	9300      	str	r3, [sp, #0]
 801ad2e:	3102      	adds	r1, #2
 801ad30:	4632      	mov	r2, r6
 801ad32:	4421      	add	r1, r4
 801ad34:	2300      	movs	r3, #0
 801ad36:	4650      	mov	r0, sl
 801ad38:	47c8      	blx	r9
 801ad3a:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ad3e:	4a0d      	ldr	r2, [pc, #52]	@ (801ad74 <uxr_framing_read_transport+0x104>)
 801ad40:	4403      	add	r3, r0
 801ad42:	0859      	lsrs	r1, r3, #1
 801ad44:	fba2 2101 	umull	r2, r1, r2, r1
 801ad48:	0889      	lsrs	r1, r1, #2
 801ad4a:	222a      	movs	r2, #42	@ 0x2a
 801ad4c:	fb02 3311 	mls	r3, r2, r1, r3
 801ad50:	eb00 0b05 	add.w	fp, r0, r5
 801ad54:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801ad58:	e7ad      	b.n	801acb6 <uxr_framing_read_transport+0x46>
 801ad5a:	2600      	movs	r6, #0
 801ad5c:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801ad60:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801ad62:	d9be      	bls.n	801ace2 <uxr_framing_read_transport+0x72>
 801ad64:	2529      	movs	r5, #41	@ 0x29
 801ad66:	2102      	movs	r1, #2
 801ad68:	e7c3      	b.n	801acf2 <uxr_framing_read_transport+0x82>
 801ad6a:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801ad6e:	b2dd      	uxtb	r5, r3
 801ad70:	e795      	b.n	801ac9e <uxr_framing_read_transport+0x2e>
 801ad72:	bf00      	nop
 801ad74:	30c30c31 	.word	0x30c30c31

0801ad78 <uxr_read_framed_msg>:
 801ad78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad7c:	461d      	mov	r5, r3
 801ad7e:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801ad82:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801ad86:	b085      	sub	sp, #20
 801ad88:	459c      	cmp	ip, r3
 801ad8a:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801ad8e:	4604      	mov	r4, r0
 801ad90:	460f      	mov	r7, r1
 801ad92:	4616      	mov	r6, r2
 801ad94:	f000 81ae 	beq.w	801b0f4 <uxr_read_framed_msg+0x37c>
 801ad98:	2000      	movs	r0, #0
 801ad9a:	4639      	mov	r1, r7
 801ad9c:	2800      	cmp	r0, #0
 801ad9e:	d138      	bne.n	801ae12 <uxr_read_framed_msg+0x9a>
 801ada0:	468a      	mov	sl, r1
 801ada2:	7823      	ldrb	r3, [r4, #0]
 801ada4:	2b07      	cmp	r3, #7
 801ada6:	d8fd      	bhi.n	801ada4 <uxr_read_framed_msg+0x2c>
 801ada8:	e8df f013 	tbh	[pc, r3, lsl #1]
 801adac:	0116013b 	.word	0x0116013b
 801adb0:	00cd00f0 	.word	0x00cd00f0
 801adb4:	005a00a0 	.word	0x005a00a0
 801adb8:	00080037 	.word	0x00080037
 801adbc:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801adc0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801adc4:	4290      	cmp	r0, r2
 801adc6:	f000 8167 	beq.w	801b098 <uxr_read_framed_msg+0x320>
 801adca:	18a3      	adds	r3, r4, r2
 801adcc:	1c57      	adds	r7, r2, #1
 801adce:	49c7      	ldr	r1, [pc, #796]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801add0:	f893 c002 	ldrb.w	ip, [r3, #2]
 801add4:	087b      	lsrs	r3, r7, #1
 801add6:	fba1 8303 	umull	r8, r3, r1, r3
 801adda:	089b      	lsrs	r3, r3, #2
 801addc:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ade0:	fb08 7313 	mls	r3, r8, r3, r7
 801ade4:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801ade8:	b2df      	uxtb	r7, r3
 801adea:	f000 81b2 	beq.w	801b152 <uxr_read_framed_msg+0x3da>
 801adee:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801adf2:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801adf6:	f000 8220 	beq.w	801b23a <uxr_read_framed_msg+0x4c2>
 801adfa:	4661      	mov	r1, ip
 801adfc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801adfe:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801ae00:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801ae04:	b29b      	uxth	r3, r3
 801ae06:	2100      	movs	r1, #0
 801ae08:	429a      	cmp	r2, r3
 801ae0a:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801ae0c:	7021      	strb	r1, [r4, #0]
 801ae0e:	f000 8198 	beq.w	801b142 <uxr_read_framed_msg+0x3ca>
 801ae12:	2000      	movs	r0, #0
 801ae14:	b005      	add	sp, #20
 801ae16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae1a:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801ae1e:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ae22:	4297      	cmp	r7, r2
 801ae24:	f000 8148 	beq.w	801b0b8 <uxr_read_framed_msg+0x340>
 801ae28:	18a3      	adds	r3, r4, r2
 801ae2a:	f102 0c01 	add.w	ip, r2, #1
 801ae2e:	49af      	ldr	r1, [pc, #700]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801ae30:	7898      	ldrb	r0, [r3, #2]
 801ae32:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801ae36:	fba1 8303 	umull	r8, r3, r1, r3
 801ae3a:	089b      	lsrs	r3, r3, #2
 801ae3c:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ae40:	fb08 c313 	mls	r3, r8, r3, ip
 801ae44:	287d      	cmp	r0, #125	@ 0x7d
 801ae46:	fa5f fc83 	uxtb.w	ip, r3
 801ae4a:	f000 8194 	beq.w	801b176 <uxr_read_framed_msg+0x3fe>
 801ae4e:	287e      	cmp	r0, #126	@ 0x7e
 801ae50:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae54:	f000 8200 	beq.w	801b258 <uxr_read_framed_msg+0x4e0>
 801ae58:	2307      	movs	r3, #7
 801ae5a:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801ae5c:	7023      	strb	r3, [r4, #0]
 801ae5e:	e7a0      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801ae60:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ae62:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801ae64:	429f      	cmp	r7, r3
 801ae66:	f240 8164 	bls.w	801b132 <uxr_read_framed_msg+0x3ba>
 801ae6a:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801b0ec <uxr_read_framed_msg+0x374>
 801ae6e:	f8cd a00c 	str.w	sl, [sp, #12]
 801ae72:	212a      	movs	r1, #42	@ 0x2a
 801ae74:	e01f      	b.n	801aeb6 <uxr_read_framed_msg+0x13e>
 801ae76:	f89a e002 	ldrb.w	lr, [sl, #2]
 801ae7a:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801ae7e:	f000 80ea 	beq.w	801b056 <uxr_read_framed_msg+0x2de>
 801ae82:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801ae86:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae8a:	f000 8142 	beq.w	801b112 <uxr_read_framed_msg+0x39a>
 801ae8e:	f805 e003 	strb.w	lr, [r5, r3]
 801ae92:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801ae94:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ae96:	4f96      	ldr	r7, [pc, #600]	@ (801b0f0 <uxr_read_framed_msg+0x378>)
 801ae98:	ea80 020e 	eor.w	r2, r0, lr
 801ae9c:	b2d2      	uxtb	r2, r2
 801ae9e:	3301      	adds	r3, #1
 801aea0:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801aea4:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801aea6:	b29b      	uxth	r3, r3
 801aea8:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801aeac:	42bb      	cmp	r3, r7
 801aeae:	8663      	strh	r3, [r4, #50]	@ 0x32
 801aeb0:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801aeb2:	f080 80e7 	bcs.w	801b084 <uxr_read_framed_msg+0x30c>
 801aeb6:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801aeba:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801aebe:	f100 0c01 	add.w	ip, r0, #1
 801aec2:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801aec6:	fba9 e20e 	umull	lr, r2, r9, lr
 801aeca:	0892      	lsrs	r2, r2, #2
 801aecc:	fb01 c212 	mls	r2, r1, r2, ip
 801aed0:	4580      	cmp	r8, r0
 801aed2:	eb04 0a00 	add.w	sl, r4, r0
 801aed6:	fa5f fc82 	uxtb.w	ip, r2
 801aeda:	d1cc      	bne.n	801ae76 <uxr_read_framed_msg+0xfe>
 801aedc:	42bb      	cmp	r3, r7
 801aede:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801aee2:	f040 8128 	bne.w	801b136 <uxr_read_framed_msg+0x3be>
 801aee6:	2306      	movs	r3, #6
 801aee8:	7023      	strb	r3, [r4, #0]
 801aeea:	e75a      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801aeec:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801aef0:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801aef4:	4297      	cmp	r7, r2
 801aef6:	f000 80cf 	beq.w	801b098 <uxr_read_framed_msg+0x320>
 801aefa:	18a3      	adds	r3, r4, r2
 801aefc:	f102 0c01 	add.w	ip, r2, #1
 801af00:	497a      	ldr	r1, [pc, #488]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801af02:	7898      	ldrb	r0, [r3, #2]
 801af04:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801af08:	fba1 8303 	umull	r8, r3, r1, r3
 801af0c:	089b      	lsrs	r3, r3, #2
 801af0e:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801af12:	fb08 c313 	mls	r3, r8, r3, ip
 801af16:	287d      	cmp	r0, #125	@ 0x7d
 801af18:	fa5f fc83 	uxtb.w	ip, r3
 801af1c:	f000 813d 	beq.w	801b19a <uxr_read_framed_msg+0x422>
 801af20:	287e      	cmp	r0, #126	@ 0x7e
 801af22:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801af26:	f000 8188 	beq.w	801b23a <uxr_read_framed_msg+0x4c2>
 801af2a:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801af2c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801af2e:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801af32:	b29b      	uxth	r3, r3
 801af34:	2200      	movs	r2, #0
 801af36:	428b      	cmp	r3, r1
 801af38:	8623      	strh	r3, [r4, #48]	@ 0x30
 801af3a:	8662      	strh	r2, [r4, #50]	@ 0x32
 801af3c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801af3e:	f240 80f5 	bls.w	801b12c <uxr_read_framed_msg+0x3b4>
 801af42:	7022      	strb	r2, [r4, #0]
 801af44:	e765      	b.n	801ae12 <uxr_read_framed_msg+0x9a>
 801af46:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801af4a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af4e:	4297      	cmp	r7, r2
 801af50:	f000 80b2 	beq.w	801b0b8 <uxr_read_framed_msg+0x340>
 801af54:	18a3      	adds	r3, r4, r2
 801af56:	f102 0c01 	add.w	ip, r2, #1
 801af5a:	4964      	ldr	r1, [pc, #400]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801af5c:	7898      	ldrb	r0, [r3, #2]
 801af5e:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801af62:	fba1 8303 	umull	r8, r3, r1, r3
 801af66:	089b      	lsrs	r3, r3, #2
 801af68:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801af6c:	fb08 c313 	mls	r3, r8, r3, ip
 801af70:	287d      	cmp	r0, #125	@ 0x7d
 801af72:	fa5f fc83 	uxtb.w	ip, r3
 801af76:	f000 813b 	beq.w	801b1f0 <uxr_read_framed_msg+0x478>
 801af7a:	287e      	cmp	r0, #126	@ 0x7e
 801af7c:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801af80:	f000 816a 	beq.w	801b258 <uxr_read_framed_msg+0x4e0>
 801af84:	2304      	movs	r3, #4
 801af86:	8620      	strh	r0, [r4, #48]	@ 0x30
 801af88:	7023      	strb	r3, [r4, #0]
 801af8a:	e70a      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801af8c:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801af90:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af94:	4297      	cmp	r7, r2
 801af96:	f000 80c4 	beq.w	801b122 <uxr_read_framed_msg+0x3aa>
 801af9a:	18a3      	adds	r3, r4, r2
 801af9c:	f102 0c01 	add.w	ip, r2, #1
 801afa0:	4952      	ldr	r1, [pc, #328]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801afa2:	7898      	ldrb	r0, [r3, #2]
 801afa4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801afa8:	fba1 8303 	umull	r8, r3, r1, r3
 801afac:	089b      	lsrs	r3, r3, #2
 801afae:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801afb2:	fb08 c313 	mls	r3, r8, r3, ip
 801afb6:	287d      	cmp	r0, #125	@ 0x7d
 801afb8:	fa5f fc83 	uxtb.w	ip, r3
 801afbc:	f000 812b 	beq.w	801b216 <uxr_read_framed_msg+0x49e>
 801afc0:	287e      	cmp	r0, #126	@ 0x7e
 801afc2:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801afc6:	f000 8155 	beq.w	801b274 <uxr_read_framed_msg+0x4fc>
 801afca:	7863      	ldrb	r3, [r4, #1]
 801afcc:	4283      	cmp	r3, r0
 801afce:	bf0c      	ite	eq
 801afd0:	2303      	moveq	r3, #3
 801afd2:	2300      	movne	r3, #0
 801afd4:	7023      	strb	r3, [r4, #0]
 801afd6:	e6e4      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801afd8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801afdc:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801afe0:	2300      	movs	r3, #0
 801afe2:	4290      	cmp	r0, r2
 801afe4:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801afe8:	d06b      	beq.n	801b0c2 <uxr_read_framed_msg+0x34a>
 801afea:	18a3      	adds	r3, r4, r2
 801afec:	f102 0c01 	add.w	ip, r2, #1
 801aff0:	493e      	ldr	r1, [pc, #248]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801aff2:	789f      	ldrb	r7, [r3, #2]
 801aff4:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801aff8:	fba1 8303 	umull	r8, r3, r1, r3
 801affc:	089b      	lsrs	r3, r3, #2
 801affe:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801b002:	fb08 c313 	mls	r3, r8, r3, ip
 801b006:	2f7d      	cmp	r7, #125	@ 0x7d
 801b008:	fa5f fc83 	uxtb.w	ip, r3
 801b00c:	f000 80d8 	beq.w	801b1c0 <uxr_read_framed_msg+0x448>
 801b010:	2f7e      	cmp	r7, #126	@ 0x7e
 801b012:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801b016:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801b01a:	d052      	beq.n	801b0c2 <uxr_read_framed_msg+0x34a>
 801b01c:	2302      	movs	r3, #2
 801b01e:	7023      	strb	r3, [r4, #0]
 801b020:	e6bf      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801b022:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801b026:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801b02a:	4930      	ldr	r1, [pc, #192]	@ (801b0ec <uxr_read_framed_msg+0x374>)
 801b02c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801b030:	e004      	b.n	801b03c <uxr_read_framed_msg+0x2c4>
 801b032:	78bb      	ldrb	r3, [r7, #2]
 801b034:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b038:	2b7e      	cmp	r3, #126	@ 0x7e
 801b03a:	d02a      	beq.n	801b092 <uxr_read_framed_msg+0x31a>
 801b03c:	1c50      	adds	r0, r2, #1
 801b03e:	0843      	lsrs	r3, r0, #1
 801b040:	fba1 e303 	umull	lr, r3, r1, r3
 801b044:	089b      	lsrs	r3, r3, #2
 801b046:	fb0c 0013 	mls	r0, ip, r3, r0
 801b04a:	4590      	cmp	r8, r2
 801b04c:	eb04 0702 	add.w	r7, r4, r2
 801b050:	b2c2      	uxtb	r2, r0
 801b052:	d1ee      	bne.n	801b032 <uxr_read_framed_msg+0x2ba>
 801b054:	e6dd      	b.n	801ae12 <uxr_read_framed_msg+0x9a>
 801b056:	3002      	adds	r0, #2
 801b058:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801b05c:	eb04 0a02 	add.w	sl, r4, r2
 801b060:	fba9 e20e 	umull	lr, r2, r9, lr
 801b064:	0892      	lsrs	r2, r2, #2
 801b066:	45e0      	cmp	r8, ip
 801b068:	fb01 0012 	mls	r0, r1, r2, r0
 801b06c:	f43f af36 	beq.w	801aedc <uxr_read_framed_msg+0x164>
 801b070:	f89a e002 	ldrb.w	lr, [sl, #2]
 801b074:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801b078:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801b07c:	d049      	beq.n	801b112 <uxr_read_framed_msg+0x39a>
 801b07e:	f08e 0e20 	eor.w	lr, lr, #32
 801b082:	e704      	b.n	801ae8e <uxr_read_framed_msg+0x116>
 801b084:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801b088:	f43f af2d 	beq.w	801aee6 <uxr_read_framed_msg+0x16e>
 801b08c:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801b090:	d151      	bne.n	801b136 <uxr_read_framed_msg+0x3be>
 801b092:	2301      	movs	r3, #1
 801b094:	7023      	strb	r3, [r4, #0]
 801b096:	e684      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801b098:	4651      	mov	r1, sl
 801b09a:	f8cd b000 	str.w	fp, [sp]
 801b09e:	2301      	movs	r3, #1
 801b0a0:	9301      	str	r3, [sp, #4]
 801b0a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b0a4:	9103      	str	r1, [sp, #12]
 801b0a6:	4632      	mov	r2, r6
 801b0a8:	4620      	mov	r0, r4
 801b0aa:	f7ff fde1 	bl	801ac70 <uxr_framing_read_transport>
 801b0ae:	fab0 f080 	clz	r0, r0
 801b0b2:	9903      	ldr	r1, [sp, #12]
 801b0b4:	0940      	lsrs	r0, r0, #5
 801b0b6:	e671      	b.n	801ad9c <uxr_read_framed_msg+0x24>
 801b0b8:	4651      	mov	r1, sl
 801b0ba:	f8cd b000 	str.w	fp, [sp]
 801b0be:	2302      	movs	r3, #2
 801b0c0:	e7ee      	b.n	801b0a0 <uxr_read_framed_msg+0x328>
 801b0c2:	2304      	movs	r3, #4
 801b0c4:	9301      	str	r3, [sp, #4]
 801b0c6:	f8cd b000 	str.w	fp, [sp]
 801b0ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b0cc:	4632      	mov	r2, r6
 801b0ce:	4651      	mov	r1, sl
 801b0d0:	4620      	mov	r0, r4
 801b0d2:	f7ff fdcd 	bl	801ac70 <uxr_framing_read_transport>
 801b0d6:	2800      	cmp	r0, #0
 801b0d8:	f47f ae63 	bne.w	801ada2 <uxr_read_framed_msg+0x2a>
 801b0dc:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801b0e0:	387e      	subs	r0, #126	@ 0x7e
 801b0e2:	4651      	mov	r1, sl
 801b0e4:	bf18      	it	ne
 801b0e6:	2001      	movne	r0, #1
 801b0e8:	e658      	b.n	801ad9c <uxr_read_framed_msg+0x24>
 801b0ea:	bf00      	nop
 801b0ec:	30c30c31 	.word	0x30c30c31
 801b0f0:	080209c8 	.word	0x080209c8
 801b0f4:	2305      	movs	r3, #5
 801b0f6:	9301      	str	r3, [sp, #4]
 801b0f8:	f8cd b000 	str.w	fp, [sp]
 801b0fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b0fe:	f7ff fdb7 	bl	801ac70 <uxr_framing_read_transport>
 801b102:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801b106:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801b10a:	429a      	cmp	r2, r3
 801b10c:	f43f ae81 	beq.w	801ae12 <uxr_read_framed_msg+0x9a>
 801b110:	e642      	b.n	801ad98 <uxr_read_framed_msg+0x20>
 801b112:	42bb      	cmp	r3, r7
 801b114:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801b118:	f43f aee5 	beq.w	801aee6 <uxr_read_framed_msg+0x16e>
 801b11c:	2301      	movs	r3, #1
 801b11e:	7023      	strb	r3, [r4, #0]
 801b120:	e63f      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801b122:	4651      	mov	r1, sl
 801b124:	f8cd b000 	str.w	fp, [sp]
 801b128:	2303      	movs	r3, #3
 801b12a:	e7b9      	b.n	801b0a0 <uxr_read_framed_msg+0x328>
 801b12c:	2305      	movs	r3, #5
 801b12e:	7023      	strb	r3, [r4, #0]
 801b130:	e637      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801b132:	f43f aed8 	beq.w	801aee6 <uxr_read_framed_msg+0x16e>
 801b136:	1afb      	subs	r3, r7, r3
 801b138:	3302      	adds	r3, #2
 801b13a:	e9cd b300 	strd	fp, r3, [sp]
 801b13e:	4651      	mov	r1, sl
 801b140:	e7af      	b.n	801b0a2 <uxr_read_framed_msg+0x32a>
 801b142:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b144:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801b148:	7013      	strb	r3, [r2, #0]
 801b14a:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801b14c:	b005      	add	sp, #20
 801b14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b152:	4287      	cmp	r7, r0
 801b154:	d0a0      	beq.n	801b098 <uxr_read_framed_msg+0x320>
 801b156:	4423      	add	r3, r4
 801b158:	3202      	adds	r2, #2
 801b15a:	7898      	ldrb	r0, [r3, #2]
 801b15c:	0853      	lsrs	r3, r2, #1
 801b15e:	fba1 e303 	umull	lr, r3, r1, r3
 801b162:	089b      	lsrs	r3, r3, #2
 801b164:	fb08 2213 	mls	r2, r8, r3, r2
 801b168:	287e      	cmp	r0, #126	@ 0x7e
 801b16a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b16e:	d064      	beq.n	801b23a <uxr_read_framed_msg+0x4c2>
 801b170:	f080 0120 	eor.w	r1, r0, #32
 801b174:	e642      	b.n	801adfc <uxr_read_framed_msg+0x84>
 801b176:	45bc      	cmp	ip, r7
 801b178:	d09e      	beq.n	801b0b8 <uxr_read_framed_msg+0x340>
 801b17a:	4423      	add	r3, r4
 801b17c:	3202      	adds	r2, #2
 801b17e:	7898      	ldrb	r0, [r3, #2]
 801b180:	0853      	lsrs	r3, r2, #1
 801b182:	fba1 e303 	umull	lr, r3, r1, r3
 801b186:	089b      	lsrs	r3, r3, #2
 801b188:	fb08 2213 	mls	r2, r8, r3, r2
 801b18c:	287e      	cmp	r0, #126	@ 0x7e
 801b18e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b192:	d061      	beq.n	801b258 <uxr_read_framed_msg+0x4e0>
 801b194:	f080 0020 	eor.w	r0, r0, #32
 801b198:	e65e      	b.n	801ae58 <uxr_read_framed_msg+0xe0>
 801b19a:	4567      	cmp	r7, ip
 801b19c:	f43f af7c 	beq.w	801b098 <uxr_read_framed_msg+0x320>
 801b1a0:	4423      	add	r3, r4
 801b1a2:	3202      	adds	r2, #2
 801b1a4:	7898      	ldrb	r0, [r3, #2]
 801b1a6:	0853      	lsrs	r3, r2, #1
 801b1a8:	fba1 e303 	umull	lr, r3, r1, r3
 801b1ac:	089b      	lsrs	r3, r3, #2
 801b1ae:	fb08 2213 	mls	r2, r8, r3, r2
 801b1b2:	287e      	cmp	r0, #126	@ 0x7e
 801b1b4:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b1b8:	d03f      	beq.n	801b23a <uxr_read_framed_msg+0x4c2>
 801b1ba:	f080 0020 	eor.w	r0, r0, #32
 801b1be:	e6b4      	b.n	801af2a <uxr_read_framed_msg+0x1b2>
 801b1c0:	4560      	cmp	r0, ip
 801b1c2:	f43f af7e 	beq.w	801b0c2 <uxr_read_framed_msg+0x34a>
 801b1c6:	4423      	add	r3, r4
 801b1c8:	3202      	adds	r2, #2
 801b1ca:	7898      	ldrb	r0, [r3, #2]
 801b1cc:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b1d0:	0853      	lsrs	r3, r2, #1
 801b1d2:	fba1 e303 	umull	lr, r3, r1, r3
 801b1d6:	089b      	lsrs	r3, r3, #2
 801b1d8:	fb08 2213 	mls	r2, r8, r3, r2
 801b1dc:	287e      	cmp	r0, #126	@ 0x7e
 801b1de:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b1e2:	f43f af6e 	beq.w	801b0c2 <uxr_read_framed_msg+0x34a>
 801b1e6:	f080 0020 	eor.w	r0, r0, #32
 801b1ea:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b1ee:	e715      	b.n	801b01c <uxr_read_framed_msg+0x2a4>
 801b1f0:	4567      	cmp	r7, ip
 801b1f2:	f43f af61 	beq.w	801b0b8 <uxr_read_framed_msg+0x340>
 801b1f6:	4423      	add	r3, r4
 801b1f8:	3202      	adds	r2, #2
 801b1fa:	7898      	ldrb	r0, [r3, #2]
 801b1fc:	0853      	lsrs	r3, r2, #1
 801b1fe:	fba1 e303 	umull	lr, r3, r1, r3
 801b202:	089b      	lsrs	r3, r3, #2
 801b204:	fb08 2213 	mls	r2, r8, r3, r2
 801b208:	287e      	cmp	r0, #126	@ 0x7e
 801b20a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b20e:	d023      	beq.n	801b258 <uxr_read_framed_msg+0x4e0>
 801b210:	f080 0020 	eor.w	r0, r0, #32
 801b214:	e6b6      	b.n	801af84 <uxr_read_framed_msg+0x20c>
 801b216:	45bc      	cmp	ip, r7
 801b218:	d083      	beq.n	801b122 <uxr_read_framed_msg+0x3aa>
 801b21a:	4423      	add	r3, r4
 801b21c:	3202      	adds	r2, #2
 801b21e:	7898      	ldrb	r0, [r3, #2]
 801b220:	0853      	lsrs	r3, r2, #1
 801b222:	fba1 e303 	umull	lr, r3, r1, r3
 801b226:	089b      	lsrs	r3, r3, #2
 801b228:	fb08 2213 	mls	r2, r8, r3, r2
 801b22c:	287e      	cmp	r0, #126	@ 0x7e
 801b22e:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b232:	d01f      	beq.n	801b274 <uxr_read_framed_msg+0x4fc>
 801b234:	f080 0020 	eor.w	r0, r0, #32
 801b238:	e6c7      	b.n	801afca <uxr_read_framed_msg+0x252>
 801b23a:	2701      	movs	r7, #1
 801b23c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b23e:	f8cd b000 	str.w	fp, [sp]
 801b242:	9701      	str	r7, [sp, #4]
 801b244:	4632      	mov	r2, r6
 801b246:	4651      	mov	r1, sl
 801b248:	4620      	mov	r0, r4
 801b24a:	f7ff fd11 	bl	801ac70 <uxr_framing_read_transport>
 801b24e:	2800      	cmp	r0, #0
 801b250:	f47f ada7 	bne.w	801ada2 <uxr_read_framed_msg+0x2a>
 801b254:	7027      	strb	r7, [r4, #0]
 801b256:	e5a4      	b.n	801ada2 <uxr_read_framed_msg+0x2a>
 801b258:	f8cd b000 	str.w	fp, [sp]
 801b25c:	2302      	movs	r3, #2
 801b25e:	9301      	str	r3, [sp, #4]
 801b260:	4632      	mov	r2, r6
 801b262:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b264:	4651      	mov	r1, sl
 801b266:	4620      	mov	r0, r4
 801b268:	f7ff fd02 	bl	801ac70 <uxr_framing_read_transport>
 801b26c:	2800      	cmp	r0, #0
 801b26e:	f47f ad98 	bne.w	801ada2 <uxr_read_framed_msg+0x2a>
 801b272:	e70e      	b.n	801b092 <uxr_read_framed_msg+0x31a>
 801b274:	f8cd b000 	str.w	fp, [sp]
 801b278:	2303      	movs	r3, #3
 801b27a:	e7f0      	b.n	801b25e <uxr_read_framed_msg+0x4e6>

0801b27c <rcl_get_automatic_discovery_range>:
 801b27c:	b530      	push	{r4, r5, lr}
 801b27e:	b083      	sub	sp, #12
 801b280:	2300      	movs	r3, #0
 801b282:	9301      	str	r3, [sp, #4]
 801b284:	b1c0      	cbz	r0, 801b2b8 <rcl_get_automatic_discovery_range+0x3c>
 801b286:	4604      	mov	r4, r0
 801b288:	a901      	add	r1, sp, #4
 801b28a:	4818      	ldr	r0, [pc, #96]	@ (801b2ec <rcl_get_automatic_discovery_range+0x70>)
 801b28c:	f7fb ff86 	bl	801719c <rcutils_get_env>
 801b290:	b110      	cbz	r0, 801b298 <rcl_get_automatic_discovery_range+0x1c>
 801b292:	2001      	movs	r0, #1
 801b294:	b003      	add	sp, #12
 801b296:	bd30      	pop	{r4, r5, pc}
 801b298:	9d01      	ldr	r5, [sp, #4]
 801b29a:	782b      	ldrb	r3, [r5, #0]
 801b29c:	b923      	cbnz	r3, 801b2a8 <rcl_get_automatic_discovery_range+0x2c>
 801b29e:	2303      	movs	r3, #3
 801b2a0:	7023      	strb	r3, [r4, #0]
 801b2a2:	2000      	movs	r0, #0
 801b2a4:	b003      	add	sp, #12
 801b2a6:	bd30      	pop	{r4, r5, pc}
 801b2a8:	4911      	ldr	r1, [pc, #68]	@ (801b2f0 <rcl_get_automatic_discovery_range+0x74>)
 801b2aa:	4628      	mov	r0, r5
 801b2ac:	f7e4 ff98 	bl	80001e0 <strcmp>
 801b2b0:	b928      	cbnz	r0, 801b2be <rcl_get_automatic_discovery_range+0x42>
 801b2b2:	2301      	movs	r3, #1
 801b2b4:	7023      	strb	r3, [r4, #0]
 801b2b6:	e7f4      	b.n	801b2a2 <rcl_get_automatic_discovery_range+0x26>
 801b2b8:	200b      	movs	r0, #11
 801b2ba:	b003      	add	sp, #12
 801b2bc:	bd30      	pop	{r4, r5, pc}
 801b2be:	490d      	ldr	r1, [pc, #52]	@ (801b2f4 <rcl_get_automatic_discovery_range+0x78>)
 801b2c0:	4628      	mov	r0, r5
 801b2c2:	f7e4 ff8d 	bl	80001e0 <strcmp>
 801b2c6:	b168      	cbz	r0, 801b2e4 <rcl_get_automatic_discovery_range+0x68>
 801b2c8:	490b      	ldr	r1, [pc, #44]	@ (801b2f8 <rcl_get_automatic_discovery_range+0x7c>)
 801b2ca:	4628      	mov	r0, r5
 801b2cc:	f7e4 ff88 	bl	80001e0 <strcmp>
 801b2d0:	2800      	cmp	r0, #0
 801b2d2:	d0e4      	beq.n	801b29e <rcl_get_automatic_discovery_range+0x22>
 801b2d4:	4909      	ldr	r1, [pc, #36]	@ (801b2fc <rcl_get_automatic_discovery_range+0x80>)
 801b2d6:	4628      	mov	r0, r5
 801b2d8:	f7e4 ff82 	bl	80001e0 <strcmp>
 801b2dc:	b910      	cbnz	r0, 801b2e4 <rcl_get_automatic_discovery_range+0x68>
 801b2de:	2304      	movs	r3, #4
 801b2e0:	7023      	strb	r3, [r4, #0]
 801b2e2:	e7de      	b.n	801b2a2 <rcl_get_automatic_discovery_range+0x26>
 801b2e4:	2302      	movs	r3, #2
 801b2e6:	7023      	strb	r3, [r4, #0]
 801b2e8:	e7db      	b.n	801b2a2 <rcl_get_automatic_discovery_range+0x26>
 801b2ea:	bf00      	nop
 801b2ec:	0801fe10 	.word	0x0801fe10
 801b2f0:	0801fe30 	.word	0x0801fe30
 801b2f4:	0801fe34 	.word	0x0801fe34
 801b2f8:	0801fe40 	.word	0x0801fe40
 801b2fc:	0801fe48 	.word	0x0801fe48

0801b300 <rcl_automatic_discovery_range_to_string>:
 801b300:	2804      	cmp	r0, #4
 801b302:	bf9a      	itte	ls
 801b304:	4b02      	ldrls	r3, [pc, #8]	@ (801b310 <rcl_automatic_discovery_range_to_string+0x10>)
 801b306:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801b30a:	2000      	movhi	r0, #0
 801b30c:	4770      	bx	lr
 801b30e:	bf00      	nop
 801b310:	08020bc8 	.word	0x08020bc8

0801b314 <rcl_get_discovery_static_peers>:
 801b314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b318:	b08c      	sub	sp, #48	@ 0x30
 801b31a:	2300      	movs	r3, #0
 801b31c:	9304      	str	r3, [sp, #16]
 801b31e:	2800      	cmp	r0, #0
 801b320:	d04e      	beq.n	801b3c0 <rcl_get_discovery_static_peers+0xac>
 801b322:	460d      	mov	r5, r1
 801b324:	2900      	cmp	r1, #0
 801b326:	d04b      	beq.n	801b3c0 <rcl_get_discovery_static_peers+0xac>
 801b328:	4604      	mov	r4, r0
 801b32a:	a904      	add	r1, sp, #16
 801b32c:	482d      	ldr	r0, [pc, #180]	@ (801b3e4 <rcl_get_discovery_static_peers+0xd0>)
 801b32e:	f7fb ff35 	bl	801719c <rcutils_get_env>
 801b332:	b118      	cbz	r0, 801b33c <rcl_get_discovery_static_peers+0x28>
 801b334:	2001      	movs	r0, #1
 801b336:	b00c      	add	sp, #48	@ 0x30
 801b338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b33c:	9b04      	ldr	r3, [sp, #16]
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d0f8      	beq.n	801b334 <rcl_get_discovery_static_peers+0x20>
 801b342:	af05      	add	r7, sp, #20
 801b344:	4638      	mov	r0, r7
 801b346:	f000 fc7f 	bl	801bc48 <rcutils_get_zero_initialized_string_array>
 801b34a:	f105 0308 	add.w	r3, r5, #8
 801b34e:	9703      	str	r7, [sp, #12]
 801b350:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b354:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b358:	9804      	ldr	r0, [sp, #16]
 801b35a:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b35e:	213b      	movs	r1, #59	@ 0x3b
 801b360:	f000 fbc2 	bl	801bae8 <rcutils_split>
 801b364:	2800      	cmp	r0, #0
 801b366:	d1e5      	bne.n	801b334 <rcl_get_discovery_static_peers+0x20>
 801b368:	9905      	ldr	r1, [sp, #20]
 801b36a:	462a      	mov	r2, r5
 801b36c:	4620      	mov	r0, r4
 801b36e:	f000 fcc3 	bl	801bcf8 <rmw_discovery_options_init>
 801b372:	4606      	mov	r6, r0
 801b374:	bb90      	cbnz	r0, 801b3dc <rcl_get_discovery_static_peers+0xc8>
 801b376:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b37a:	f1b9 0f00 	cmp.w	r9, #0
 801b37e:	d026      	beq.n	801b3ce <rcl_get_discovery_static_peers+0xba>
 801b380:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b384:	4680      	mov	r8, r0
 801b386:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801b38a:	4628      	mov	r0, r5
 801b38c:	f7e4 ff88 	bl	80002a0 <strlen>
 801b390:	28ff      	cmp	r0, #255	@ 0xff
 801b392:	4629      	mov	r1, r5
 801b394:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801b398:	d816      	bhi.n	801b3c8 <rcl_get_discovery_static_peers+0xb4>
 801b39a:	6860      	ldr	r0, [r4, #4]
 801b39c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801b3a0:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801b3a4:	f001 fc8b 	bl	801ccbe <strncpy>
 801b3a8:	6863      	ldr	r3, [r4, #4]
 801b3aa:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b3ae:	3601      	adds	r6, #1
 801b3b0:	442b      	add	r3, r5
 801b3b2:	454e      	cmp	r6, r9
 801b3b4:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801b3b8:	d209      	bcs.n	801b3ce <rcl_get_discovery_static_peers+0xba>
 801b3ba:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b3be:	e7e2      	b.n	801b386 <rcl_get_discovery_static_peers+0x72>
 801b3c0:	200b      	movs	r0, #11
 801b3c2:	b00c      	add	sp, #48	@ 0x30
 801b3c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b3c8:	3601      	adds	r6, #1
 801b3ca:	454e      	cmp	r6, r9
 801b3cc:	d3db      	bcc.n	801b386 <rcl_get_discovery_static_peers+0x72>
 801b3ce:	4638      	mov	r0, r7
 801b3d0:	f000 fc6c 	bl	801bcac <rcutils_string_array_fini>
 801b3d4:	3800      	subs	r0, #0
 801b3d6:	bf18      	it	ne
 801b3d8:	2001      	movne	r0, #1
 801b3da:	e7ac      	b.n	801b336 <rcl_get_discovery_static_peers+0x22>
 801b3dc:	f7f8 ff66 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801b3e0:	e7a9      	b.n	801b336 <rcl_get_discovery_static_peers+0x22>
 801b3e2:	bf00      	nop
 801b3e4:	0801fe58 	.word	0x0801fe58

0801b3e8 <rcl_get_default_domain_id>:
 801b3e8:	b530      	push	{r4, r5, lr}
 801b3ea:	b083      	sub	sp, #12
 801b3ec:	2300      	movs	r3, #0
 801b3ee:	9300      	str	r3, [sp, #0]
 801b3f0:	b1f0      	cbz	r0, 801b430 <rcl_get_default_domain_id+0x48>
 801b3f2:	4604      	mov	r4, r0
 801b3f4:	4669      	mov	r1, sp
 801b3f6:	4812      	ldr	r0, [pc, #72]	@ (801b440 <rcl_get_default_domain_id+0x58>)
 801b3f8:	f7fb fed0 	bl	801719c <rcutils_get_env>
 801b3fc:	4602      	mov	r2, r0
 801b3fe:	b108      	cbz	r0, 801b404 <rcl_get_default_domain_id+0x1c>
 801b400:	2001      	movs	r0, #1
 801b402:	e004      	b.n	801b40e <rcl_get_default_domain_id+0x26>
 801b404:	9800      	ldr	r0, [sp, #0]
 801b406:	b108      	cbz	r0, 801b40c <rcl_get_default_domain_id+0x24>
 801b408:	7803      	ldrb	r3, [r0, #0]
 801b40a:	b913      	cbnz	r3, 801b412 <rcl_get_default_domain_id+0x2a>
 801b40c:	2000      	movs	r0, #0
 801b40e:	b003      	add	sp, #12
 801b410:	bd30      	pop	{r4, r5, pc}
 801b412:	a901      	add	r1, sp, #4
 801b414:	9201      	str	r2, [sp, #4]
 801b416:	f001 f921 	bl	801c65c <strtoul>
 801b41a:	4605      	mov	r5, r0
 801b41c:	b158      	cbz	r0, 801b436 <rcl_get_default_domain_id+0x4e>
 801b41e:	1c43      	adds	r3, r0, #1
 801b420:	d104      	bne.n	801b42c <rcl_get_default_domain_id+0x44>
 801b422:	f001 fd29 	bl	801ce78 <__errno>
 801b426:	6803      	ldr	r3, [r0, #0]
 801b428:	2b22      	cmp	r3, #34	@ 0x22
 801b42a:	d0e9      	beq.n	801b400 <rcl_get_default_domain_id+0x18>
 801b42c:	6025      	str	r5, [r4, #0]
 801b42e:	e7ed      	b.n	801b40c <rcl_get_default_domain_id+0x24>
 801b430:	200b      	movs	r0, #11
 801b432:	b003      	add	sp, #12
 801b434:	bd30      	pop	{r4, r5, pc}
 801b436:	9b01      	ldr	r3, [sp, #4]
 801b438:	781b      	ldrb	r3, [r3, #0]
 801b43a:	2b00      	cmp	r3, #0
 801b43c:	d0f6      	beq.n	801b42c <rcl_get_default_domain_id+0x44>
 801b43e:	e7df      	b.n	801b400 <rcl_get_default_domain_id+0x18>
 801b440:	0801ff38 	.word	0x0801ff38

0801b444 <rcl_expand_topic_name>:
 801b444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b448:	b08b      	sub	sp, #44	@ 0x2c
 801b44a:	9306      	str	r3, [sp, #24]
 801b44c:	2800      	cmp	r0, #0
 801b44e:	f000 80ad 	beq.w	801b5ac <rcl_expand_topic_name+0x168>
 801b452:	460e      	mov	r6, r1
 801b454:	2900      	cmp	r1, #0
 801b456:	f000 80a9 	beq.w	801b5ac <rcl_expand_topic_name+0x168>
 801b45a:	4617      	mov	r7, r2
 801b45c:	2a00      	cmp	r2, #0
 801b45e:	f000 80a5 	beq.w	801b5ac <rcl_expand_topic_name+0x168>
 801b462:	2b00      	cmp	r3, #0
 801b464:	f000 80a2 	beq.w	801b5ac <rcl_expand_topic_name+0x168>
 801b468:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	f000 809e 	beq.w	801b5ac <rcl_expand_topic_name+0x168>
 801b470:	2200      	movs	r2, #0
 801b472:	a909      	add	r1, sp, #36	@ 0x24
 801b474:	4680      	mov	r8, r0
 801b476:	f000 fa45 	bl	801b904 <rcl_validate_topic_name>
 801b47a:	4605      	mov	r5, r0
 801b47c:	2800      	cmp	r0, #0
 801b47e:	f040 8096 	bne.w	801b5ae <rcl_expand_topic_name+0x16a>
 801b482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b484:	2b00      	cmp	r3, #0
 801b486:	f040 809a 	bne.w	801b5be <rcl_expand_topic_name+0x17a>
 801b48a:	4602      	mov	r2, r0
 801b48c:	a909      	add	r1, sp, #36	@ 0x24
 801b48e:	4630      	mov	r0, r6
 801b490:	f7fc fadc 	bl	8017a4c <rmw_validate_node_name>
 801b494:	2800      	cmp	r0, #0
 801b496:	f040 808e 	bne.w	801b5b6 <rcl_expand_topic_name+0x172>
 801b49a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b49c:	2a00      	cmp	r2, #0
 801b49e:	f040 8093 	bne.w	801b5c8 <rcl_expand_topic_name+0x184>
 801b4a2:	a909      	add	r1, sp, #36	@ 0x24
 801b4a4:	4638      	mov	r0, r7
 801b4a6:	f7fc fab3 	bl	8017a10 <rmw_validate_namespace>
 801b4aa:	2800      	cmp	r0, #0
 801b4ac:	f040 8083 	bne.w	801b5b6 <rcl_expand_topic_name+0x172>
 801b4b0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801b4b2:	2d00      	cmp	r5, #0
 801b4b4:	f040 80f5 	bne.w	801b6a2 <rcl_expand_topic_name+0x25e>
 801b4b8:	217b      	movs	r1, #123	@ 0x7b
 801b4ba:	4640      	mov	r0, r8
 801b4bc:	f001 fbe0 	bl	801cc80 <strchr>
 801b4c0:	f898 3000 	ldrb.w	r3, [r8]
 801b4c4:	2b2f      	cmp	r3, #47	@ 0x2f
 801b4c6:	4604      	mov	r4, r0
 801b4c8:	f000 809f 	beq.w	801b60a <rcl_expand_topic_name+0x1c6>
 801b4cc:	2b7e      	cmp	r3, #126	@ 0x7e
 801b4ce:	f040 80ea 	bne.w	801b6a6 <rcl_expand_topic_name+0x262>
 801b4d2:	4638      	mov	r0, r7
 801b4d4:	f7e4 fee4 	bl	80002a0 <strlen>
 801b4d8:	4a86      	ldr	r2, [pc, #536]	@ (801b6f4 <rcl_expand_topic_name+0x2b0>)
 801b4da:	4b87      	ldr	r3, [pc, #540]	@ (801b6f8 <rcl_expand_topic_name+0x2b4>)
 801b4dc:	2801      	cmp	r0, #1
 801b4de:	bf08      	it	eq
 801b4e0:	4613      	moveq	r3, r2
 801b4e2:	9302      	str	r3, [sp, #8]
 801b4e4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801b4e6:	9300      	str	r3, [sp, #0]
 801b4e8:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801b4ec:	f108 0301 	add.w	r3, r8, #1
 801b4f0:	9305      	str	r3, [sp, #20]
 801b4f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b4f6:	9301      	str	r3, [sp, #4]
 801b4f8:	ab14      	add	r3, sp, #80	@ 0x50
 801b4fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b4fc:	f7fb fe66 	bl	80171cc <rcutils_format_string_limit>
 801b500:	4682      	mov	sl, r0
 801b502:	2800      	cmp	r0, #0
 801b504:	f000 80e1 	beq.w	801b6ca <rcl_expand_topic_name+0x286>
 801b508:	2c00      	cmp	r4, #0
 801b50a:	f000 8085 	beq.w	801b618 <rcl_expand_topic_name+0x1d4>
 801b50e:	217b      	movs	r1, #123	@ 0x7b
 801b510:	f001 fbb6 	bl	801cc80 <strchr>
 801b514:	46d1      	mov	r9, sl
 801b516:	4604      	mov	r4, r0
 801b518:	9507      	str	r5, [sp, #28]
 801b51a:	464d      	mov	r5, r9
 801b51c:	2c00      	cmp	r4, #0
 801b51e:	f000 80a1 	beq.w	801b664 <rcl_expand_topic_name+0x220>
 801b522:	217d      	movs	r1, #125	@ 0x7d
 801b524:	4628      	mov	r0, r5
 801b526:	f001 fbab 	bl	801cc80 <strchr>
 801b52a:	eba0 0904 	sub.w	r9, r0, r4
 801b52e:	f109 0b01 	add.w	fp, r9, #1
 801b532:	4872      	ldr	r0, [pc, #456]	@ (801b6fc <rcl_expand_topic_name+0x2b8>)
 801b534:	465a      	mov	r2, fp
 801b536:	4621      	mov	r1, r4
 801b538:	f001 fbaf 	bl	801cc9a <strncmp>
 801b53c:	2800      	cmp	r0, #0
 801b53e:	d069      	beq.n	801b614 <rcl_expand_topic_name+0x1d0>
 801b540:	486f      	ldr	r0, [pc, #444]	@ (801b700 <rcl_expand_topic_name+0x2bc>)
 801b542:	465a      	mov	r2, fp
 801b544:	4621      	mov	r1, r4
 801b546:	f001 fba8 	bl	801cc9a <strncmp>
 801b54a:	b130      	cbz	r0, 801b55a <rcl_expand_topic_name+0x116>
 801b54c:	486d      	ldr	r0, [pc, #436]	@ (801b704 <rcl_expand_topic_name+0x2c0>)
 801b54e:	465a      	mov	r2, fp
 801b550:	4621      	mov	r1, r4
 801b552:	f001 fba2 	bl	801cc9a <strncmp>
 801b556:	2800      	cmp	r0, #0
 801b558:	d138      	bne.n	801b5cc <rcl_expand_topic_name+0x188>
 801b55a:	46b9      	mov	r9, r7
 801b55c:	ab16      	add	r3, sp, #88	@ 0x58
 801b55e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b562:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b566:	ab14      	add	r3, sp, #80	@ 0x50
 801b568:	4620      	mov	r0, r4
 801b56a:	cb0c      	ldmia	r3, {r2, r3}
 801b56c:	4659      	mov	r1, fp
 801b56e:	f7fb ff81 	bl	8017474 <rcutils_strndup>
 801b572:	4604      	mov	r4, r0
 801b574:	2800      	cmp	r0, #0
 801b576:	f000 8099 	beq.w	801b6ac <rcl_expand_topic_name+0x268>
 801b57a:	464a      	mov	r2, r9
 801b57c:	4628      	mov	r0, r5
 801b57e:	ab14      	add	r3, sp, #80	@ 0x50
 801b580:	4621      	mov	r1, r4
 801b582:	f7fb fe5d 	bl	8017240 <rcutils_repl_str>
 801b586:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b588:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b58a:	4605      	mov	r5, r0
 801b58c:	4620      	mov	r0, r4
 801b58e:	4798      	blx	r3
 801b590:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b592:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b594:	4650      	mov	r0, sl
 801b596:	4798      	blx	r3
 801b598:	2d00      	cmp	r5, #0
 801b59a:	f000 8091 	beq.w	801b6c0 <rcl_expand_topic_name+0x27c>
 801b59e:	217b      	movs	r1, #123	@ 0x7b
 801b5a0:	4628      	mov	r0, r5
 801b5a2:	f001 fb6d 	bl	801cc80 <strchr>
 801b5a6:	46aa      	mov	sl, r5
 801b5a8:	4604      	mov	r4, r0
 801b5aa:	e7b7      	b.n	801b51c <rcl_expand_topic_name+0xd8>
 801b5ac:	250b      	movs	r5, #11
 801b5ae:	4628      	mov	r0, r5
 801b5b0:	b00b      	add	sp, #44	@ 0x2c
 801b5b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5b6:	f7f8 fe79 	bl	80142ac <rcl_convert_rmw_ret_to_rcl_ret>
 801b5ba:	4605      	mov	r5, r0
 801b5bc:	e7f7      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b5be:	2567      	movs	r5, #103	@ 0x67
 801b5c0:	4628      	mov	r0, r5
 801b5c2:	b00b      	add	sp, #44	@ 0x2c
 801b5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5c8:	25c9      	movs	r5, #201	@ 0xc9
 801b5ca:	e7f0      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b5cc:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801b5d0:	9806      	ldr	r0, [sp, #24]
 801b5d2:	1c61      	adds	r1, r4, #1
 801b5d4:	f7fc f86a 	bl	80176ac <rcutils_string_map_getn>
 801b5d8:	4681      	mov	r9, r0
 801b5da:	2800      	cmp	r0, #0
 801b5dc:	d1be      	bne.n	801b55c <rcl_expand_topic_name+0x118>
 801b5de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b5e0:	ab16      	add	r3, sp, #88	@ 0x58
 801b5e2:	6010      	str	r0, [r2, #0]
 801b5e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b5e8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b5ec:	ab14      	add	r3, sp, #80	@ 0x50
 801b5ee:	cb0c      	ldmia	r3, {r2, r3}
 801b5f0:	4659      	mov	r1, fp
 801b5f2:	4620      	mov	r0, r4
 801b5f4:	f7fb ff3e 	bl	8017474 <rcutils_strndup>
 801b5f8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b5fa:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b5fc:	4798      	blx	r3
 801b5fe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b600:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b602:	4650      	mov	r0, sl
 801b604:	4798      	blx	r3
 801b606:	2569      	movs	r5, #105	@ 0x69
 801b608:	e7d1      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b60a:	2800      	cmp	r0, #0
 801b60c:	d061      	beq.n	801b6d2 <rcl_expand_topic_name+0x28e>
 801b60e:	46c1      	mov	r9, r8
 801b610:	46aa      	mov	sl, r5
 801b612:	e781      	b.n	801b518 <rcl_expand_topic_name+0xd4>
 801b614:	46b1      	mov	r9, r6
 801b616:	e7a1      	b.n	801b55c <rcl_expand_topic_name+0x118>
 801b618:	f89a 3000 	ldrb.w	r3, [sl]
 801b61c:	2b2f      	cmp	r3, #47	@ 0x2f
 801b61e:	d01d      	beq.n	801b65c <rcl_expand_topic_name+0x218>
 801b620:	4638      	mov	r0, r7
 801b622:	f7e4 fe3d 	bl	80002a0 <strlen>
 801b626:	4a38      	ldr	r2, [pc, #224]	@ (801b708 <rcl_expand_topic_name+0x2c4>)
 801b628:	4b38      	ldr	r3, [pc, #224]	@ (801b70c <rcl_expand_topic_name+0x2c8>)
 801b62a:	f8cd a010 	str.w	sl, [sp, #16]
 801b62e:	2801      	cmp	r0, #1
 801b630:	bf18      	it	ne
 801b632:	4613      	movne	r3, r2
 801b634:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b638:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b63c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b63e:	9703      	str	r7, [sp, #12]
 801b640:	9200      	str	r2, [sp, #0]
 801b642:	ab14      	add	r3, sp, #80	@ 0x50
 801b644:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b646:	f7fb fdc1 	bl	80171cc <rcutils_format_string_limit>
 801b64a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b64c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b64e:	4604      	mov	r4, r0
 801b650:	4650      	mov	r0, sl
 801b652:	4798      	blx	r3
 801b654:	46a2      	mov	sl, r4
 801b656:	4653      	mov	r3, sl
 801b658:	2b00      	cmp	r3, #0
 801b65a:	d036      	beq.n	801b6ca <rcl_expand_topic_name+0x286>
 801b65c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b65e:	f8c3 a000 	str.w	sl, [r3]
 801b662:	e7a4      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b664:	4653      	mov	r3, sl
 801b666:	9d07      	ldr	r5, [sp, #28]
 801b668:	2b00      	cmp	r3, #0
 801b66a:	d1d5      	bne.n	801b618 <rcl_expand_topic_name+0x1d4>
 801b66c:	f898 3000 	ldrb.w	r3, [r8]
 801b670:	2b2f      	cmp	r3, #47	@ 0x2f
 801b672:	d0f3      	beq.n	801b65c <rcl_expand_topic_name+0x218>
 801b674:	4638      	mov	r0, r7
 801b676:	f7e4 fe13 	bl	80002a0 <strlen>
 801b67a:	4a23      	ldr	r2, [pc, #140]	@ (801b708 <rcl_expand_topic_name+0x2c4>)
 801b67c:	4b23      	ldr	r3, [pc, #140]	@ (801b70c <rcl_expand_topic_name+0x2c8>)
 801b67e:	f8cd 8010 	str.w	r8, [sp, #16]
 801b682:	2801      	cmp	r0, #1
 801b684:	bf18      	it	ne
 801b686:	4613      	movne	r3, r2
 801b688:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b68c:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b690:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b692:	9703      	str	r7, [sp, #12]
 801b694:	9200      	str	r2, [sp, #0]
 801b696:	ab14      	add	r3, sp, #80	@ 0x50
 801b698:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b69a:	f7fb fd97 	bl	80171cc <rcutils_format_string_limit>
 801b69e:	4682      	mov	sl, r0
 801b6a0:	e7d9      	b.n	801b656 <rcl_expand_topic_name+0x212>
 801b6a2:	25ca      	movs	r5, #202	@ 0xca
 801b6a4:	e783      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b6a6:	2800      	cmp	r0, #0
 801b6a8:	d1b1      	bne.n	801b60e <rcl_expand_topic_name+0x1ca>
 801b6aa:	e7e3      	b.n	801b674 <rcl_expand_topic_name+0x230>
 801b6ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b6ae:	6018      	str	r0, [r3, #0]
 801b6b0:	f7f3 ff86 	bl	800f5c0 <rcutils_reset_error>
 801b6b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b6b6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b6b8:	4650      	mov	r0, sl
 801b6ba:	4798      	blx	r3
 801b6bc:	250a      	movs	r5, #10
 801b6be:	e776      	b.n	801b5ae <rcl_expand_topic_name+0x16a>
 801b6c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b6c2:	601d      	str	r5, [r3, #0]
 801b6c4:	f7f3 ff7c 	bl	800f5c0 <rcutils_reset_error>
 801b6c8:	e7f8      	b.n	801b6bc <rcl_expand_topic_name+0x278>
 801b6ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b6cc:	2300      	movs	r3, #0
 801b6ce:	6013      	str	r3, [r2, #0]
 801b6d0:	e7f4      	b.n	801b6bc <rcl_expand_topic_name+0x278>
 801b6d2:	ab17      	add	r3, sp, #92	@ 0x5c
 801b6d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b6d8:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b6dc:	ab14      	add	r3, sp, #80	@ 0x50
 801b6de:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b6e0:	4640      	mov	r0, r8
 801b6e2:	f7fb fe91 	bl	8017408 <rcutils_strdup>
 801b6e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b6e8:	6018      	str	r0, [r3, #0]
 801b6ea:	2800      	cmp	r0, #0
 801b6ec:	f47f af5f 	bne.w	801b5ae <rcl_expand_topic_name+0x16a>
 801b6f0:	e7e8      	b.n	801b6c4 <rcl_expand_topic_name+0x280>
 801b6f2:	bf00      	nop
 801b6f4:	0801f76c 	.word	0x0801f76c
 801b6f8:	0801ff48 	.word	0x0801ff48
 801b6fc:	0801ff50 	.word	0x0801ff50
 801b700:	0801ff58 	.word	0x0801ff58
 801b704:	0801ff60 	.word	0x0801ff60
 801b708:	0801f970 	.word	0x0801f970
 801b70c:	0801f77c 	.word	0x0801f77c

0801b710 <rcl_get_default_topic_name_substitutions>:
 801b710:	2800      	cmp	r0, #0
 801b712:	bf0c      	ite	eq
 801b714:	200b      	moveq	r0, #11
 801b716:	2000      	movne	r0, #0
 801b718:	4770      	bx	lr
 801b71a:	bf00      	nop

0801b71c <rcl_get_zero_initialized_guard_condition>:
 801b71c:	4a03      	ldr	r2, [pc, #12]	@ (801b72c <rcl_get_zero_initialized_guard_condition+0x10>)
 801b71e:	4603      	mov	r3, r0
 801b720:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b724:	e883 0003 	stmia.w	r3, {r0, r1}
 801b728:	4618      	mov	r0, r3
 801b72a:	4770      	bx	lr
 801b72c:	08020bdc 	.word	0x08020bdc

0801b730 <rcl_guard_condition_init>:
 801b730:	b082      	sub	sp, #8
 801b732:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b734:	b087      	sub	sp, #28
 801b736:	ac0c      	add	r4, sp, #48	@ 0x30
 801b738:	e884 000c 	stmia.w	r4, {r2, r3}
 801b73c:	46a6      	mov	lr, r4
 801b73e:	460d      	mov	r5, r1
 801b740:	4604      	mov	r4, r0
 801b742:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b746:	f10d 0c04 	add.w	ip, sp, #4
 801b74a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b74e:	f8de 3000 	ldr.w	r3, [lr]
 801b752:	f8cc 3000 	str.w	r3, [ip]
 801b756:	a801      	add	r0, sp, #4
 801b758:	f7f3 ff06 	bl	800f568 <rcutils_allocator_is_valid>
 801b75c:	b338      	cbz	r0, 801b7ae <rcl_guard_condition_init+0x7e>
 801b75e:	b334      	cbz	r4, 801b7ae <rcl_guard_condition_init+0x7e>
 801b760:	6866      	ldr	r6, [r4, #4]
 801b762:	b9ee      	cbnz	r6, 801b7a0 <rcl_guard_condition_init+0x70>
 801b764:	b31d      	cbz	r5, 801b7ae <rcl_guard_condition_init+0x7e>
 801b766:	4628      	mov	r0, r5
 801b768:	f7f8 fdba 	bl	80142e0 <rcl_context_is_valid>
 801b76c:	b308      	cbz	r0, 801b7b2 <rcl_guard_condition_init+0x82>
 801b76e:	9b01      	ldr	r3, [sp, #4]
 801b770:	9905      	ldr	r1, [sp, #20]
 801b772:	201c      	movs	r0, #28
 801b774:	4798      	blx	r3
 801b776:	4607      	mov	r7, r0
 801b778:	6060      	str	r0, [r4, #4]
 801b77a:	b310      	cbz	r0, 801b7c2 <rcl_guard_condition_init+0x92>
 801b77c:	6828      	ldr	r0, [r5, #0]
 801b77e:	3028      	adds	r0, #40	@ 0x28
 801b780:	f000 fc06 	bl	801bf90 <rmw_create_guard_condition>
 801b784:	6038      	str	r0, [r7, #0]
 801b786:	6860      	ldr	r0, [r4, #4]
 801b788:	6807      	ldr	r7, [r0, #0]
 801b78a:	b1a7      	cbz	r7, 801b7b6 <rcl_guard_condition_init+0x86>
 801b78c:	2301      	movs	r3, #1
 801b78e:	ac01      	add	r4, sp, #4
 801b790:	7103      	strb	r3, [r0, #4]
 801b792:	f100 0708 	add.w	r7, r0, #8
 801b796:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b798:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b79a:	6823      	ldr	r3, [r4, #0]
 801b79c:	603b      	str	r3, [r7, #0]
 801b79e:	e000      	b.n	801b7a2 <rcl_guard_condition_init+0x72>
 801b7a0:	2664      	movs	r6, #100	@ 0x64
 801b7a2:	4630      	mov	r0, r6
 801b7a4:	b007      	add	sp, #28
 801b7a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801b7aa:	b002      	add	sp, #8
 801b7ac:	4770      	bx	lr
 801b7ae:	260b      	movs	r6, #11
 801b7b0:	e7f7      	b.n	801b7a2 <rcl_guard_condition_init+0x72>
 801b7b2:	2665      	movs	r6, #101	@ 0x65
 801b7b4:	e7f5      	b.n	801b7a2 <rcl_guard_condition_init+0x72>
 801b7b6:	9b02      	ldr	r3, [sp, #8]
 801b7b8:	9905      	ldr	r1, [sp, #20]
 801b7ba:	4798      	blx	r3
 801b7bc:	2601      	movs	r6, #1
 801b7be:	6067      	str	r7, [r4, #4]
 801b7c0:	e7ef      	b.n	801b7a2 <rcl_guard_condition_init+0x72>
 801b7c2:	260a      	movs	r6, #10
 801b7c4:	e7ed      	b.n	801b7a2 <rcl_guard_condition_init+0x72>
 801b7c6:	bf00      	nop

0801b7c8 <rcl_guard_condition_init_from_rmw>:
 801b7c8:	b082      	sub	sp, #8
 801b7ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b7ce:	b086      	sub	sp, #24
 801b7d0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801b7d4:	4604      	mov	r4, r0
 801b7d6:	f84c 3f04 	str.w	r3, [ip, #4]!
 801b7da:	460e      	mov	r6, r1
 801b7dc:	4617      	mov	r7, r2
 801b7de:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b7e2:	f10d 0e04 	add.w	lr, sp, #4
 801b7e6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b7ea:	f8dc 3000 	ldr.w	r3, [ip]
 801b7ee:	f8ce 3000 	str.w	r3, [lr]
 801b7f2:	a801      	add	r0, sp, #4
 801b7f4:	f7f3 feb8 	bl	800f568 <rcutils_allocator_is_valid>
 801b7f8:	b350      	cbz	r0, 801b850 <rcl_guard_condition_init_from_rmw+0x88>
 801b7fa:	b34c      	cbz	r4, 801b850 <rcl_guard_condition_init_from_rmw+0x88>
 801b7fc:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b800:	f1b8 0f00 	cmp.w	r8, #0
 801b804:	d11e      	bne.n	801b844 <rcl_guard_condition_init_from_rmw+0x7c>
 801b806:	b31f      	cbz	r7, 801b850 <rcl_guard_condition_init_from_rmw+0x88>
 801b808:	4638      	mov	r0, r7
 801b80a:	f7f8 fd69 	bl	80142e0 <rcl_context_is_valid>
 801b80e:	b328      	cbz	r0, 801b85c <rcl_guard_condition_init_from_rmw+0x94>
 801b810:	9b01      	ldr	r3, [sp, #4]
 801b812:	9905      	ldr	r1, [sp, #20]
 801b814:	201c      	movs	r0, #28
 801b816:	4798      	blx	r3
 801b818:	4605      	mov	r5, r0
 801b81a:	6060      	str	r0, [r4, #4]
 801b81c:	b358      	cbz	r0, 801b876 <rcl_guard_condition_init_from_rmw+0xae>
 801b81e:	b1fe      	cbz	r6, 801b860 <rcl_guard_condition_init_from_rmw+0x98>
 801b820:	6006      	str	r6, [r0, #0]
 801b822:	f880 8004 	strb.w	r8, [r0, #4]
 801b826:	ac01      	add	r4, sp, #4
 801b828:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b82a:	f105 0c08 	add.w	ip, r5, #8
 801b82e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b832:	6823      	ldr	r3, [r4, #0]
 801b834:	f8cc 3000 	str.w	r3, [ip]
 801b838:	2000      	movs	r0, #0
 801b83a:	b006      	add	sp, #24
 801b83c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b840:	b002      	add	sp, #8
 801b842:	4770      	bx	lr
 801b844:	2064      	movs	r0, #100	@ 0x64
 801b846:	b006      	add	sp, #24
 801b848:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b84c:	b002      	add	sp, #8
 801b84e:	4770      	bx	lr
 801b850:	200b      	movs	r0, #11
 801b852:	b006      	add	sp, #24
 801b854:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b858:	b002      	add	sp, #8
 801b85a:	4770      	bx	lr
 801b85c:	2065      	movs	r0, #101	@ 0x65
 801b85e:	e7f2      	b.n	801b846 <rcl_guard_condition_init_from_rmw+0x7e>
 801b860:	6838      	ldr	r0, [r7, #0]
 801b862:	3028      	adds	r0, #40	@ 0x28
 801b864:	f000 fb94 	bl	801bf90 <rmw_create_guard_condition>
 801b868:	6028      	str	r0, [r5, #0]
 801b86a:	6865      	ldr	r5, [r4, #4]
 801b86c:	682e      	ldr	r6, [r5, #0]
 801b86e:	b126      	cbz	r6, 801b87a <rcl_guard_condition_init_from_rmw+0xb2>
 801b870:	2301      	movs	r3, #1
 801b872:	712b      	strb	r3, [r5, #4]
 801b874:	e7d7      	b.n	801b826 <rcl_guard_condition_init_from_rmw+0x5e>
 801b876:	200a      	movs	r0, #10
 801b878:	e7e5      	b.n	801b846 <rcl_guard_condition_init_from_rmw+0x7e>
 801b87a:	4628      	mov	r0, r5
 801b87c:	9b02      	ldr	r3, [sp, #8]
 801b87e:	9905      	ldr	r1, [sp, #20]
 801b880:	4798      	blx	r3
 801b882:	2001      	movs	r0, #1
 801b884:	6066      	str	r6, [r4, #4]
 801b886:	e7de      	b.n	801b846 <rcl_guard_condition_init_from_rmw+0x7e>

0801b888 <rcl_guard_condition_fini>:
 801b888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b88a:	b1d8      	cbz	r0, 801b8c4 <rcl_guard_condition_fini+0x3c>
 801b88c:	4604      	mov	r4, r0
 801b88e:	6840      	ldr	r0, [r0, #4]
 801b890:	b158      	cbz	r0, 801b8aa <rcl_guard_condition_fini+0x22>
 801b892:	6803      	ldr	r3, [r0, #0]
 801b894:	68c6      	ldr	r6, [r0, #12]
 801b896:	6987      	ldr	r7, [r0, #24]
 801b898:	b153      	cbz	r3, 801b8b0 <rcl_guard_condition_fini+0x28>
 801b89a:	7905      	ldrb	r5, [r0, #4]
 801b89c:	b955      	cbnz	r5, 801b8b4 <rcl_guard_condition_fini+0x2c>
 801b89e:	4639      	mov	r1, r7
 801b8a0:	47b0      	blx	r6
 801b8a2:	2300      	movs	r3, #0
 801b8a4:	6063      	str	r3, [r4, #4]
 801b8a6:	4628      	mov	r0, r5
 801b8a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b8aa:	4605      	mov	r5, r0
 801b8ac:	4628      	mov	r0, r5
 801b8ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b8b0:	461d      	mov	r5, r3
 801b8b2:	e7f4      	b.n	801b89e <rcl_guard_condition_fini+0x16>
 801b8b4:	4618      	mov	r0, r3
 801b8b6:	f000 fb7f 	bl	801bfb8 <rmw_destroy_guard_condition>
 801b8ba:	1e05      	subs	r5, r0, #0
 801b8bc:	bf18      	it	ne
 801b8be:	2501      	movne	r5, #1
 801b8c0:	6860      	ldr	r0, [r4, #4]
 801b8c2:	e7ec      	b.n	801b89e <rcl_guard_condition_fini+0x16>
 801b8c4:	250b      	movs	r5, #11
 801b8c6:	4628      	mov	r0, r5
 801b8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b8ca:	bf00      	nop

0801b8cc <rcl_guard_condition_get_default_options>:
 801b8cc:	b510      	push	{r4, lr}
 801b8ce:	4604      	mov	r4, r0
 801b8d0:	f7f3 fe1e 	bl	800f510 <rcutils_get_default_allocator>
 801b8d4:	4620      	mov	r0, r4
 801b8d6:	bd10      	pop	{r4, pc}

0801b8d8 <rcl_trigger_guard_condition>:
 801b8d8:	b148      	cbz	r0, 801b8ee <rcl_trigger_guard_condition+0x16>
 801b8da:	b508      	push	{r3, lr}
 801b8dc:	6843      	ldr	r3, [r0, #4]
 801b8de:	b143      	cbz	r3, 801b8f2 <rcl_trigger_guard_condition+0x1a>
 801b8e0:	6818      	ldr	r0, [r3, #0]
 801b8e2:	f000 fb7d 	bl	801bfe0 <rmw_trigger_guard_condition>
 801b8e6:	3800      	subs	r0, #0
 801b8e8:	bf18      	it	ne
 801b8ea:	2001      	movne	r0, #1
 801b8ec:	bd08      	pop	{r3, pc}
 801b8ee:	200b      	movs	r0, #11
 801b8f0:	4770      	bx	lr
 801b8f2:	200b      	movs	r0, #11
 801b8f4:	bd08      	pop	{r3, pc}
 801b8f6:	bf00      	nop

0801b8f8 <rcl_guard_condition_get_rmw_handle>:
 801b8f8:	b110      	cbz	r0, 801b900 <rcl_guard_condition_get_rmw_handle+0x8>
 801b8fa:	6840      	ldr	r0, [r0, #4]
 801b8fc:	b100      	cbz	r0, 801b900 <rcl_guard_condition_get_rmw_handle+0x8>
 801b8fe:	6800      	ldr	r0, [r0, #0]
 801b900:	4770      	bx	lr
 801b902:	bf00      	nop

0801b904 <rcl_validate_topic_name>:
 801b904:	2800      	cmp	r0, #0
 801b906:	d06b      	beq.n	801b9e0 <rcl_validate_topic_name+0xdc>
 801b908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b90c:	460d      	mov	r5, r1
 801b90e:	2900      	cmp	r1, #0
 801b910:	d06d      	beq.n	801b9ee <rcl_validate_topic_name+0xea>
 801b912:	4616      	mov	r6, r2
 801b914:	4604      	mov	r4, r0
 801b916:	f7e4 fcc3 	bl	80002a0 <strlen>
 801b91a:	b190      	cbz	r0, 801b942 <rcl_validate_topic_name+0x3e>
 801b91c:	7821      	ldrb	r1, [r4, #0]
 801b91e:	4a71      	ldr	r2, [pc, #452]	@ (801bae4 <rcl_validate_topic_name+0x1e0>)
 801b920:	5c53      	ldrb	r3, [r2, r1]
 801b922:	f013 0304 	ands.w	r3, r3, #4
 801b926:	d15d      	bne.n	801b9e4 <rcl_validate_topic_name+0xe0>
 801b928:	1e47      	subs	r7, r0, #1
 801b92a:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b92e:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b932:	d10d      	bne.n	801b950 <rcl_validate_topic_name+0x4c>
 801b934:	2302      	movs	r3, #2
 801b936:	602b      	str	r3, [r5, #0]
 801b938:	b146      	cbz	r6, 801b94c <rcl_validate_topic_name+0x48>
 801b93a:	6037      	str	r7, [r6, #0]
 801b93c:	2000      	movs	r0, #0
 801b93e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b942:	2301      	movs	r3, #1
 801b944:	602b      	str	r3, [r5, #0]
 801b946:	b10e      	cbz	r6, 801b94c <rcl_validate_topic_name+0x48>
 801b948:	2300      	movs	r3, #0
 801b94a:	6033      	str	r3, [r6, #0]
 801b94c:	2000      	movs	r0, #0
 801b94e:	e7f6      	b.n	801b93e <rcl_validate_topic_name+0x3a>
 801b950:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b954:	469a      	mov	sl, r3
 801b956:	469e      	mov	lr, r3
 801b958:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b95c:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b960:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b964:	d85b      	bhi.n	801ba1e <rcl_validate_topic_name+0x11a>
 801b966:	e8df f00c 	tbb	[pc, ip]
 801b96a:	4463      	.short	0x4463
 801b96c:	44444444 	.word	0x44444444
 801b970:	44444444 	.word	0x44444444
 801b974:	5a5a5a44 	.word	0x5a5a5a44
 801b978:	5a5a5a5a 	.word	0x5a5a5a5a
 801b97c:	44444444 	.word	0x44444444
 801b980:	44444444 	.word	0x44444444
 801b984:	44444444 	.word	0x44444444
 801b988:	44444444 	.word	0x44444444
 801b98c:	44444444 	.word	0x44444444
 801b990:	44444444 	.word	0x44444444
 801b994:	5a5a4444 	.word	0x5a5a4444
 801b998:	5a2e5a5a 	.word	0x5a2e5a5a
 801b99c:	44444444 	.word	0x44444444
 801b9a0:	44444444 	.word	0x44444444
 801b9a4:	44444444 	.word	0x44444444
 801b9a8:	44444444 	.word	0x44444444
 801b9ac:	44444444 	.word	0x44444444
 801b9b0:	44444444 	.word	0x44444444
 801b9b4:	5a284444 	.word	0x5a284444
 801b9b8:	6b73      	.short	0x6b73
 801b9ba:	f1ba 0f00 	cmp.w	sl, #0
 801b9be:	d13a      	bne.n	801ba36 <rcl_validate_topic_name+0x132>
 801b9c0:	4673      	mov	r3, lr
 801b9c2:	f04f 0a01 	mov.w	sl, #1
 801b9c6:	f10e 0e01 	add.w	lr, lr, #1
 801b9ca:	4570      	cmp	r0, lr
 801b9cc:	d1c4      	bne.n	801b958 <rcl_validate_topic_name+0x54>
 801b9ce:	f1ba 0f00 	cmp.w	sl, #0
 801b9d2:	d048      	beq.n	801ba66 <rcl_validate_topic_name+0x162>
 801b9d4:	2205      	movs	r2, #5
 801b9d6:	602a      	str	r2, [r5, #0]
 801b9d8:	2e00      	cmp	r6, #0
 801b9da:	d0b7      	beq.n	801b94c <rcl_validate_topic_name+0x48>
 801b9dc:	6033      	str	r3, [r6, #0]
 801b9de:	e7b5      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801b9e0:	200b      	movs	r0, #11
 801b9e2:	4770      	bx	lr
 801b9e4:	2304      	movs	r3, #4
 801b9e6:	602b      	str	r3, [r5, #0]
 801b9e8:	2e00      	cmp	r6, #0
 801b9ea:	d1ad      	bne.n	801b948 <rcl_validate_topic_name+0x44>
 801b9ec:	e7ae      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801b9ee:	200b      	movs	r0, #11
 801b9f0:	e7a5      	b.n	801b93e <rcl_validate_topic_name+0x3a>
 801b9f2:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b9f6:	f01c 0f04 	tst.w	ip, #4
 801b9fa:	d0e4      	beq.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801b9fc:	f1ba 0f00 	cmp.w	sl, #0
 801ba00:	d0e1      	beq.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba02:	f1be 0f00 	cmp.w	lr, #0
 801ba06:	d0de      	beq.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba08:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801ba0c:	4563      	cmp	r3, ip
 801ba0e:	d1da      	bne.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba10:	2309      	movs	r3, #9
 801ba12:	602b      	str	r3, [r5, #0]
 801ba14:	2e00      	cmp	r6, #0
 801ba16:	d099      	beq.n	801b94c <rcl_validate_topic_name+0x48>
 801ba18:	f8c6 e000 	str.w	lr, [r6]
 801ba1c:	e796      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801ba1e:	f1ba 0f00 	cmp.w	sl, #0
 801ba22:	bf0c      	ite	eq
 801ba24:	2303      	moveq	r3, #3
 801ba26:	2308      	movne	r3, #8
 801ba28:	602b      	str	r3, [r5, #0]
 801ba2a:	2e00      	cmp	r6, #0
 801ba2c:	d1f4      	bne.n	801ba18 <rcl_validate_topic_name+0x114>
 801ba2e:	e78d      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801ba30:	f1ba 0f00 	cmp.w	sl, #0
 801ba34:	d0c7      	beq.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba36:	2308      	movs	r3, #8
 801ba38:	602b      	str	r3, [r5, #0]
 801ba3a:	2e00      	cmp	r6, #0
 801ba3c:	d1ec      	bne.n	801ba18 <rcl_validate_topic_name+0x114>
 801ba3e:	e785      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801ba40:	f1be 0f00 	cmp.w	lr, #0
 801ba44:	d0bf      	beq.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba46:	2306      	movs	r3, #6
 801ba48:	602b      	str	r3, [r5, #0]
 801ba4a:	2e00      	cmp	r6, #0
 801ba4c:	d1e4      	bne.n	801ba18 <rcl_validate_topic_name+0x114>
 801ba4e:	e77d      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801ba50:	f1ba 0f00 	cmp.w	sl, #0
 801ba54:	d104      	bne.n	801ba60 <rcl_validate_topic_name+0x15c>
 801ba56:	2305      	movs	r3, #5
 801ba58:	602b      	str	r3, [r5, #0]
 801ba5a:	2e00      	cmp	r6, #0
 801ba5c:	d1dc      	bne.n	801ba18 <rcl_validate_topic_name+0x114>
 801ba5e:	e775      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801ba60:	f04f 0a00 	mov.w	sl, #0
 801ba64:	e7af      	b.n	801b9c6 <rcl_validate_topic_name+0xc2>
 801ba66:	297e      	cmp	r1, #126	@ 0x7e
 801ba68:	d01d      	beq.n	801baa6 <rcl_validate_topic_name+0x1a2>
 801ba6a:	2101      	movs	r1, #1
 801ba6c:	e006      	b.n	801ba7c <rcl_validate_topic_name+0x178>
 801ba6e:	458e      	cmp	lr, r1
 801ba70:	f104 0401 	add.w	r4, r4, #1
 801ba74:	f101 0301 	add.w	r3, r1, #1
 801ba78:	d912      	bls.n	801baa0 <rcl_validate_topic_name+0x19c>
 801ba7a:	4619      	mov	r1, r3
 801ba7c:	4557      	cmp	r7, sl
 801ba7e:	f10a 0a01 	add.w	sl, sl, #1
 801ba82:	d0f4      	beq.n	801ba6e <rcl_validate_topic_name+0x16a>
 801ba84:	7823      	ldrb	r3, [r4, #0]
 801ba86:	2b2f      	cmp	r3, #47	@ 0x2f
 801ba88:	d1f1      	bne.n	801ba6e <rcl_validate_topic_name+0x16a>
 801ba8a:	7863      	ldrb	r3, [r4, #1]
 801ba8c:	5cd3      	ldrb	r3, [r2, r3]
 801ba8e:	075b      	lsls	r3, r3, #29
 801ba90:	d5ed      	bpl.n	801ba6e <rcl_validate_topic_name+0x16a>
 801ba92:	2304      	movs	r3, #4
 801ba94:	602b      	str	r3, [r5, #0]
 801ba96:	2e00      	cmp	r6, #0
 801ba98:	f43f af58 	beq.w	801b94c <rcl_validate_topic_name+0x48>
 801ba9c:	6031      	str	r1, [r6, #0]
 801ba9e:	e755      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801baa0:	2300      	movs	r3, #0
 801baa2:	602b      	str	r3, [r5, #0]
 801baa4:	e752      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801baa6:	4653      	mov	r3, sl
 801baa8:	2101      	movs	r1, #1
 801baaa:	e00a      	b.n	801bac2 <rcl_validate_topic_name+0x1be>
 801baac:	2b01      	cmp	r3, #1
 801baae:	d012      	beq.n	801bad6 <rcl_validate_topic_name+0x1d2>
 801bab0:	458e      	cmp	lr, r1
 801bab2:	f103 0301 	add.w	r3, r3, #1
 801bab6:	f104 0401 	add.w	r4, r4, #1
 801baba:	f101 0001 	add.w	r0, r1, #1
 801babe:	d9ef      	bls.n	801baa0 <rcl_validate_topic_name+0x19c>
 801bac0:	4601      	mov	r1, r0
 801bac2:	429f      	cmp	r7, r3
 801bac4:	d0f4      	beq.n	801bab0 <rcl_validate_topic_name+0x1ac>
 801bac6:	7820      	ldrb	r0, [r4, #0]
 801bac8:	282f      	cmp	r0, #47	@ 0x2f
 801baca:	d1ef      	bne.n	801baac <rcl_validate_topic_name+0x1a8>
 801bacc:	7860      	ldrb	r0, [r4, #1]
 801bace:	5c10      	ldrb	r0, [r2, r0]
 801bad0:	0740      	lsls	r0, r0, #29
 801bad2:	d5ed      	bpl.n	801bab0 <rcl_validate_topic_name+0x1ac>
 801bad4:	e7dd      	b.n	801ba92 <rcl_validate_topic_name+0x18e>
 801bad6:	2207      	movs	r2, #7
 801bad8:	602a      	str	r2, [r5, #0]
 801bada:	2e00      	cmp	r6, #0
 801badc:	f47f af7e 	bne.w	801b9dc <rcl_validate_topic_name+0xd8>
 801bae0:	e734      	b.n	801b94c <rcl_validate_topic_name+0x48>
 801bae2:	bf00      	nop
 801bae4:	08020cff 	.word	0x08020cff

0801bae8 <rcutils_split>:
 801bae8:	b082      	sub	sp, #8
 801baea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801baee:	b08b      	sub	sp, #44	@ 0x2c
 801baf0:	ac14      	add	r4, sp, #80	@ 0x50
 801baf2:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801baf4:	e884 000c 	stmia.w	r4, {r2, r3}
 801baf8:	2f00      	cmp	r7, #0
 801bafa:	f000 8091 	beq.w	801bc20 <rcutils_split+0x138>
 801bafe:	4606      	mov	r6, r0
 801bb00:	2800      	cmp	r0, #0
 801bb02:	d072      	beq.n	801bbea <rcutils_split+0x102>
 801bb04:	7804      	ldrb	r4, [r0, #0]
 801bb06:	2c00      	cmp	r4, #0
 801bb08:	d06f      	beq.n	801bbea <rcutils_split+0x102>
 801bb0a:	460d      	mov	r5, r1
 801bb0c:	f7e4 fbc8 	bl	80002a0 <strlen>
 801bb10:	1833      	adds	r3, r6, r0
 801bb12:	1b64      	subs	r4, r4, r5
 801bb14:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801bb18:	4681      	mov	r9, r0
 801bb1a:	fab4 f484 	clz	r4, r4
 801bb1e:	0964      	lsrs	r4, r4, #5
 801bb20:	42ab      	cmp	r3, r5
 801bb22:	bf08      	it	eq
 801bb24:	f1a9 0901 	subeq.w	r9, r9, #1
 801bb28:	454c      	cmp	r4, r9
 801bb2a:	d26a      	bcs.n	801bc02 <rcutils_split+0x11a>
 801bb2c:	1933      	adds	r3, r6, r4
 801bb2e:	eb06 0009 	add.w	r0, r6, r9
 801bb32:	2101      	movs	r1, #1
 801bb34:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bb38:	42aa      	cmp	r2, r5
 801bb3a:	bf08      	it	eq
 801bb3c:	3101      	addeq	r1, #1
 801bb3e:	4283      	cmp	r3, r0
 801bb40:	d1f8      	bne.n	801bb34 <rcutils_split+0x4c>
 801bb42:	aa14      	add	r2, sp, #80	@ 0x50
 801bb44:	4638      	mov	r0, r7
 801bb46:	f000 f88f 	bl	801bc68 <rcutils_string_array_init>
 801bb4a:	2800      	cmp	r0, #0
 801bb4c:	d141      	bne.n	801bbd2 <rcutils_split+0xea>
 801bb4e:	687a      	ldr	r2, [r7, #4]
 801bb50:	4680      	mov	r8, r0
 801bb52:	46a2      	mov	sl, r4
 801bb54:	e002      	b.n	801bb5c <rcutils_split+0x74>
 801bb56:	3401      	adds	r4, #1
 801bb58:	454c      	cmp	r4, r9
 801bb5a:	d222      	bcs.n	801bba2 <rcutils_split+0xba>
 801bb5c:	5d33      	ldrb	r3, [r6, r4]
 801bb5e:	42ab      	cmp	r3, r5
 801bb60:	d1f9      	bne.n	801bb56 <rcutils_split+0x6e>
 801bb62:	4554      	cmp	r4, sl
 801bb64:	eba4 0b0a 	sub.w	fp, r4, sl
 801bb68:	d038      	beq.n	801bbdc <rcutils_split+0xf4>
 801bb6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bb6c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801bb6e:	9201      	str	r2, [sp, #4]
 801bb70:	f10b 0002 	add.w	r0, fp, #2
 801bb74:	4798      	blx	r3
 801bb76:	9a01      	ldr	r2, [sp, #4]
 801bb78:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801bb7c:	687a      	ldr	r2, [r7, #4]
 801bb7e:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801bb82:	eb06 030a 	add.w	r3, r6, sl
 801bb86:	f10b 0101 	add.w	r1, fp, #1
 801bb8a:	2800      	cmp	r0, #0
 801bb8c:	d04e      	beq.n	801bc2c <rcutils_split+0x144>
 801bb8e:	4a2d      	ldr	r2, [pc, #180]	@ (801bc44 <rcutils_split+0x15c>)
 801bb90:	f000 fefa 	bl	801c988 <sniprintf>
 801bb94:	687a      	ldr	r2, [r7, #4]
 801bb96:	f108 0801 	add.w	r8, r8, #1
 801bb9a:	3401      	adds	r4, #1
 801bb9c:	454c      	cmp	r4, r9
 801bb9e:	46a2      	mov	sl, r4
 801bba0:	d3dc      	bcc.n	801bb5c <rcutils_split+0x74>
 801bba2:	4554      	cmp	r4, sl
 801bba4:	d035      	beq.n	801bc12 <rcutils_split+0x12a>
 801bba6:	eba4 040a 	sub.w	r4, r4, sl
 801bbaa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bbac:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801bbae:	9201      	str	r2, [sp, #4]
 801bbb0:	1ca0      	adds	r0, r4, #2
 801bbb2:	4798      	blx	r3
 801bbb4:	9a01      	ldr	r2, [sp, #4]
 801bbb6:	687b      	ldr	r3, [r7, #4]
 801bbb8:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801bbbc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801bbc0:	2800      	cmp	r0, #0
 801bbc2:	d035      	beq.n	801bc30 <rcutils_split+0x148>
 801bbc4:	4a1f      	ldr	r2, [pc, #124]	@ (801bc44 <rcutils_split+0x15c>)
 801bbc6:	eb06 030a 	add.w	r3, r6, sl
 801bbca:	1c61      	adds	r1, r4, #1
 801bbcc:	f000 fedc 	bl	801c988 <sniprintf>
 801bbd0:	2000      	movs	r0, #0
 801bbd2:	b00b      	add	sp, #44	@ 0x2c
 801bbd4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbd8:	b002      	add	sp, #8
 801bbda:	4770      	bx	lr
 801bbdc:	683b      	ldr	r3, [r7, #0]
 801bbde:	3b01      	subs	r3, #1
 801bbe0:	2100      	movs	r1, #0
 801bbe2:	603b      	str	r3, [r7, #0]
 801bbe4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bbe8:	e7d7      	b.n	801bb9a <rcutils_split+0xb2>
 801bbea:	a802      	add	r0, sp, #8
 801bbec:	ac02      	add	r4, sp, #8
 801bbee:	f000 f82b 	bl	801bc48 <rcutils_get_zero_initialized_string_array>
 801bbf2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bbf4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801bbf6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bbfa:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801bbfe:	2000      	movs	r0, #0
 801bc00:	e7e7      	b.n	801bbd2 <rcutils_split+0xea>
 801bc02:	aa14      	add	r2, sp, #80	@ 0x50
 801bc04:	2101      	movs	r1, #1
 801bc06:	4638      	mov	r0, r7
 801bc08:	f000 f82e 	bl	801bc68 <rcutils_string_array_init>
 801bc0c:	2800      	cmp	r0, #0
 801bc0e:	d1e0      	bne.n	801bbd2 <rcutils_split+0xea>
 801bc10:	687a      	ldr	r2, [r7, #4]
 801bc12:	683b      	ldr	r3, [r7, #0]
 801bc14:	3b01      	subs	r3, #1
 801bc16:	2100      	movs	r1, #0
 801bc18:	603b      	str	r3, [r7, #0]
 801bc1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bc1e:	e7ee      	b.n	801bbfe <rcutils_split+0x116>
 801bc20:	200b      	movs	r0, #11
 801bc22:	b00b      	add	sp, #44	@ 0x2c
 801bc24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc28:	b002      	add	sp, #8
 801bc2a:	4770      	bx	lr
 801bc2c:	f8c7 8000 	str.w	r8, [r7]
 801bc30:	4638      	mov	r0, r7
 801bc32:	f000 f83b 	bl	801bcac <rcutils_string_array_fini>
 801bc36:	b908      	cbnz	r0, 801bc3c <rcutils_split+0x154>
 801bc38:	200a      	movs	r0, #10
 801bc3a:	e7ca      	b.n	801bbd2 <rcutils_split+0xea>
 801bc3c:	f7f3 fcc0 	bl	800f5c0 <rcutils_reset_error>
 801bc40:	e7fa      	b.n	801bc38 <rcutils_split+0x150>
 801bc42:	bf00      	nop
 801bc44:	0801f770 	.word	0x0801f770

0801bc48 <rcutils_get_zero_initialized_string_array>:
 801bc48:	b510      	push	{r4, lr}
 801bc4a:	4c06      	ldr	r4, [pc, #24]	@ (801bc64 <rcutils_get_zero_initialized_string_array+0x1c>)
 801bc4c:	4686      	mov	lr, r0
 801bc4e:	4684      	mov	ip, r0
 801bc50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bc52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bc56:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bc5a:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801bc5e:	4670      	mov	r0, lr
 801bc60:	bd10      	pop	{r4, pc}
 801bc62:	bf00      	nop
 801bc64:	08020be4 	.word	0x08020be4

0801bc68 <rcutils_string_array_init>:
 801bc68:	b1da      	cbz	r2, 801bca2 <rcutils_string_array_init+0x3a>
 801bc6a:	b570      	push	{r4, r5, r6, lr}
 801bc6c:	4605      	mov	r5, r0
 801bc6e:	b1d0      	cbz	r0, 801bca6 <rcutils_string_array_init+0x3e>
 801bc70:	460e      	mov	r6, r1
 801bc72:	4614      	mov	r4, r2
 801bc74:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801bc78:	6001      	str	r1, [r0, #0]
 801bc7a:	2104      	movs	r1, #4
 801bc7c:	4630      	mov	r0, r6
 801bc7e:	4798      	blx	r3
 801bc80:	6068      	str	r0, [r5, #4]
 801bc82:	b150      	cbz	r0, 801bc9a <rcutils_string_array_init+0x32>
 801bc84:	46a4      	mov	ip, r4
 801bc86:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801bc8a:	f105 0408 	add.w	r4, r5, #8
 801bc8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801bc90:	f8dc 3000 	ldr.w	r3, [ip]
 801bc94:	6023      	str	r3, [r4, #0]
 801bc96:	2000      	movs	r0, #0
 801bc98:	bd70      	pop	{r4, r5, r6, pc}
 801bc9a:	2e00      	cmp	r6, #0
 801bc9c:	d0f2      	beq.n	801bc84 <rcutils_string_array_init+0x1c>
 801bc9e:	200a      	movs	r0, #10
 801bca0:	bd70      	pop	{r4, r5, r6, pc}
 801bca2:	200b      	movs	r0, #11
 801bca4:	4770      	bx	lr
 801bca6:	200b      	movs	r0, #11
 801bca8:	bd70      	pop	{r4, r5, r6, pc}
 801bcaa:	bf00      	nop

0801bcac <rcutils_string_array_fini>:
 801bcac:	b310      	cbz	r0, 801bcf4 <rcutils_string_array_fini+0x48>
 801bcae:	6843      	ldr	r3, [r0, #4]
 801bcb0:	b570      	push	{r4, r5, r6, lr}
 801bcb2:	4604      	mov	r4, r0
 801bcb4:	b1d3      	cbz	r3, 801bcec <rcutils_string_array_fini+0x40>
 801bcb6:	3008      	adds	r0, #8
 801bcb8:	f7f3 fc56 	bl	800f568 <rcutils_allocator_is_valid>
 801bcbc:	b1c0      	cbz	r0, 801bcf0 <rcutils_string_array_fini+0x44>
 801bcbe:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bcc2:	b16b      	cbz	r3, 801bce0 <rcutils_string_array_fini+0x34>
 801bcc4:	2500      	movs	r5, #0
 801bcc6:	462e      	mov	r6, r5
 801bcc8:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801bccc:	68e3      	ldr	r3, [r4, #12]
 801bcce:	69a1      	ldr	r1, [r4, #24]
 801bcd0:	4798      	blx	r3
 801bcd2:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bcd6:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801bcda:	3501      	adds	r5, #1
 801bcdc:	42ab      	cmp	r3, r5
 801bcde:	d8f3      	bhi.n	801bcc8 <rcutils_string_array_fini+0x1c>
 801bce0:	68e3      	ldr	r3, [r4, #12]
 801bce2:	69a1      	ldr	r1, [r4, #24]
 801bce4:	4798      	blx	r3
 801bce6:	2300      	movs	r3, #0
 801bce8:	e9c4 3300 	strd	r3, r3, [r4]
 801bcec:	2000      	movs	r0, #0
 801bcee:	bd70      	pop	{r4, r5, r6, pc}
 801bcf0:	200b      	movs	r0, #11
 801bcf2:	bd70      	pop	{r4, r5, r6, pc}
 801bcf4:	200b      	movs	r0, #11
 801bcf6:	4770      	bx	lr

0801bcf8 <rmw_discovery_options_init>:
 801bcf8:	b328      	cbz	r0, 801bd46 <rmw_discovery_options_init+0x4e>
 801bcfa:	b570      	push	{r4, r5, r6, lr}
 801bcfc:	4604      	mov	r4, r0
 801bcfe:	4610      	mov	r0, r2
 801bd00:	460e      	mov	r6, r1
 801bd02:	4615      	mov	r5, r2
 801bd04:	f7f3 fc30 	bl	800f568 <rcutils_allocator_is_valid>
 801bd08:	b1d8      	cbz	r0, 801bd42 <rmw_discovery_options_init+0x4a>
 801bd0a:	68a3      	ldr	r3, [r4, #8]
 801bd0c:	b9cb      	cbnz	r3, 801bd42 <rmw_discovery_options_init+0x4a>
 801bd0e:	6863      	ldr	r3, [r4, #4]
 801bd10:	b9bb      	cbnz	r3, 801bd42 <rmw_discovery_options_init+0x4a>
 801bd12:	7823      	ldrb	r3, [r4, #0]
 801bd14:	b90b      	cbnz	r3, 801bd1a <rmw_discovery_options_init+0x22>
 801bd16:	2302      	movs	r3, #2
 801bd18:	7023      	strb	r3, [r4, #0]
 801bd1a:	b186      	cbz	r6, 801bd3e <rmw_discovery_options_init+0x46>
 801bd1c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801bd20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801bd24:	4630      	mov	r0, r6
 801bd26:	4798      	blx	r3
 801bd28:	6060      	str	r0, [r4, #4]
 801bd2a:	b170      	cbz	r0, 801bd4a <rmw_discovery_options_init+0x52>
 801bd2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801bd2e:	f104 0c0c 	add.w	ip, r4, #12
 801bd32:	60a6      	str	r6, [r4, #8]
 801bd34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bd38:	682b      	ldr	r3, [r5, #0]
 801bd3a:	f8cc 3000 	str.w	r3, [ip]
 801bd3e:	2000      	movs	r0, #0
 801bd40:	bd70      	pop	{r4, r5, r6, pc}
 801bd42:	200b      	movs	r0, #11
 801bd44:	bd70      	pop	{r4, r5, r6, pc}
 801bd46:	200b      	movs	r0, #11
 801bd48:	4770      	bx	lr
 801bd4a:	200a      	movs	r0, #10
 801bd4c:	bd70      	pop	{r4, r5, r6, pc}
 801bd4e:	bf00      	nop

0801bd50 <rmw_enclave_options_copy>:
 801bd50:	b1e0      	cbz	r0, 801bd8c <rmw_enclave_options_copy+0x3c>
 801bd52:	b570      	push	{r4, r5, r6, lr}
 801bd54:	4616      	mov	r6, r2
 801bd56:	b082      	sub	sp, #8
 801bd58:	b1aa      	cbz	r2, 801bd86 <rmw_enclave_options_copy+0x36>
 801bd5a:	4605      	mov	r5, r0
 801bd5c:	4608      	mov	r0, r1
 801bd5e:	460c      	mov	r4, r1
 801bd60:	f7f3 fc02 	bl	800f568 <rcutils_allocator_is_valid>
 801bd64:	b178      	cbz	r0, 801bd86 <rmw_enclave_options_copy+0x36>
 801bd66:	f104 030c 	add.w	r3, r4, #12
 801bd6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801bd6e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801bd72:	4628      	mov	r0, r5
 801bd74:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801bd78:	f7fb fb46 	bl	8017408 <rcutils_strdup>
 801bd7c:	b140      	cbz	r0, 801bd90 <rmw_enclave_options_copy+0x40>
 801bd7e:	6030      	str	r0, [r6, #0]
 801bd80:	2000      	movs	r0, #0
 801bd82:	b002      	add	sp, #8
 801bd84:	bd70      	pop	{r4, r5, r6, pc}
 801bd86:	200b      	movs	r0, #11
 801bd88:	b002      	add	sp, #8
 801bd8a:	bd70      	pop	{r4, r5, r6, pc}
 801bd8c:	200b      	movs	r0, #11
 801bd8e:	4770      	bx	lr
 801bd90:	200a      	movs	r0, #10
 801bd92:	e7f6      	b.n	801bd82 <rmw_enclave_options_copy+0x32>

0801bd94 <rmw_enclave_options_fini>:
 801bd94:	b170      	cbz	r0, 801bdb4 <rmw_enclave_options_fini+0x20>
 801bd96:	b538      	push	{r3, r4, r5, lr}
 801bd98:	4605      	mov	r5, r0
 801bd9a:	4608      	mov	r0, r1
 801bd9c:	460c      	mov	r4, r1
 801bd9e:	f7f3 fbe3 	bl	800f568 <rcutils_allocator_is_valid>
 801bda2:	b128      	cbz	r0, 801bdb0 <rmw_enclave_options_fini+0x1c>
 801bda4:	4628      	mov	r0, r5
 801bda6:	6863      	ldr	r3, [r4, #4]
 801bda8:	6921      	ldr	r1, [r4, #16]
 801bdaa:	4798      	blx	r3
 801bdac:	2000      	movs	r0, #0
 801bdae:	bd38      	pop	{r3, r4, r5, pc}
 801bdb0:	200b      	movs	r0, #11
 801bdb2:	bd38      	pop	{r3, r4, r5, pc}
 801bdb4:	200b      	movs	r0, #11
 801bdb6:	4770      	bx	lr

0801bdb8 <rmw_get_default_security_options>:
 801bdb8:	2200      	movs	r2, #0
 801bdba:	7002      	strb	r2, [r0, #0]
 801bdbc:	6042      	str	r2, [r0, #4]
 801bdbe:	4770      	bx	lr

0801bdc0 <on_status>:
 801bdc0:	b082      	sub	sp, #8
 801bdc2:	b002      	add	sp, #8
 801bdc4:	4770      	bx	lr
 801bdc6:	bf00      	nop

0801bdc8 <on_topic>:
 801bdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bdcc:	4a22      	ldr	r2, [pc, #136]	@ (801be58 <on_topic+0x90>)
 801bdce:	b094      	sub	sp, #80	@ 0x50
 801bdd0:	6812      	ldr	r2, [r2, #0]
 801bdd2:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801bdd4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bdd8:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801bddc:	b3c2      	cbz	r2, 801be50 <on_topic+0x88>
 801bdde:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801bde2:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801bde6:	e001      	b.n	801bdec <on_topic+0x24>
 801bde8:	6852      	ldr	r2, [r2, #4]
 801bdea:	b38a      	cbz	r2, 801be50 <on_topic+0x88>
 801bdec:	6894      	ldr	r4, [r2, #8]
 801bdee:	8aa3      	ldrh	r3, [r4, #20]
 801bdf0:	428b      	cmp	r3, r1
 801bdf2:	d1f9      	bne.n	801bde8 <on_topic+0x20>
 801bdf4:	7da3      	ldrb	r3, [r4, #22]
 801bdf6:	4283      	cmp	r3, r0
 801bdf8:	d1f6      	bne.n	801bde8 <on_topic+0x20>
 801bdfa:	2248      	movs	r2, #72	@ 0x48
 801bdfc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801be00:	4668      	mov	r0, sp
 801be02:	f001 f86e 	bl	801cee2 <memcpy>
 801be06:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801be0a:	cb0c      	ldmia	r3, {r2, r3}
 801be0c:	4620      	mov	r0, r4
 801be0e:	f7f4 f803 	bl	800fe18 <rmw_uxrce_get_static_input_buffer_for_entity>
 801be12:	4607      	mov	r7, r0
 801be14:	b1e0      	cbz	r0, 801be50 <on_topic+0x88>
 801be16:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801be1a:	4632      	mov	r2, r6
 801be1c:	4628      	mov	r0, r5
 801be1e:	f108 0110 	add.w	r1, r8, #16
 801be22:	f7f5 f869 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 801be26:	b930      	cbnz	r0, 801be36 <on_topic+0x6e>
 801be28:	480c      	ldr	r0, [pc, #48]	@ (801be5c <on_topic+0x94>)
 801be2a:	4639      	mov	r1, r7
 801be2c:	b014      	add	sp, #80	@ 0x50
 801be2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801be32:	f7fb be73 	b.w	8017b1c <put_memory>
 801be36:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801be3a:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801be3e:	f7f3 fde9 	bl	800fa14 <rmw_uros_epoch_nanos>
 801be42:	2305      	movs	r3, #5
 801be44:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801be48:	e942 0102 	strd	r0, r1, [r2, #-8]
 801be4c:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801be50:	b014      	add	sp, #80	@ 0x50
 801be52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be56:	bf00      	nop
 801be58:	2000f0f8 	.word	0x2000f0f8
 801be5c:	2000e948 	.word	0x2000e948

0801be60 <on_request>:
 801be60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be64:	4823      	ldr	r0, [pc, #140]	@ (801bef4 <on_request+0x94>)
 801be66:	b094      	sub	sp, #80	@ 0x50
 801be68:	6800      	ldr	r0, [r0, #0]
 801be6a:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801be6c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801be70:	9113      	str	r1, [sp, #76]	@ 0x4c
 801be72:	2800      	cmp	r0, #0
 801be74:	d03b      	beq.n	801beee <on_request+0x8e>
 801be76:	461d      	mov	r5, r3
 801be78:	e001      	b.n	801be7e <on_request+0x1e>
 801be7a:	6840      	ldr	r0, [r0, #4]
 801be7c:	b3b8      	cbz	r0, 801beee <on_request+0x8e>
 801be7e:	6884      	ldr	r4, [r0, #8]
 801be80:	8b21      	ldrh	r1, [r4, #24]
 801be82:	4291      	cmp	r1, r2
 801be84:	d1f9      	bne.n	801be7a <on_request+0x1a>
 801be86:	2248      	movs	r2, #72	@ 0x48
 801be88:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801be8c:	4668      	mov	r0, sp
 801be8e:	f001 f828 	bl	801cee2 <memcpy>
 801be92:	f104 0320 	add.w	r3, r4, #32
 801be96:	cb0c      	ldmia	r3, {r2, r3}
 801be98:	4620      	mov	r0, r4
 801be9a:	f7f3 ffbd 	bl	800fe18 <rmw_uxrce_get_static_input_buffer_for_entity>
 801be9e:	4680      	mov	r8, r0
 801bea0:	b328      	cbz	r0, 801beee <on_request+0x8e>
 801bea2:	4638      	mov	r0, r7
 801bea4:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801bea8:	4632      	mov	r2, r6
 801beaa:	f107 0110 	add.w	r1, r7, #16
 801beae:	f7f5 f823 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 801beb2:	b930      	cbnz	r0, 801bec2 <on_request+0x62>
 801beb4:	4810      	ldr	r0, [pc, #64]	@ (801bef8 <on_request+0x98>)
 801beb6:	4641      	mov	r1, r8
 801beb8:	b014      	add	sp, #80	@ 0x50
 801beba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bebe:	f7fb be2d 	b.w	8017b1c <put_memory>
 801bec2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801bec4:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801bec8:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801becc:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801bed0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bed4:	e895 0003 	ldmia.w	r5, {r0, r1}
 801bed8:	e88c 0003 	stmia.w	ip, {r0, r1}
 801bedc:	f7f3 fd9a 	bl	800fa14 <rmw_uros_epoch_nanos>
 801bee0:	2303      	movs	r3, #3
 801bee2:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801bee6:	e942 0102 	strd	r0, r1, [r2, #-8]
 801beea:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801beee:	b014      	add	sp, #80	@ 0x50
 801bef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bef4:	2000ecb0 	.word	0x2000ecb0
 801bef8:	2000e948 	.word	0x2000e948

0801befc <on_reply>:
 801befc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf00:	4821      	ldr	r0, [pc, #132]	@ (801bf88 <on_reply+0x8c>)
 801bf02:	b094      	sub	sp, #80	@ 0x50
 801bf04:	6800      	ldr	r0, [r0, #0]
 801bf06:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801bf08:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bf0c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801bf0e:	b3b8      	cbz	r0, 801bf80 <on_reply+0x84>
 801bf10:	461d      	mov	r5, r3
 801bf12:	e001      	b.n	801bf18 <on_reply+0x1c>
 801bf14:	6840      	ldr	r0, [r0, #4]
 801bf16:	b398      	cbz	r0, 801bf80 <on_reply+0x84>
 801bf18:	6884      	ldr	r4, [r0, #8]
 801bf1a:	8b21      	ldrh	r1, [r4, #24]
 801bf1c:	4291      	cmp	r1, r2
 801bf1e:	d1f9      	bne.n	801bf14 <on_reply+0x18>
 801bf20:	2248      	movs	r2, #72	@ 0x48
 801bf22:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801bf26:	4668      	mov	r0, sp
 801bf28:	f000 ffdb 	bl	801cee2 <memcpy>
 801bf2c:	f104 0320 	add.w	r3, r4, #32
 801bf30:	cb0c      	ldmia	r3, {r2, r3}
 801bf32:	4620      	mov	r0, r4
 801bf34:	f7f3 ff70 	bl	800fe18 <rmw_uxrce_get_static_input_buffer_for_entity>
 801bf38:	4680      	mov	r8, r0
 801bf3a:	b308      	cbz	r0, 801bf80 <on_reply+0x84>
 801bf3c:	4638      	mov	r0, r7
 801bf3e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801bf42:	4632      	mov	r2, r6
 801bf44:	f107 0110 	add.w	r1, r7, #16
 801bf48:	f7f4 ffd6 	bl	8010ef8 <ucdr_deserialize_array_uint8_t>
 801bf4c:	b930      	cbnz	r0, 801bf5c <on_reply+0x60>
 801bf4e:	480f      	ldr	r0, [pc, #60]	@ (801bf8c <on_reply+0x90>)
 801bf50:	4641      	mov	r1, r8
 801bf52:	b014      	add	sp, #80	@ 0x50
 801bf54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bf58:	f7fb bde0 	b.w	8017b1c <put_memory>
 801bf5c:	2200      	movs	r2, #0
 801bf5e:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801bf62:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801bf66:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801bf6a:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801bf6e:	f7f3 fd51 	bl	800fa14 <rmw_uros_epoch_nanos>
 801bf72:	2304      	movs	r3, #4
 801bf74:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801bf78:	e942 0102 	strd	r0, r1, [r2, #-8]
 801bf7c:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801bf80:	b014      	add	sp, #80	@ 0x50
 801bf82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bf86:	bf00      	nop
 801bf88:	2000ebd8 	.word	0x2000ebd8
 801bf8c:	2000e948 	.word	0x2000e948

0801bf90 <rmw_create_guard_condition>:
 801bf90:	b538      	push	{r3, r4, r5, lr}
 801bf92:	4605      	mov	r5, r0
 801bf94:	4807      	ldr	r0, [pc, #28]	@ (801bfb4 <rmw_create_guard_condition+0x24>)
 801bf96:	f7fb fdb1 	bl	8017afc <get_memory>
 801bf9a:	b148      	cbz	r0, 801bfb0 <rmw_create_guard_condition+0x20>
 801bf9c:	6884      	ldr	r4, [r0, #8]
 801bf9e:	2300      	movs	r3, #0
 801bfa0:	7423      	strb	r3, [r4, #16]
 801bfa2:	61e5      	str	r5, [r4, #28]
 801bfa4:	f7fb fe30 	bl	8017c08 <rmw_get_implementation_identifier>
 801bfa8:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801bfac:	f104 0014 	add.w	r0, r4, #20
 801bfb0:	bd38      	pop	{r3, r4, r5, pc}
 801bfb2:	bf00      	nop
 801bfb4:	2000c724 	.word	0x2000c724

0801bfb8 <rmw_destroy_guard_condition>:
 801bfb8:	b508      	push	{r3, lr}
 801bfba:	4b08      	ldr	r3, [pc, #32]	@ (801bfdc <rmw_destroy_guard_condition+0x24>)
 801bfbc:	6819      	ldr	r1, [r3, #0]
 801bfbe:	b911      	cbnz	r1, 801bfc6 <rmw_destroy_guard_condition+0xe>
 801bfc0:	e00a      	b.n	801bfd8 <rmw_destroy_guard_condition+0x20>
 801bfc2:	6849      	ldr	r1, [r1, #4]
 801bfc4:	b141      	cbz	r1, 801bfd8 <rmw_destroy_guard_condition+0x20>
 801bfc6:	688b      	ldr	r3, [r1, #8]
 801bfc8:	3314      	adds	r3, #20
 801bfca:	4298      	cmp	r0, r3
 801bfcc:	d1f9      	bne.n	801bfc2 <rmw_destroy_guard_condition+0xa>
 801bfce:	4803      	ldr	r0, [pc, #12]	@ (801bfdc <rmw_destroy_guard_condition+0x24>)
 801bfd0:	f7fb fda4 	bl	8017b1c <put_memory>
 801bfd4:	2000      	movs	r0, #0
 801bfd6:	bd08      	pop	{r3, pc}
 801bfd8:	2001      	movs	r0, #1
 801bfda:	bd08      	pop	{r3, pc}
 801bfdc:	2000c724 	.word	0x2000c724

0801bfe0 <rmw_trigger_guard_condition>:
 801bfe0:	b160      	cbz	r0, 801bffc <rmw_trigger_guard_condition+0x1c>
 801bfe2:	b510      	push	{r4, lr}
 801bfe4:	4604      	mov	r4, r0
 801bfe6:	6800      	ldr	r0, [r0, #0]
 801bfe8:	f7f4 f89a 	bl	8010120 <is_uxrce_rmw_identifier_valid>
 801bfec:	b908      	cbnz	r0, 801bff2 <rmw_trigger_guard_condition+0x12>
 801bfee:	2001      	movs	r0, #1
 801bff0:	bd10      	pop	{r4, pc}
 801bff2:	6863      	ldr	r3, [r4, #4]
 801bff4:	2201      	movs	r2, #1
 801bff6:	741a      	strb	r2, [r3, #16]
 801bff8:	2000      	movs	r0, #0
 801bffa:	bd10      	pop	{r4, pc}
 801bffc:	2001      	movs	r0, #1
 801bffe:	4770      	bx	lr

0801c000 <geometry_msgs__msg__Pose__init>:
 801c000:	b1d8      	cbz	r0, 801c03a <geometry_msgs__msg__Pose__init+0x3a>
 801c002:	b538      	push	{r3, r4, r5, lr}
 801c004:	4604      	mov	r4, r0
 801c006:	f000 f8df 	bl	801c1c8 <geometry_msgs__msg__Point__init>
 801c00a:	b130      	cbz	r0, 801c01a <geometry_msgs__msg__Pose__init+0x1a>
 801c00c:	f104 0518 	add.w	r5, r4, #24
 801c010:	4628      	mov	r0, r5
 801c012:	f000 f821 	bl	801c058 <geometry_msgs__msg__Quaternion__init>
 801c016:	b148      	cbz	r0, 801c02c <geometry_msgs__msg__Pose__init+0x2c>
 801c018:	bd38      	pop	{r3, r4, r5, pc}
 801c01a:	4620      	mov	r0, r4
 801c01c:	f000 f8d8 	bl	801c1d0 <geometry_msgs__msg__Point__fini>
 801c020:	f104 0018 	add.w	r0, r4, #24
 801c024:	f000 f82c 	bl	801c080 <geometry_msgs__msg__Quaternion__fini>
 801c028:	2000      	movs	r0, #0
 801c02a:	bd38      	pop	{r3, r4, r5, pc}
 801c02c:	4620      	mov	r0, r4
 801c02e:	f000 f8cf 	bl	801c1d0 <geometry_msgs__msg__Point__fini>
 801c032:	4628      	mov	r0, r5
 801c034:	f000 f824 	bl	801c080 <geometry_msgs__msg__Quaternion__fini>
 801c038:	e7f6      	b.n	801c028 <geometry_msgs__msg__Pose__init+0x28>
 801c03a:	2000      	movs	r0, #0
 801c03c:	4770      	bx	lr
 801c03e:	bf00      	nop

0801c040 <geometry_msgs__msg__Pose__fini>:
 801c040:	b148      	cbz	r0, 801c056 <geometry_msgs__msg__Pose__fini+0x16>
 801c042:	b510      	push	{r4, lr}
 801c044:	4604      	mov	r4, r0
 801c046:	f000 f8c3 	bl	801c1d0 <geometry_msgs__msg__Point__fini>
 801c04a:	f104 0018 	add.w	r0, r4, #24
 801c04e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c052:	f000 b815 	b.w	801c080 <geometry_msgs__msg__Quaternion__fini>
 801c056:	4770      	bx	lr

0801c058 <geometry_msgs__msg__Quaternion__init>:
 801c058:	b160      	cbz	r0, 801c074 <geometry_msgs__msg__Quaternion__init+0x1c>
 801c05a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801c078 <geometry_msgs__msg__Quaternion__init+0x20>
 801c05e:	2200      	movs	r2, #0
 801c060:	2300      	movs	r3, #0
 801c062:	e9c0 2300 	strd	r2, r3, [r0]
 801c066:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801c06a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801c06e:	ed80 7b06 	vstr	d7, [r0, #24]
 801c072:	2001      	movs	r0, #1
 801c074:	4770      	bx	lr
 801c076:	bf00      	nop
 801c078:	00000000 	.word	0x00000000
 801c07c:	3ff00000 	.word	0x3ff00000

0801c080 <geometry_msgs__msg__Quaternion__fini>:
 801c080:	4770      	bx	lr
 801c082:	bf00      	nop

0801c084 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801c084:	f000 b8a0 	b.w	801c1c8 <geometry_msgs__msg__Point__init>

0801c088 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801c088:	f000 b8a2 	b.w	801c1d0 <geometry_msgs__msg__Point__fini>

0801c08c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801c08c:	4b04      	ldr	r3, [pc, #16]	@ (801c0a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c08e:	681a      	ldr	r2, [r3, #0]
 801c090:	b10a      	cbz	r2, 801c096 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801c092:	4803      	ldr	r0, [pc, #12]	@ (801c0a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c094:	4770      	bx	lr
 801c096:	4a03      	ldr	r2, [pc, #12]	@ (801c0a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801c098:	4801      	ldr	r0, [pc, #4]	@ (801c0a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c09a:	6812      	ldr	r2, [r2, #0]
 801c09c:	601a      	str	r2, [r3, #0]
 801c09e:	4770      	bx	lr
 801c0a0:	20002dbc 	.word	0x20002dbc
 801c0a4:	20000408 	.word	0x20000408

0801c0a8 <get_serialized_size_geometry_msgs__msg__Point>:
 801c0a8:	b1b8      	cbz	r0, 801c0da <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801c0aa:	b570      	push	{r4, r5, r6, lr}
 801c0ac:	460d      	mov	r5, r1
 801c0ae:	4628      	mov	r0, r5
 801c0b0:	2108      	movs	r1, #8
 801c0b2:	f7f2 f895 	bl	800e1e0 <ucdr_alignment>
 801c0b6:	2108      	movs	r1, #8
 801c0b8:	186e      	adds	r6, r5, r1
 801c0ba:	4406      	add	r6, r0
 801c0bc:	4630      	mov	r0, r6
 801c0be:	f7f2 f88f 	bl	800e1e0 <ucdr_alignment>
 801c0c2:	f100 0408 	add.w	r4, r0, #8
 801c0c6:	4434      	add	r4, r6
 801c0c8:	2108      	movs	r1, #8
 801c0ca:	4620      	mov	r0, r4
 801c0cc:	f7f2 f888 	bl	800e1e0 <ucdr_alignment>
 801c0d0:	f1c5 0508 	rsb	r5, r5, #8
 801c0d4:	4405      	add	r5, r0
 801c0d6:	1928      	adds	r0, r5, r4
 801c0d8:	bd70      	pop	{r4, r5, r6, pc}
 801c0da:	4770      	bx	lr

0801c0dc <_Point__cdr_deserialize>:
 801c0dc:	b538      	push	{r3, r4, r5, lr}
 801c0de:	460c      	mov	r4, r1
 801c0e0:	b171      	cbz	r1, 801c100 <_Point__cdr_deserialize+0x24>
 801c0e2:	4605      	mov	r5, r0
 801c0e4:	f7f1 fe9e 	bl	800de24 <ucdr_deserialize_double>
 801c0e8:	f104 0108 	add.w	r1, r4, #8
 801c0ec:	4628      	mov	r0, r5
 801c0ee:	f7f1 fe99 	bl	800de24 <ucdr_deserialize_double>
 801c0f2:	f104 0110 	add.w	r1, r4, #16
 801c0f6:	4628      	mov	r0, r5
 801c0f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c0fc:	f7f1 be92 	b.w	800de24 <ucdr_deserialize_double>
 801c100:	4608      	mov	r0, r1
 801c102:	bd38      	pop	{r3, r4, r5, pc}

0801c104 <_Point__cdr_serialize>:
 801c104:	b198      	cbz	r0, 801c12e <_Point__cdr_serialize+0x2a>
 801c106:	b538      	push	{r3, r4, r5, lr}
 801c108:	ed90 0b00 	vldr	d0, [r0]
 801c10c:	460d      	mov	r5, r1
 801c10e:	4604      	mov	r4, r0
 801c110:	4608      	mov	r0, r1
 801c112:	f7f1 fcf7 	bl	800db04 <ucdr_serialize_double>
 801c116:	ed94 0b02 	vldr	d0, [r4, #8]
 801c11a:	4628      	mov	r0, r5
 801c11c:	f7f1 fcf2 	bl	800db04 <ucdr_serialize_double>
 801c120:	ed94 0b04 	vldr	d0, [r4, #16]
 801c124:	4628      	mov	r0, r5
 801c126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c12a:	f7f1 bceb 	b.w	800db04 <ucdr_serialize_double>
 801c12e:	4770      	bx	lr

0801c130 <_Point__get_serialized_size>:
 801c130:	b1a0      	cbz	r0, 801c15c <_Point__get_serialized_size+0x2c>
 801c132:	b538      	push	{r3, r4, r5, lr}
 801c134:	2108      	movs	r1, #8
 801c136:	2000      	movs	r0, #0
 801c138:	f7f2 f852 	bl	800e1e0 <ucdr_alignment>
 801c13c:	f100 0508 	add.w	r5, r0, #8
 801c140:	2108      	movs	r1, #8
 801c142:	4628      	mov	r0, r5
 801c144:	f7f2 f84c 	bl	800e1e0 <ucdr_alignment>
 801c148:	f100 0408 	add.w	r4, r0, #8
 801c14c:	442c      	add	r4, r5
 801c14e:	2108      	movs	r1, #8
 801c150:	4620      	mov	r0, r4
 801c152:	f7f2 f845 	bl	800e1e0 <ucdr_alignment>
 801c156:	3008      	adds	r0, #8
 801c158:	4420      	add	r0, r4
 801c15a:	bd38      	pop	{r3, r4, r5, pc}
 801c15c:	4770      	bx	lr
 801c15e:	bf00      	nop

0801c160 <_Point__max_serialized_size>:
 801c160:	b538      	push	{r3, r4, r5, lr}
 801c162:	2108      	movs	r1, #8
 801c164:	2000      	movs	r0, #0
 801c166:	f7f2 f83b 	bl	800e1e0 <ucdr_alignment>
 801c16a:	f100 0508 	add.w	r5, r0, #8
 801c16e:	2108      	movs	r1, #8
 801c170:	4628      	mov	r0, r5
 801c172:	f7f2 f835 	bl	800e1e0 <ucdr_alignment>
 801c176:	f100 0408 	add.w	r4, r0, #8
 801c17a:	442c      	add	r4, r5
 801c17c:	2108      	movs	r1, #8
 801c17e:	4620      	mov	r0, r4
 801c180:	f7f2 f82e 	bl	800e1e0 <ucdr_alignment>
 801c184:	3008      	adds	r0, #8
 801c186:	4420      	add	r0, r4
 801c188:	bd38      	pop	{r3, r4, r5, pc}
 801c18a:	bf00      	nop

0801c18c <max_serialized_size_geometry_msgs__msg__Point>:
 801c18c:	b570      	push	{r4, r5, r6, lr}
 801c18e:	2301      	movs	r3, #1
 801c190:	460c      	mov	r4, r1
 801c192:	7003      	strb	r3, [r0, #0]
 801c194:	2108      	movs	r1, #8
 801c196:	4620      	mov	r0, r4
 801c198:	f7f2 f822 	bl	800e1e0 <ucdr_alignment>
 801c19c:	2108      	movs	r1, #8
 801c19e:	1863      	adds	r3, r4, r1
 801c1a0:	18c6      	adds	r6, r0, r3
 801c1a2:	4630      	mov	r0, r6
 801c1a4:	f7f2 f81c 	bl	800e1e0 <ucdr_alignment>
 801c1a8:	f100 0508 	add.w	r5, r0, #8
 801c1ac:	4435      	add	r5, r6
 801c1ae:	2108      	movs	r1, #8
 801c1b0:	4628      	mov	r0, r5
 801c1b2:	f7f2 f815 	bl	800e1e0 <ucdr_alignment>
 801c1b6:	f1c4 0408 	rsb	r4, r4, #8
 801c1ba:	4420      	add	r0, r4
 801c1bc:	4428      	add	r0, r5
 801c1be:	bd70      	pop	{r4, r5, r6, pc}

0801c1c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801c1c0:	4800      	ldr	r0, [pc, #0]	@ (801c1c4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801c1c2:	4770      	bx	lr
 801c1c4:	20002e88 	.word	0x20002e88

0801c1c8 <geometry_msgs__msg__Point__init>:
 801c1c8:	3800      	subs	r0, #0
 801c1ca:	bf18      	it	ne
 801c1cc:	2001      	movne	r0, #1
 801c1ce:	4770      	bx	lr

0801c1d0 <geometry_msgs__msg__Point__fini>:
 801c1d0:	4770      	bx	lr
 801c1d2:	bf00      	nop

0801c1d4 <calloc>:
 801c1d4:	4b02      	ldr	r3, [pc, #8]	@ (801c1e0 <calloc+0xc>)
 801c1d6:	460a      	mov	r2, r1
 801c1d8:	4601      	mov	r1, r0
 801c1da:	6818      	ldr	r0, [r3, #0]
 801c1dc:	f000 b802 	b.w	801c1e4 <_calloc_r>
 801c1e0:	20002ec8 	.word	0x20002ec8

0801c1e4 <_calloc_r>:
 801c1e4:	b570      	push	{r4, r5, r6, lr}
 801c1e6:	fba1 5402 	umull	r5, r4, r1, r2
 801c1ea:	b934      	cbnz	r4, 801c1fa <_calloc_r+0x16>
 801c1ec:	4629      	mov	r1, r5
 801c1ee:	f000 f899 	bl	801c324 <_malloc_r>
 801c1f2:	4606      	mov	r6, r0
 801c1f4:	b928      	cbnz	r0, 801c202 <_calloc_r+0x1e>
 801c1f6:	4630      	mov	r0, r6
 801c1f8:	bd70      	pop	{r4, r5, r6, pc}
 801c1fa:	220c      	movs	r2, #12
 801c1fc:	6002      	str	r2, [r0, #0]
 801c1fe:	2600      	movs	r6, #0
 801c200:	e7f9      	b.n	801c1f6 <_calloc_r+0x12>
 801c202:	462a      	mov	r2, r5
 801c204:	4621      	mov	r1, r4
 801c206:	f000 fd33 	bl	801cc70 <memset>
 801c20a:	e7f4      	b.n	801c1f6 <_calloc_r+0x12>

0801c20c <exit>:
 801c20c:	b508      	push	{r3, lr}
 801c20e:	4b06      	ldr	r3, [pc, #24]	@ (801c228 <exit+0x1c>)
 801c210:	4604      	mov	r4, r0
 801c212:	b113      	cbz	r3, 801c21a <exit+0xe>
 801c214:	2100      	movs	r1, #0
 801c216:	f3af 8000 	nop.w
 801c21a:	4b04      	ldr	r3, [pc, #16]	@ (801c22c <exit+0x20>)
 801c21c:	681b      	ldr	r3, [r3, #0]
 801c21e:	b103      	cbz	r3, 801c222 <exit+0x16>
 801c220:	4798      	blx	r3
 801c222:	4620      	mov	r0, r4
 801c224:	f7e6 f850 	bl	80022c8 <_exit>
 801c228:	00000000 	.word	0x00000000
 801c22c:	20011894 	.word	0x20011894

0801c230 <getenv>:
 801c230:	b507      	push	{r0, r1, r2, lr}
 801c232:	4b04      	ldr	r3, [pc, #16]	@ (801c244 <getenv+0x14>)
 801c234:	4601      	mov	r1, r0
 801c236:	aa01      	add	r2, sp, #4
 801c238:	6818      	ldr	r0, [r3, #0]
 801c23a:	f000 f805 	bl	801c248 <_findenv_r>
 801c23e:	b003      	add	sp, #12
 801c240:	f85d fb04 	ldr.w	pc, [sp], #4
 801c244:	20002ec8 	.word	0x20002ec8

0801c248 <_findenv_r>:
 801c248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c24c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801c2bc <_findenv_r+0x74>
 801c250:	4606      	mov	r6, r0
 801c252:	4689      	mov	r9, r1
 801c254:	4617      	mov	r7, r2
 801c256:	f000 fe71 	bl	801cf3c <__env_lock>
 801c25a:	f8da 4000 	ldr.w	r4, [sl]
 801c25e:	b134      	cbz	r4, 801c26e <_findenv_r+0x26>
 801c260:	464b      	mov	r3, r9
 801c262:	4698      	mov	r8, r3
 801c264:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c268:	b13a      	cbz	r2, 801c27a <_findenv_r+0x32>
 801c26a:	2a3d      	cmp	r2, #61	@ 0x3d
 801c26c:	d1f9      	bne.n	801c262 <_findenv_r+0x1a>
 801c26e:	4630      	mov	r0, r6
 801c270:	f000 fe6a 	bl	801cf48 <__env_unlock>
 801c274:	2000      	movs	r0, #0
 801c276:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c27a:	eba8 0809 	sub.w	r8, r8, r9
 801c27e:	46a3      	mov	fp, r4
 801c280:	f854 0b04 	ldr.w	r0, [r4], #4
 801c284:	2800      	cmp	r0, #0
 801c286:	d0f2      	beq.n	801c26e <_findenv_r+0x26>
 801c288:	4642      	mov	r2, r8
 801c28a:	4649      	mov	r1, r9
 801c28c:	f000 fd05 	bl	801cc9a <strncmp>
 801c290:	2800      	cmp	r0, #0
 801c292:	d1f4      	bne.n	801c27e <_findenv_r+0x36>
 801c294:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801c298:	eb03 0508 	add.w	r5, r3, r8
 801c29c:	f813 3008 	ldrb.w	r3, [r3, r8]
 801c2a0:	2b3d      	cmp	r3, #61	@ 0x3d
 801c2a2:	d1ec      	bne.n	801c27e <_findenv_r+0x36>
 801c2a4:	f8da 3000 	ldr.w	r3, [sl]
 801c2a8:	ebab 0303 	sub.w	r3, fp, r3
 801c2ac:	109b      	asrs	r3, r3, #2
 801c2ae:	4630      	mov	r0, r6
 801c2b0:	603b      	str	r3, [r7, #0]
 801c2b2:	f000 fe49 	bl	801cf48 <__env_unlock>
 801c2b6:	1c68      	adds	r0, r5, #1
 801c2b8:	e7dd      	b.n	801c276 <_findenv_r+0x2e>
 801c2ba:	bf00      	nop
 801c2bc:	20000008 	.word	0x20000008

0801c2c0 <malloc>:
 801c2c0:	4b02      	ldr	r3, [pc, #8]	@ (801c2cc <malloc+0xc>)
 801c2c2:	4601      	mov	r1, r0
 801c2c4:	6818      	ldr	r0, [r3, #0]
 801c2c6:	f000 b82d 	b.w	801c324 <_malloc_r>
 801c2ca:	bf00      	nop
 801c2cc:	20002ec8 	.word	0x20002ec8

0801c2d0 <free>:
 801c2d0:	4b02      	ldr	r3, [pc, #8]	@ (801c2dc <free+0xc>)
 801c2d2:	4601      	mov	r1, r0
 801c2d4:	6818      	ldr	r0, [r3, #0]
 801c2d6:	f000 be3d 	b.w	801cf54 <_free_r>
 801c2da:	bf00      	nop
 801c2dc:	20002ec8 	.word	0x20002ec8

0801c2e0 <sbrk_aligned>:
 801c2e0:	b570      	push	{r4, r5, r6, lr}
 801c2e2:	4e0f      	ldr	r6, [pc, #60]	@ (801c320 <sbrk_aligned+0x40>)
 801c2e4:	460c      	mov	r4, r1
 801c2e6:	6831      	ldr	r1, [r6, #0]
 801c2e8:	4605      	mov	r5, r0
 801c2ea:	b911      	cbnz	r1, 801c2f2 <sbrk_aligned+0x12>
 801c2ec:	f000 fda2 	bl	801ce34 <_sbrk_r>
 801c2f0:	6030      	str	r0, [r6, #0]
 801c2f2:	4621      	mov	r1, r4
 801c2f4:	4628      	mov	r0, r5
 801c2f6:	f000 fd9d 	bl	801ce34 <_sbrk_r>
 801c2fa:	1c43      	adds	r3, r0, #1
 801c2fc:	d103      	bne.n	801c306 <sbrk_aligned+0x26>
 801c2fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801c302:	4620      	mov	r0, r4
 801c304:	bd70      	pop	{r4, r5, r6, pc}
 801c306:	1cc4      	adds	r4, r0, #3
 801c308:	f024 0403 	bic.w	r4, r4, #3
 801c30c:	42a0      	cmp	r0, r4
 801c30e:	d0f8      	beq.n	801c302 <sbrk_aligned+0x22>
 801c310:	1a21      	subs	r1, r4, r0
 801c312:	4628      	mov	r0, r5
 801c314:	f000 fd8e 	bl	801ce34 <_sbrk_r>
 801c318:	3001      	adds	r0, #1
 801c31a:	d1f2      	bne.n	801c302 <sbrk_aligned+0x22>
 801c31c:	e7ef      	b.n	801c2fe <sbrk_aligned+0x1e>
 801c31e:	bf00      	nop
 801c320:	20011754 	.word	0x20011754

0801c324 <_malloc_r>:
 801c324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c328:	1ccd      	adds	r5, r1, #3
 801c32a:	f025 0503 	bic.w	r5, r5, #3
 801c32e:	3508      	adds	r5, #8
 801c330:	2d0c      	cmp	r5, #12
 801c332:	bf38      	it	cc
 801c334:	250c      	movcc	r5, #12
 801c336:	2d00      	cmp	r5, #0
 801c338:	4606      	mov	r6, r0
 801c33a:	db01      	blt.n	801c340 <_malloc_r+0x1c>
 801c33c:	42a9      	cmp	r1, r5
 801c33e:	d904      	bls.n	801c34a <_malloc_r+0x26>
 801c340:	230c      	movs	r3, #12
 801c342:	6033      	str	r3, [r6, #0]
 801c344:	2000      	movs	r0, #0
 801c346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c34a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c420 <_malloc_r+0xfc>
 801c34e:	f000 f869 	bl	801c424 <__malloc_lock>
 801c352:	f8d8 3000 	ldr.w	r3, [r8]
 801c356:	461c      	mov	r4, r3
 801c358:	bb44      	cbnz	r4, 801c3ac <_malloc_r+0x88>
 801c35a:	4629      	mov	r1, r5
 801c35c:	4630      	mov	r0, r6
 801c35e:	f7ff ffbf 	bl	801c2e0 <sbrk_aligned>
 801c362:	1c43      	adds	r3, r0, #1
 801c364:	4604      	mov	r4, r0
 801c366:	d158      	bne.n	801c41a <_malloc_r+0xf6>
 801c368:	f8d8 4000 	ldr.w	r4, [r8]
 801c36c:	4627      	mov	r7, r4
 801c36e:	2f00      	cmp	r7, #0
 801c370:	d143      	bne.n	801c3fa <_malloc_r+0xd6>
 801c372:	2c00      	cmp	r4, #0
 801c374:	d04b      	beq.n	801c40e <_malloc_r+0xea>
 801c376:	6823      	ldr	r3, [r4, #0]
 801c378:	4639      	mov	r1, r7
 801c37a:	4630      	mov	r0, r6
 801c37c:	eb04 0903 	add.w	r9, r4, r3
 801c380:	f000 fd58 	bl	801ce34 <_sbrk_r>
 801c384:	4581      	cmp	r9, r0
 801c386:	d142      	bne.n	801c40e <_malloc_r+0xea>
 801c388:	6821      	ldr	r1, [r4, #0]
 801c38a:	1a6d      	subs	r5, r5, r1
 801c38c:	4629      	mov	r1, r5
 801c38e:	4630      	mov	r0, r6
 801c390:	f7ff ffa6 	bl	801c2e0 <sbrk_aligned>
 801c394:	3001      	adds	r0, #1
 801c396:	d03a      	beq.n	801c40e <_malloc_r+0xea>
 801c398:	6823      	ldr	r3, [r4, #0]
 801c39a:	442b      	add	r3, r5
 801c39c:	6023      	str	r3, [r4, #0]
 801c39e:	f8d8 3000 	ldr.w	r3, [r8]
 801c3a2:	685a      	ldr	r2, [r3, #4]
 801c3a4:	bb62      	cbnz	r2, 801c400 <_malloc_r+0xdc>
 801c3a6:	f8c8 7000 	str.w	r7, [r8]
 801c3aa:	e00f      	b.n	801c3cc <_malloc_r+0xa8>
 801c3ac:	6822      	ldr	r2, [r4, #0]
 801c3ae:	1b52      	subs	r2, r2, r5
 801c3b0:	d420      	bmi.n	801c3f4 <_malloc_r+0xd0>
 801c3b2:	2a0b      	cmp	r2, #11
 801c3b4:	d917      	bls.n	801c3e6 <_malloc_r+0xc2>
 801c3b6:	1961      	adds	r1, r4, r5
 801c3b8:	42a3      	cmp	r3, r4
 801c3ba:	6025      	str	r5, [r4, #0]
 801c3bc:	bf18      	it	ne
 801c3be:	6059      	strne	r1, [r3, #4]
 801c3c0:	6863      	ldr	r3, [r4, #4]
 801c3c2:	bf08      	it	eq
 801c3c4:	f8c8 1000 	streq.w	r1, [r8]
 801c3c8:	5162      	str	r2, [r4, r5]
 801c3ca:	604b      	str	r3, [r1, #4]
 801c3cc:	4630      	mov	r0, r6
 801c3ce:	f000 f82f 	bl	801c430 <__malloc_unlock>
 801c3d2:	f104 000b 	add.w	r0, r4, #11
 801c3d6:	1d23      	adds	r3, r4, #4
 801c3d8:	f020 0007 	bic.w	r0, r0, #7
 801c3dc:	1ac2      	subs	r2, r0, r3
 801c3de:	bf1c      	itt	ne
 801c3e0:	1a1b      	subne	r3, r3, r0
 801c3e2:	50a3      	strne	r3, [r4, r2]
 801c3e4:	e7af      	b.n	801c346 <_malloc_r+0x22>
 801c3e6:	6862      	ldr	r2, [r4, #4]
 801c3e8:	42a3      	cmp	r3, r4
 801c3ea:	bf0c      	ite	eq
 801c3ec:	f8c8 2000 	streq.w	r2, [r8]
 801c3f0:	605a      	strne	r2, [r3, #4]
 801c3f2:	e7eb      	b.n	801c3cc <_malloc_r+0xa8>
 801c3f4:	4623      	mov	r3, r4
 801c3f6:	6864      	ldr	r4, [r4, #4]
 801c3f8:	e7ae      	b.n	801c358 <_malloc_r+0x34>
 801c3fa:	463c      	mov	r4, r7
 801c3fc:	687f      	ldr	r7, [r7, #4]
 801c3fe:	e7b6      	b.n	801c36e <_malloc_r+0x4a>
 801c400:	461a      	mov	r2, r3
 801c402:	685b      	ldr	r3, [r3, #4]
 801c404:	42a3      	cmp	r3, r4
 801c406:	d1fb      	bne.n	801c400 <_malloc_r+0xdc>
 801c408:	2300      	movs	r3, #0
 801c40a:	6053      	str	r3, [r2, #4]
 801c40c:	e7de      	b.n	801c3cc <_malloc_r+0xa8>
 801c40e:	230c      	movs	r3, #12
 801c410:	6033      	str	r3, [r6, #0]
 801c412:	4630      	mov	r0, r6
 801c414:	f000 f80c 	bl	801c430 <__malloc_unlock>
 801c418:	e794      	b.n	801c344 <_malloc_r+0x20>
 801c41a:	6005      	str	r5, [r0, #0]
 801c41c:	e7d6      	b.n	801c3cc <_malloc_r+0xa8>
 801c41e:	bf00      	nop
 801c420:	20011758 	.word	0x20011758

0801c424 <__malloc_lock>:
 801c424:	4801      	ldr	r0, [pc, #4]	@ (801c42c <__malloc_lock+0x8>)
 801c426:	f000 bd52 	b.w	801cece <__retarget_lock_acquire_recursive>
 801c42a:	bf00      	nop
 801c42c:	2001189d 	.word	0x2001189d

0801c430 <__malloc_unlock>:
 801c430:	4801      	ldr	r0, [pc, #4]	@ (801c438 <__malloc_unlock+0x8>)
 801c432:	f000 bd4d 	b.w	801ced0 <__retarget_lock_release_recursive>
 801c436:	bf00      	nop
 801c438:	2001189d 	.word	0x2001189d

0801c43c <srand>:
 801c43c:	b538      	push	{r3, r4, r5, lr}
 801c43e:	4b10      	ldr	r3, [pc, #64]	@ (801c480 <srand+0x44>)
 801c440:	681d      	ldr	r5, [r3, #0]
 801c442:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c444:	4604      	mov	r4, r0
 801c446:	b9b3      	cbnz	r3, 801c476 <srand+0x3a>
 801c448:	2018      	movs	r0, #24
 801c44a:	f7ff ff39 	bl	801c2c0 <malloc>
 801c44e:	4602      	mov	r2, r0
 801c450:	6328      	str	r0, [r5, #48]	@ 0x30
 801c452:	b920      	cbnz	r0, 801c45e <srand+0x22>
 801c454:	4b0b      	ldr	r3, [pc, #44]	@ (801c484 <srand+0x48>)
 801c456:	480c      	ldr	r0, [pc, #48]	@ (801c488 <srand+0x4c>)
 801c458:	2146      	movs	r1, #70	@ 0x46
 801c45a:	f000 fd51 	bl	801cf00 <__assert_func>
 801c45e:	490b      	ldr	r1, [pc, #44]	@ (801c48c <srand+0x50>)
 801c460:	4b0b      	ldr	r3, [pc, #44]	@ (801c490 <srand+0x54>)
 801c462:	e9c0 1300 	strd	r1, r3, [r0]
 801c466:	4b0b      	ldr	r3, [pc, #44]	@ (801c494 <srand+0x58>)
 801c468:	6083      	str	r3, [r0, #8]
 801c46a:	230b      	movs	r3, #11
 801c46c:	8183      	strh	r3, [r0, #12]
 801c46e:	2100      	movs	r1, #0
 801c470:	2001      	movs	r0, #1
 801c472:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c476:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c478:	2200      	movs	r2, #0
 801c47a:	611c      	str	r4, [r3, #16]
 801c47c:	615a      	str	r2, [r3, #20]
 801c47e:	bd38      	pop	{r3, r4, r5, pc}
 801c480:	20002ec8 	.word	0x20002ec8
 801c484:	08020c20 	.word	0x08020c20
 801c488:	08020c37 	.word	0x08020c37
 801c48c:	abcd330e 	.word	0xabcd330e
 801c490:	e66d1234 	.word	0xe66d1234
 801c494:	0005deec 	.word	0x0005deec

0801c498 <rand>:
 801c498:	4b16      	ldr	r3, [pc, #88]	@ (801c4f4 <rand+0x5c>)
 801c49a:	b510      	push	{r4, lr}
 801c49c:	681c      	ldr	r4, [r3, #0]
 801c49e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c4a0:	b9b3      	cbnz	r3, 801c4d0 <rand+0x38>
 801c4a2:	2018      	movs	r0, #24
 801c4a4:	f7ff ff0c 	bl	801c2c0 <malloc>
 801c4a8:	4602      	mov	r2, r0
 801c4aa:	6320      	str	r0, [r4, #48]	@ 0x30
 801c4ac:	b920      	cbnz	r0, 801c4b8 <rand+0x20>
 801c4ae:	4b12      	ldr	r3, [pc, #72]	@ (801c4f8 <rand+0x60>)
 801c4b0:	4812      	ldr	r0, [pc, #72]	@ (801c4fc <rand+0x64>)
 801c4b2:	2152      	movs	r1, #82	@ 0x52
 801c4b4:	f000 fd24 	bl	801cf00 <__assert_func>
 801c4b8:	4911      	ldr	r1, [pc, #68]	@ (801c500 <rand+0x68>)
 801c4ba:	4b12      	ldr	r3, [pc, #72]	@ (801c504 <rand+0x6c>)
 801c4bc:	e9c0 1300 	strd	r1, r3, [r0]
 801c4c0:	4b11      	ldr	r3, [pc, #68]	@ (801c508 <rand+0x70>)
 801c4c2:	6083      	str	r3, [r0, #8]
 801c4c4:	230b      	movs	r3, #11
 801c4c6:	8183      	strh	r3, [r0, #12]
 801c4c8:	2100      	movs	r1, #0
 801c4ca:	2001      	movs	r0, #1
 801c4cc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c4d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c4d2:	480e      	ldr	r0, [pc, #56]	@ (801c50c <rand+0x74>)
 801c4d4:	690b      	ldr	r3, [r1, #16]
 801c4d6:	694c      	ldr	r4, [r1, #20]
 801c4d8:	4a0d      	ldr	r2, [pc, #52]	@ (801c510 <rand+0x78>)
 801c4da:	4358      	muls	r0, r3
 801c4dc:	fb02 0004 	mla	r0, r2, r4, r0
 801c4e0:	fba3 3202 	umull	r3, r2, r3, r2
 801c4e4:	3301      	adds	r3, #1
 801c4e6:	eb40 0002 	adc.w	r0, r0, r2
 801c4ea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801c4ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801c4f2:	bd10      	pop	{r4, pc}
 801c4f4:	20002ec8 	.word	0x20002ec8
 801c4f8:	08020c20 	.word	0x08020c20
 801c4fc:	08020c37 	.word	0x08020c37
 801c500:	abcd330e 	.word	0xabcd330e
 801c504:	e66d1234 	.word	0xe66d1234
 801c508:	0005deec 	.word	0x0005deec
 801c50c:	5851f42d 	.word	0x5851f42d
 801c510:	4c957f2d 	.word	0x4c957f2d

0801c514 <realloc>:
 801c514:	4b02      	ldr	r3, [pc, #8]	@ (801c520 <realloc+0xc>)
 801c516:	460a      	mov	r2, r1
 801c518:	4601      	mov	r1, r0
 801c51a:	6818      	ldr	r0, [r3, #0]
 801c51c:	f000 b802 	b.w	801c524 <_realloc_r>
 801c520:	20002ec8 	.word	0x20002ec8

0801c524 <_realloc_r>:
 801c524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c528:	4607      	mov	r7, r0
 801c52a:	4614      	mov	r4, r2
 801c52c:	460d      	mov	r5, r1
 801c52e:	b921      	cbnz	r1, 801c53a <_realloc_r+0x16>
 801c530:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c534:	4611      	mov	r1, r2
 801c536:	f7ff bef5 	b.w	801c324 <_malloc_r>
 801c53a:	b92a      	cbnz	r2, 801c548 <_realloc_r+0x24>
 801c53c:	f000 fd0a 	bl	801cf54 <_free_r>
 801c540:	4625      	mov	r5, r4
 801c542:	4628      	mov	r0, r5
 801c544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c548:	f000 fd4e 	bl	801cfe8 <_malloc_usable_size_r>
 801c54c:	4284      	cmp	r4, r0
 801c54e:	4606      	mov	r6, r0
 801c550:	d802      	bhi.n	801c558 <_realloc_r+0x34>
 801c552:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c556:	d8f4      	bhi.n	801c542 <_realloc_r+0x1e>
 801c558:	4621      	mov	r1, r4
 801c55a:	4638      	mov	r0, r7
 801c55c:	f7ff fee2 	bl	801c324 <_malloc_r>
 801c560:	4680      	mov	r8, r0
 801c562:	b908      	cbnz	r0, 801c568 <_realloc_r+0x44>
 801c564:	4645      	mov	r5, r8
 801c566:	e7ec      	b.n	801c542 <_realloc_r+0x1e>
 801c568:	42b4      	cmp	r4, r6
 801c56a:	4622      	mov	r2, r4
 801c56c:	4629      	mov	r1, r5
 801c56e:	bf28      	it	cs
 801c570:	4632      	movcs	r2, r6
 801c572:	f000 fcb6 	bl	801cee2 <memcpy>
 801c576:	4629      	mov	r1, r5
 801c578:	4638      	mov	r0, r7
 801c57a:	f000 fceb 	bl	801cf54 <_free_r>
 801c57e:	e7f1      	b.n	801c564 <_realloc_r+0x40>

0801c580 <_strtoul_l.isra.0>:
 801c580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c584:	4e34      	ldr	r6, [pc, #208]	@ (801c658 <_strtoul_l.isra.0+0xd8>)
 801c586:	4686      	mov	lr, r0
 801c588:	460d      	mov	r5, r1
 801c58a:	4628      	mov	r0, r5
 801c58c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c590:	5d37      	ldrb	r7, [r6, r4]
 801c592:	f017 0708 	ands.w	r7, r7, #8
 801c596:	d1f8      	bne.n	801c58a <_strtoul_l.isra.0+0xa>
 801c598:	2c2d      	cmp	r4, #45	@ 0x2d
 801c59a:	d110      	bne.n	801c5be <_strtoul_l.isra.0+0x3e>
 801c59c:	782c      	ldrb	r4, [r5, #0]
 801c59e:	2701      	movs	r7, #1
 801c5a0:	1c85      	adds	r5, r0, #2
 801c5a2:	f033 0010 	bics.w	r0, r3, #16
 801c5a6:	d115      	bne.n	801c5d4 <_strtoul_l.isra.0+0x54>
 801c5a8:	2c30      	cmp	r4, #48	@ 0x30
 801c5aa:	d10d      	bne.n	801c5c8 <_strtoul_l.isra.0+0x48>
 801c5ac:	7828      	ldrb	r0, [r5, #0]
 801c5ae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801c5b2:	2858      	cmp	r0, #88	@ 0x58
 801c5b4:	d108      	bne.n	801c5c8 <_strtoul_l.isra.0+0x48>
 801c5b6:	786c      	ldrb	r4, [r5, #1]
 801c5b8:	3502      	adds	r5, #2
 801c5ba:	2310      	movs	r3, #16
 801c5bc:	e00a      	b.n	801c5d4 <_strtoul_l.isra.0+0x54>
 801c5be:	2c2b      	cmp	r4, #43	@ 0x2b
 801c5c0:	bf04      	itt	eq
 801c5c2:	782c      	ldrbeq	r4, [r5, #0]
 801c5c4:	1c85      	addeq	r5, r0, #2
 801c5c6:	e7ec      	b.n	801c5a2 <_strtoul_l.isra.0+0x22>
 801c5c8:	2b00      	cmp	r3, #0
 801c5ca:	d1f6      	bne.n	801c5ba <_strtoul_l.isra.0+0x3a>
 801c5cc:	2c30      	cmp	r4, #48	@ 0x30
 801c5ce:	bf14      	ite	ne
 801c5d0:	230a      	movne	r3, #10
 801c5d2:	2308      	moveq	r3, #8
 801c5d4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801c5d8:	2600      	movs	r6, #0
 801c5da:	fbb8 f8f3 	udiv	r8, r8, r3
 801c5de:	fb03 f908 	mul.w	r9, r3, r8
 801c5e2:	ea6f 0909 	mvn.w	r9, r9
 801c5e6:	4630      	mov	r0, r6
 801c5e8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801c5ec:	f1bc 0f09 	cmp.w	ip, #9
 801c5f0:	d810      	bhi.n	801c614 <_strtoul_l.isra.0+0x94>
 801c5f2:	4664      	mov	r4, ip
 801c5f4:	42a3      	cmp	r3, r4
 801c5f6:	dd1e      	ble.n	801c636 <_strtoul_l.isra.0+0xb6>
 801c5f8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801c5fc:	d007      	beq.n	801c60e <_strtoul_l.isra.0+0x8e>
 801c5fe:	4580      	cmp	r8, r0
 801c600:	d316      	bcc.n	801c630 <_strtoul_l.isra.0+0xb0>
 801c602:	d101      	bne.n	801c608 <_strtoul_l.isra.0+0x88>
 801c604:	45a1      	cmp	r9, r4
 801c606:	db13      	blt.n	801c630 <_strtoul_l.isra.0+0xb0>
 801c608:	fb00 4003 	mla	r0, r0, r3, r4
 801c60c:	2601      	movs	r6, #1
 801c60e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c612:	e7e9      	b.n	801c5e8 <_strtoul_l.isra.0+0x68>
 801c614:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801c618:	f1bc 0f19 	cmp.w	ip, #25
 801c61c:	d801      	bhi.n	801c622 <_strtoul_l.isra.0+0xa2>
 801c61e:	3c37      	subs	r4, #55	@ 0x37
 801c620:	e7e8      	b.n	801c5f4 <_strtoul_l.isra.0+0x74>
 801c622:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801c626:	f1bc 0f19 	cmp.w	ip, #25
 801c62a:	d804      	bhi.n	801c636 <_strtoul_l.isra.0+0xb6>
 801c62c:	3c57      	subs	r4, #87	@ 0x57
 801c62e:	e7e1      	b.n	801c5f4 <_strtoul_l.isra.0+0x74>
 801c630:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801c634:	e7eb      	b.n	801c60e <_strtoul_l.isra.0+0x8e>
 801c636:	1c73      	adds	r3, r6, #1
 801c638:	d106      	bne.n	801c648 <_strtoul_l.isra.0+0xc8>
 801c63a:	2322      	movs	r3, #34	@ 0x22
 801c63c:	f8ce 3000 	str.w	r3, [lr]
 801c640:	4630      	mov	r0, r6
 801c642:	b932      	cbnz	r2, 801c652 <_strtoul_l.isra.0+0xd2>
 801c644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c648:	b107      	cbz	r7, 801c64c <_strtoul_l.isra.0+0xcc>
 801c64a:	4240      	negs	r0, r0
 801c64c:	2a00      	cmp	r2, #0
 801c64e:	d0f9      	beq.n	801c644 <_strtoul_l.isra.0+0xc4>
 801c650:	b106      	cbz	r6, 801c654 <_strtoul_l.isra.0+0xd4>
 801c652:	1e69      	subs	r1, r5, #1
 801c654:	6011      	str	r1, [r2, #0]
 801c656:	e7f5      	b.n	801c644 <_strtoul_l.isra.0+0xc4>
 801c658:	08020cff 	.word	0x08020cff

0801c65c <strtoul>:
 801c65c:	4613      	mov	r3, r2
 801c65e:	460a      	mov	r2, r1
 801c660:	4601      	mov	r1, r0
 801c662:	4802      	ldr	r0, [pc, #8]	@ (801c66c <strtoul+0x10>)
 801c664:	6800      	ldr	r0, [r0, #0]
 801c666:	f7ff bf8b 	b.w	801c580 <_strtoul_l.isra.0>
 801c66a:	bf00      	nop
 801c66c:	20002ec8 	.word	0x20002ec8

0801c670 <std>:
 801c670:	2300      	movs	r3, #0
 801c672:	b510      	push	{r4, lr}
 801c674:	4604      	mov	r4, r0
 801c676:	e9c0 3300 	strd	r3, r3, [r0]
 801c67a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c67e:	6083      	str	r3, [r0, #8]
 801c680:	8181      	strh	r1, [r0, #12]
 801c682:	6643      	str	r3, [r0, #100]	@ 0x64
 801c684:	81c2      	strh	r2, [r0, #14]
 801c686:	6183      	str	r3, [r0, #24]
 801c688:	4619      	mov	r1, r3
 801c68a:	2208      	movs	r2, #8
 801c68c:	305c      	adds	r0, #92	@ 0x5c
 801c68e:	f000 faef 	bl	801cc70 <memset>
 801c692:	4b0d      	ldr	r3, [pc, #52]	@ (801c6c8 <std+0x58>)
 801c694:	6263      	str	r3, [r4, #36]	@ 0x24
 801c696:	4b0d      	ldr	r3, [pc, #52]	@ (801c6cc <std+0x5c>)
 801c698:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c69a:	4b0d      	ldr	r3, [pc, #52]	@ (801c6d0 <std+0x60>)
 801c69c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c69e:	4b0d      	ldr	r3, [pc, #52]	@ (801c6d4 <std+0x64>)
 801c6a0:	6323      	str	r3, [r4, #48]	@ 0x30
 801c6a2:	4b0d      	ldr	r3, [pc, #52]	@ (801c6d8 <std+0x68>)
 801c6a4:	6224      	str	r4, [r4, #32]
 801c6a6:	429c      	cmp	r4, r3
 801c6a8:	d006      	beq.n	801c6b8 <std+0x48>
 801c6aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c6ae:	4294      	cmp	r4, r2
 801c6b0:	d002      	beq.n	801c6b8 <std+0x48>
 801c6b2:	33d0      	adds	r3, #208	@ 0xd0
 801c6b4:	429c      	cmp	r4, r3
 801c6b6:	d105      	bne.n	801c6c4 <std+0x54>
 801c6b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c6c0:	f000 bc04 	b.w	801cecc <__retarget_lock_init_recursive>
 801c6c4:	bd10      	pop	{r4, pc}
 801c6c6:	bf00      	nop
 801c6c8:	0801c9f5 	.word	0x0801c9f5
 801c6cc:	0801ca17 	.word	0x0801ca17
 801c6d0:	0801ca4f 	.word	0x0801ca4f
 801c6d4:	0801ca73 	.word	0x0801ca73
 801c6d8:	2001175c 	.word	0x2001175c

0801c6dc <stdio_exit_handler>:
 801c6dc:	4a02      	ldr	r2, [pc, #8]	@ (801c6e8 <stdio_exit_handler+0xc>)
 801c6de:	4903      	ldr	r1, [pc, #12]	@ (801c6ec <stdio_exit_handler+0x10>)
 801c6e0:	4803      	ldr	r0, [pc, #12]	@ (801c6f0 <stdio_exit_handler+0x14>)
 801c6e2:	f000 b869 	b.w	801c7b8 <_fwalk_sglue>
 801c6e6:	bf00      	nop
 801c6e8:	20002ebc 	.word	0x20002ebc
 801c6ec:	0801d94d 	.word	0x0801d94d
 801c6f0:	20002ecc 	.word	0x20002ecc

0801c6f4 <cleanup_stdio>:
 801c6f4:	6841      	ldr	r1, [r0, #4]
 801c6f6:	4b0c      	ldr	r3, [pc, #48]	@ (801c728 <cleanup_stdio+0x34>)
 801c6f8:	4299      	cmp	r1, r3
 801c6fa:	b510      	push	{r4, lr}
 801c6fc:	4604      	mov	r4, r0
 801c6fe:	d001      	beq.n	801c704 <cleanup_stdio+0x10>
 801c700:	f001 f924 	bl	801d94c <_fflush_r>
 801c704:	68a1      	ldr	r1, [r4, #8]
 801c706:	4b09      	ldr	r3, [pc, #36]	@ (801c72c <cleanup_stdio+0x38>)
 801c708:	4299      	cmp	r1, r3
 801c70a:	d002      	beq.n	801c712 <cleanup_stdio+0x1e>
 801c70c:	4620      	mov	r0, r4
 801c70e:	f001 f91d 	bl	801d94c <_fflush_r>
 801c712:	68e1      	ldr	r1, [r4, #12]
 801c714:	4b06      	ldr	r3, [pc, #24]	@ (801c730 <cleanup_stdio+0x3c>)
 801c716:	4299      	cmp	r1, r3
 801c718:	d004      	beq.n	801c724 <cleanup_stdio+0x30>
 801c71a:	4620      	mov	r0, r4
 801c71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c720:	f001 b914 	b.w	801d94c <_fflush_r>
 801c724:	bd10      	pop	{r4, pc}
 801c726:	bf00      	nop
 801c728:	2001175c 	.word	0x2001175c
 801c72c:	200117c4 	.word	0x200117c4
 801c730:	2001182c 	.word	0x2001182c

0801c734 <global_stdio_init.part.0>:
 801c734:	b510      	push	{r4, lr}
 801c736:	4b0b      	ldr	r3, [pc, #44]	@ (801c764 <global_stdio_init.part.0+0x30>)
 801c738:	4c0b      	ldr	r4, [pc, #44]	@ (801c768 <global_stdio_init.part.0+0x34>)
 801c73a:	4a0c      	ldr	r2, [pc, #48]	@ (801c76c <global_stdio_init.part.0+0x38>)
 801c73c:	601a      	str	r2, [r3, #0]
 801c73e:	4620      	mov	r0, r4
 801c740:	2200      	movs	r2, #0
 801c742:	2104      	movs	r1, #4
 801c744:	f7ff ff94 	bl	801c670 <std>
 801c748:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c74c:	2201      	movs	r2, #1
 801c74e:	2109      	movs	r1, #9
 801c750:	f7ff ff8e 	bl	801c670 <std>
 801c754:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c758:	2202      	movs	r2, #2
 801c75a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c75e:	2112      	movs	r1, #18
 801c760:	f7ff bf86 	b.w	801c670 <std>
 801c764:	20011894 	.word	0x20011894
 801c768:	2001175c 	.word	0x2001175c
 801c76c:	0801c6dd 	.word	0x0801c6dd

0801c770 <__sfp_lock_acquire>:
 801c770:	4801      	ldr	r0, [pc, #4]	@ (801c778 <__sfp_lock_acquire+0x8>)
 801c772:	f000 bbac 	b.w	801cece <__retarget_lock_acquire_recursive>
 801c776:	bf00      	nop
 801c778:	2001189e 	.word	0x2001189e

0801c77c <__sfp_lock_release>:
 801c77c:	4801      	ldr	r0, [pc, #4]	@ (801c784 <__sfp_lock_release+0x8>)
 801c77e:	f000 bba7 	b.w	801ced0 <__retarget_lock_release_recursive>
 801c782:	bf00      	nop
 801c784:	2001189e 	.word	0x2001189e

0801c788 <__sinit>:
 801c788:	b510      	push	{r4, lr}
 801c78a:	4604      	mov	r4, r0
 801c78c:	f7ff fff0 	bl	801c770 <__sfp_lock_acquire>
 801c790:	6a23      	ldr	r3, [r4, #32]
 801c792:	b11b      	cbz	r3, 801c79c <__sinit+0x14>
 801c794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c798:	f7ff bff0 	b.w	801c77c <__sfp_lock_release>
 801c79c:	4b04      	ldr	r3, [pc, #16]	@ (801c7b0 <__sinit+0x28>)
 801c79e:	6223      	str	r3, [r4, #32]
 801c7a0:	4b04      	ldr	r3, [pc, #16]	@ (801c7b4 <__sinit+0x2c>)
 801c7a2:	681b      	ldr	r3, [r3, #0]
 801c7a4:	2b00      	cmp	r3, #0
 801c7a6:	d1f5      	bne.n	801c794 <__sinit+0xc>
 801c7a8:	f7ff ffc4 	bl	801c734 <global_stdio_init.part.0>
 801c7ac:	e7f2      	b.n	801c794 <__sinit+0xc>
 801c7ae:	bf00      	nop
 801c7b0:	0801c6f5 	.word	0x0801c6f5
 801c7b4:	20011894 	.word	0x20011894

0801c7b8 <_fwalk_sglue>:
 801c7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c7bc:	4607      	mov	r7, r0
 801c7be:	4688      	mov	r8, r1
 801c7c0:	4614      	mov	r4, r2
 801c7c2:	2600      	movs	r6, #0
 801c7c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c7c8:	f1b9 0901 	subs.w	r9, r9, #1
 801c7cc:	d505      	bpl.n	801c7da <_fwalk_sglue+0x22>
 801c7ce:	6824      	ldr	r4, [r4, #0]
 801c7d0:	2c00      	cmp	r4, #0
 801c7d2:	d1f7      	bne.n	801c7c4 <_fwalk_sglue+0xc>
 801c7d4:	4630      	mov	r0, r6
 801c7d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c7da:	89ab      	ldrh	r3, [r5, #12]
 801c7dc:	2b01      	cmp	r3, #1
 801c7de:	d907      	bls.n	801c7f0 <_fwalk_sglue+0x38>
 801c7e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c7e4:	3301      	adds	r3, #1
 801c7e6:	d003      	beq.n	801c7f0 <_fwalk_sglue+0x38>
 801c7e8:	4629      	mov	r1, r5
 801c7ea:	4638      	mov	r0, r7
 801c7ec:	47c0      	blx	r8
 801c7ee:	4306      	orrs	r6, r0
 801c7f0:	3568      	adds	r5, #104	@ 0x68
 801c7f2:	e7e9      	b.n	801c7c8 <_fwalk_sglue+0x10>

0801c7f4 <_fwrite_r>:
 801c7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7f8:	9c08      	ldr	r4, [sp, #32]
 801c7fa:	468a      	mov	sl, r1
 801c7fc:	4690      	mov	r8, r2
 801c7fe:	fb02 f903 	mul.w	r9, r2, r3
 801c802:	4606      	mov	r6, r0
 801c804:	b118      	cbz	r0, 801c80e <_fwrite_r+0x1a>
 801c806:	6a03      	ldr	r3, [r0, #32]
 801c808:	b90b      	cbnz	r3, 801c80e <_fwrite_r+0x1a>
 801c80a:	f7ff ffbd 	bl	801c788 <__sinit>
 801c80e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c810:	07dd      	lsls	r5, r3, #31
 801c812:	d405      	bmi.n	801c820 <_fwrite_r+0x2c>
 801c814:	89a3      	ldrh	r3, [r4, #12]
 801c816:	0598      	lsls	r0, r3, #22
 801c818:	d402      	bmi.n	801c820 <_fwrite_r+0x2c>
 801c81a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c81c:	f000 fb57 	bl	801cece <__retarget_lock_acquire_recursive>
 801c820:	89a3      	ldrh	r3, [r4, #12]
 801c822:	0719      	lsls	r1, r3, #28
 801c824:	d516      	bpl.n	801c854 <_fwrite_r+0x60>
 801c826:	6923      	ldr	r3, [r4, #16]
 801c828:	b1a3      	cbz	r3, 801c854 <_fwrite_r+0x60>
 801c82a:	2500      	movs	r5, #0
 801c82c:	454d      	cmp	r5, r9
 801c82e:	d01f      	beq.n	801c870 <_fwrite_r+0x7c>
 801c830:	68a7      	ldr	r7, [r4, #8]
 801c832:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c836:	3f01      	subs	r7, #1
 801c838:	2f00      	cmp	r7, #0
 801c83a:	60a7      	str	r7, [r4, #8]
 801c83c:	da04      	bge.n	801c848 <_fwrite_r+0x54>
 801c83e:	69a3      	ldr	r3, [r4, #24]
 801c840:	429f      	cmp	r7, r3
 801c842:	db0f      	blt.n	801c864 <_fwrite_r+0x70>
 801c844:	290a      	cmp	r1, #10
 801c846:	d00d      	beq.n	801c864 <_fwrite_r+0x70>
 801c848:	6823      	ldr	r3, [r4, #0]
 801c84a:	1c5a      	adds	r2, r3, #1
 801c84c:	6022      	str	r2, [r4, #0]
 801c84e:	7019      	strb	r1, [r3, #0]
 801c850:	3501      	adds	r5, #1
 801c852:	e7eb      	b.n	801c82c <_fwrite_r+0x38>
 801c854:	4621      	mov	r1, r4
 801c856:	4630      	mov	r0, r6
 801c858:	f000 f98a 	bl	801cb70 <__swsetup_r>
 801c85c:	2800      	cmp	r0, #0
 801c85e:	d0e4      	beq.n	801c82a <_fwrite_r+0x36>
 801c860:	2500      	movs	r5, #0
 801c862:	e005      	b.n	801c870 <_fwrite_r+0x7c>
 801c864:	4622      	mov	r2, r4
 801c866:	4630      	mov	r0, r6
 801c868:	f000 f944 	bl	801caf4 <__swbuf_r>
 801c86c:	3001      	adds	r0, #1
 801c86e:	d1ef      	bne.n	801c850 <_fwrite_r+0x5c>
 801c870:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c872:	07da      	lsls	r2, r3, #31
 801c874:	d405      	bmi.n	801c882 <_fwrite_r+0x8e>
 801c876:	89a3      	ldrh	r3, [r4, #12]
 801c878:	059b      	lsls	r3, r3, #22
 801c87a:	d402      	bmi.n	801c882 <_fwrite_r+0x8e>
 801c87c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c87e:	f000 fb27 	bl	801ced0 <__retarget_lock_release_recursive>
 801c882:	fbb5 f0f8 	udiv	r0, r5, r8
 801c886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c88c <fwrite>:
 801c88c:	b507      	push	{r0, r1, r2, lr}
 801c88e:	9300      	str	r3, [sp, #0]
 801c890:	4613      	mov	r3, r2
 801c892:	460a      	mov	r2, r1
 801c894:	4601      	mov	r1, r0
 801c896:	4803      	ldr	r0, [pc, #12]	@ (801c8a4 <fwrite+0x18>)
 801c898:	6800      	ldr	r0, [r0, #0]
 801c89a:	f7ff ffab 	bl	801c7f4 <_fwrite_r>
 801c89e:	b003      	add	sp, #12
 801c8a0:	f85d fb04 	ldr.w	pc, [sp], #4
 801c8a4:	20002ec8 	.word	0x20002ec8

0801c8a8 <iprintf>:
 801c8a8:	b40f      	push	{r0, r1, r2, r3}
 801c8aa:	b507      	push	{r0, r1, r2, lr}
 801c8ac:	4906      	ldr	r1, [pc, #24]	@ (801c8c8 <iprintf+0x20>)
 801c8ae:	ab04      	add	r3, sp, #16
 801c8b0:	6808      	ldr	r0, [r1, #0]
 801c8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 801c8b6:	6881      	ldr	r1, [r0, #8]
 801c8b8:	9301      	str	r3, [sp, #4]
 801c8ba:	f000 fd1f 	bl	801d2fc <_vfiprintf_r>
 801c8be:	b003      	add	sp, #12
 801c8c0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c8c4:	b004      	add	sp, #16
 801c8c6:	4770      	bx	lr
 801c8c8:	20002ec8 	.word	0x20002ec8

0801c8cc <_puts_r>:
 801c8cc:	6a03      	ldr	r3, [r0, #32]
 801c8ce:	b570      	push	{r4, r5, r6, lr}
 801c8d0:	6884      	ldr	r4, [r0, #8]
 801c8d2:	4605      	mov	r5, r0
 801c8d4:	460e      	mov	r6, r1
 801c8d6:	b90b      	cbnz	r3, 801c8dc <_puts_r+0x10>
 801c8d8:	f7ff ff56 	bl	801c788 <__sinit>
 801c8dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c8de:	07db      	lsls	r3, r3, #31
 801c8e0:	d405      	bmi.n	801c8ee <_puts_r+0x22>
 801c8e2:	89a3      	ldrh	r3, [r4, #12]
 801c8e4:	0598      	lsls	r0, r3, #22
 801c8e6:	d402      	bmi.n	801c8ee <_puts_r+0x22>
 801c8e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c8ea:	f000 faf0 	bl	801cece <__retarget_lock_acquire_recursive>
 801c8ee:	89a3      	ldrh	r3, [r4, #12]
 801c8f0:	0719      	lsls	r1, r3, #28
 801c8f2:	d502      	bpl.n	801c8fa <_puts_r+0x2e>
 801c8f4:	6923      	ldr	r3, [r4, #16]
 801c8f6:	2b00      	cmp	r3, #0
 801c8f8:	d135      	bne.n	801c966 <_puts_r+0x9a>
 801c8fa:	4621      	mov	r1, r4
 801c8fc:	4628      	mov	r0, r5
 801c8fe:	f000 f937 	bl	801cb70 <__swsetup_r>
 801c902:	b380      	cbz	r0, 801c966 <_puts_r+0x9a>
 801c904:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c908:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c90a:	07da      	lsls	r2, r3, #31
 801c90c:	d405      	bmi.n	801c91a <_puts_r+0x4e>
 801c90e:	89a3      	ldrh	r3, [r4, #12]
 801c910:	059b      	lsls	r3, r3, #22
 801c912:	d402      	bmi.n	801c91a <_puts_r+0x4e>
 801c914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c916:	f000 fadb 	bl	801ced0 <__retarget_lock_release_recursive>
 801c91a:	4628      	mov	r0, r5
 801c91c:	bd70      	pop	{r4, r5, r6, pc}
 801c91e:	2b00      	cmp	r3, #0
 801c920:	da04      	bge.n	801c92c <_puts_r+0x60>
 801c922:	69a2      	ldr	r2, [r4, #24]
 801c924:	429a      	cmp	r2, r3
 801c926:	dc17      	bgt.n	801c958 <_puts_r+0x8c>
 801c928:	290a      	cmp	r1, #10
 801c92a:	d015      	beq.n	801c958 <_puts_r+0x8c>
 801c92c:	6823      	ldr	r3, [r4, #0]
 801c92e:	1c5a      	adds	r2, r3, #1
 801c930:	6022      	str	r2, [r4, #0]
 801c932:	7019      	strb	r1, [r3, #0]
 801c934:	68a3      	ldr	r3, [r4, #8]
 801c936:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c93a:	3b01      	subs	r3, #1
 801c93c:	60a3      	str	r3, [r4, #8]
 801c93e:	2900      	cmp	r1, #0
 801c940:	d1ed      	bne.n	801c91e <_puts_r+0x52>
 801c942:	2b00      	cmp	r3, #0
 801c944:	da11      	bge.n	801c96a <_puts_r+0x9e>
 801c946:	4622      	mov	r2, r4
 801c948:	210a      	movs	r1, #10
 801c94a:	4628      	mov	r0, r5
 801c94c:	f000 f8d2 	bl	801caf4 <__swbuf_r>
 801c950:	3001      	adds	r0, #1
 801c952:	d0d7      	beq.n	801c904 <_puts_r+0x38>
 801c954:	250a      	movs	r5, #10
 801c956:	e7d7      	b.n	801c908 <_puts_r+0x3c>
 801c958:	4622      	mov	r2, r4
 801c95a:	4628      	mov	r0, r5
 801c95c:	f000 f8ca 	bl	801caf4 <__swbuf_r>
 801c960:	3001      	adds	r0, #1
 801c962:	d1e7      	bne.n	801c934 <_puts_r+0x68>
 801c964:	e7ce      	b.n	801c904 <_puts_r+0x38>
 801c966:	3e01      	subs	r6, #1
 801c968:	e7e4      	b.n	801c934 <_puts_r+0x68>
 801c96a:	6823      	ldr	r3, [r4, #0]
 801c96c:	1c5a      	adds	r2, r3, #1
 801c96e:	6022      	str	r2, [r4, #0]
 801c970:	220a      	movs	r2, #10
 801c972:	701a      	strb	r2, [r3, #0]
 801c974:	e7ee      	b.n	801c954 <_puts_r+0x88>
	...

0801c978 <puts>:
 801c978:	4b02      	ldr	r3, [pc, #8]	@ (801c984 <puts+0xc>)
 801c97a:	4601      	mov	r1, r0
 801c97c:	6818      	ldr	r0, [r3, #0]
 801c97e:	f7ff bfa5 	b.w	801c8cc <_puts_r>
 801c982:	bf00      	nop
 801c984:	20002ec8 	.word	0x20002ec8

0801c988 <sniprintf>:
 801c988:	b40c      	push	{r2, r3}
 801c98a:	b530      	push	{r4, r5, lr}
 801c98c:	4b18      	ldr	r3, [pc, #96]	@ (801c9f0 <sniprintf+0x68>)
 801c98e:	1e0c      	subs	r4, r1, #0
 801c990:	681d      	ldr	r5, [r3, #0]
 801c992:	b09d      	sub	sp, #116	@ 0x74
 801c994:	da08      	bge.n	801c9a8 <sniprintf+0x20>
 801c996:	238b      	movs	r3, #139	@ 0x8b
 801c998:	602b      	str	r3, [r5, #0]
 801c99a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c99e:	b01d      	add	sp, #116	@ 0x74
 801c9a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c9a4:	b002      	add	sp, #8
 801c9a6:	4770      	bx	lr
 801c9a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c9ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c9b0:	f04f 0300 	mov.w	r3, #0
 801c9b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c9b6:	bf14      	ite	ne
 801c9b8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c9bc:	4623      	moveq	r3, r4
 801c9be:	9304      	str	r3, [sp, #16]
 801c9c0:	9307      	str	r3, [sp, #28]
 801c9c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c9c6:	9002      	str	r0, [sp, #8]
 801c9c8:	9006      	str	r0, [sp, #24]
 801c9ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c9ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c9d0:	ab21      	add	r3, sp, #132	@ 0x84
 801c9d2:	a902      	add	r1, sp, #8
 801c9d4:	4628      	mov	r0, r5
 801c9d6:	9301      	str	r3, [sp, #4]
 801c9d8:	f000 fb6a 	bl	801d0b0 <_svfiprintf_r>
 801c9dc:	1c43      	adds	r3, r0, #1
 801c9de:	bfbc      	itt	lt
 801c9e0:	238b      	movlt	r3, #139	@ 0x8b
 801c9e2:	602b      	strlt	r3, [r5, #0]
 801c9e4:	2c00      	cmp	r4, #0
 801c9e6:	d0da      	beq.n	801c99e <sniprintf+0x16>
 801c9e8:	9b02      	ldr	r3, [sp, #8]
 801c9ea:	2200      	movs	r2, #0
 801c9ec:	701a      	strb	r2, [r3, #0]
 801c9ee:	e7d6      	b.n	801c99e <sniprintf+0x16>
 801c9f0:	20002ec8 	.word	0x20002ec8

0801c9f4 <__sread>:
 801c9f4:	b510      	push	{r4, lr}
 801c9f6:	460c      	mov	r4, r1
 801c9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9fc:	f000 fa08 	bl	801ce10 <_read_r>
 801ca00:	2800      	cmp	r0, #0
 801ca02:	bfab      	itete	ge
 801ca04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ca06:	89a3      	ldrhlt	r3, [r4, #12]
 801ca08:	181b      	addge	r3, r3, r0
 801ca0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ca0e:	bfac      	ite	ge
 801ca10:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ca12:	81a3      	strhlt	r3, [r4, #12]
 801ca14:	bd10      	pop	{r4, pc}

0801ca16 <__swrite>:
 801ca16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca1a:	461f      	mov	r7, r3
 801ca1c:	898b      	ldrh	r3, [r1, #12]
 801ca1e:	05db      	lsls	r3, r3, #23
 801ca20:	4605      	mov	r5, r0
 801ca22:	460c      	mov	r4, r1
 801ca24:	4616      	mov	r6, r2
 801ca26:	d505      	bpl.n	801ca34 <__swrite+0x1e>
 801ca28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca2c:	2302      	movs	r3, #2
 801ca2e:	2200      	movs	r2, #0
 801ca30:	f000 f9dc 	bl	801cdec <_lseek_r>
 801ca34:	89a3      	ldrh	r3, [r4, #12]
 801ca36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ca3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ca3e:	81a3      	strh	r3, [r4, #12]
 801ca40:	4632      	mov	r2, r6
 801ca42:	463b      	mov	r3, r7
 801ca44:	4628      	mov	r0, r5
 801ca46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ca4a:	f000 ba03 	b.w	801ce54 <_write_r>

0801ca4e <__sseek>:
 801ca4e:	b510      	push	{r4, lr}
 801ca50:	460c      	mov	r4, r1
 801ca52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca56:	f000 f9c9 	bl	801cdec <_lseek_r>
 801ca5a:	1c43      	adds	r3, r0, #1
 801ca5c:	89a3      	ldrh	r3, [r4, #12]
 801ca5e:	bf15      	itete	ne
 801ca60:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ca62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ca66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ca6a:	81a3      	strheq	r3, [r4, #12]
 801ca6c:	bf18      	it	ne
 801ca6e:	81a3      	strhne	r3, [r4, #12]
 801ca70:	bd10      	pop	{r4, pc}

0801ca72 <__sclose>:
 801ca72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca76:	f000 b94b 	b.w	801cd10 <_close_r>

0801ca7a <_vsniprintf_r>:
 801ca7a:	b530      	push	{r4, r5, lr}
 801ca7c:	4614      	mov	r4, r2
 801ca7e:	2c00      	cmp	r4, #0
 801ca80:	b09b      	sub	sp, #108	@ 0x6c
 801ca82:	4605      	mov	r5, r0
 801ca84:	461a      	mov	r2, r3
 801ca86:	da05      	bge.n	801ca94 <_vsniprintf_r+0x1a>
 801ca88:	238b      	movs	r3, #139	@ 0x8b
 801ca8a:	6003      	str	r3, [r0, #0]
 801ca8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ca90:	b01b      	add	sp, #108	@ 0x6c
 801ca92:	bd30      	pop	{r4, r5, pc}
 801ca94:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ca98:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ca9c:	f04f 0300 	mov.w	r3, #0
 801caa0:	9319      	str	r3, [sp, #100]	@ 0x64
 801caa2:	bf14      	ite	ne
 801caa4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801caa8:	4623      	moveq	r3, r4
 801caaa:	9302      	str	r3, [sp, #8]
 801caac:	9305      	str	r3, [sp, #20]
 801caae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801cab2:	9100      	str	r1, [sp, #0]
 801cab4:	9104      	str	r1, [sp, #16]
 801cab6:	f8ad 300e 	strh.w	r3, [sp, #14]
 801caba:	4669      	mov	r1, sp
 801cabc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801cabe:	f000 faf7 	bl	801d0b0 <_svfiprintf_r>
 801cac2:	1c43      	adds	r3, r0, #1
 801cac4:	bfbc      	itt	lt
 801cac6:	238b      	movlt	r3, #139	@ 0x8b
 801cac8:	602b      	strlt	r3, [r5, #0]
 801caca:	2c00      	cmp	r4, #0
 801cacc:	d0e0      	beq.n	801ca90 <_vsniprintf_r+0x16>
 801cace:	9b00      	ldr	r3, [sp, #0]
 801cad0:	2200      	movs	r2, #0
 801cad2:	701a      	strb	r2, [r3, #0]
 801cad4:	e7dc      	b.n	801ca90 <_vsniprintf_r+0x16>
	...

0801cad8 <vsniprintf>:
 801cad8:	b507      	push	{r0, r1, r2, lr}
 801cada:	9300      	str	r3, [sp, #0]
 801cadc:	4613      	mov	r3, r2
 801cade:	460a      	mov	r2, r1
 801cae0:	4601      	mov	r1, r0
 801cae2:	4803      	ldr	r0, [pc, #12]	@ (801caf0 <vsniprintf+0x18>)
 801cae4:	6800      	ldr	r0, [r0, #0]
 801cae6:	f7ff ffc8 	bl	801ca7a <_vsniprintf_r>
 801caea:	b003      	add	sp, #12
 801caec:	f85d fb04 	ldr.w	pc, [sp], #4
 801caf0:	20002ec8 	.word	0x20002ec8

0801caf4 <__swbuf_r>:
 801caf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801caf6:	460e      	mov	r6, r1
 801caf8:	4614      	mov	r4, r2
 801cafa:	4605      	mov	r5, r0
 801cafc:	b118      	cbz	r0, 801cb06 <__swbuf_r+0x12>
 801cafe:	6a03      	ldr	r3, [r0, #32]
 801cb00:	b90b      	cbnz	r3, 801cb06 <__swbuf_r+0x12>
 801cb02:	f7ff fe41 	bl	801c788 <__sinit>
 801cb06:	69a3      	ldr	r3, [r4, #24]
 801cb08:	60a3      	str	r3, [r4, #8]
 801cb0a:	89a3      	ldrh	r3, [r4, #12]
 801cb0c:	071a      	lsls	r2, r3, #28
 801cb0e:	d501      	bpl.n	801cb14 <__swbuf_r+0x20>
 801cb10:	6923      	ldr	r3, [r4, #16]
 801cb12:	b943      	cbnz	r3, 801cb26 <__swbuf_r+0x32>
 801cb14:	4621      	mov	r1, r4
 801cb16:	4628      	mov	r0, r5
 801cb18:	f000 f82a 	bl	801cb70 <__swsetup_r>
 801cb1c:	b118      	cbz	r0, 801cb26 <__swbuf_r+0x32>
 801cb1e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801cb22:	4638      	mov	r0, r7
 801cb24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cb26:	6823      	ldr	r3, [r4, #0]
 801cb28:	6922      	ldr	r2, [r4, #16]
 801cb2a:	1a98      	subs	r0, r3, r2
 801cb2c:	6963      	ldr	r3, [r4, #20]
 801cb2e:	b2f6      	uxtb	r6, r6
 801cb30:	4283      	cmp	r3, r0
 801cb32:	4637      	mov	r7, r6
 801cb34:	dc05      	bgt.n	801cb42 <__swbuf_r+0x4e>
 801cb36:	4621      	mov	r1, r4
 801cb38:	4628      	mov	r0, r5
 801cb3a:	f000 ff07 	bl	801d94c <_fflush_r>
 801cb3e:	2800      	cmp	r0, #0
 801cb40:	d1ed      	bne.n	801cb1e <__swbuf_r+0x2a>
 801cb42:	68a3      	ldr	r3, [r4, #8]
 801cb44:	3b01      	subs	r3, #1
 801cb46:	60a3      	str	r3, [r4, #8]
 801cb48:	6823      	ldr	r3, [r4, #0]
 801cb4a:	1c5a      	adds	r2, r3, #1
 801cb4c:	6022      	str	r2, [r4, #0]
 801cb4e:	701e      	strb	r6, [r3, #0]
 801cb50:	6962      	ldr	r2, [r4, #20]
 801cb52:	1c43      	adds	r3, r0, #1
 801cb54:	429a      	cmp	r2, r3
 801cb56:	d004      	beq.n	801cb62 <__swbuf_r+0x6e>
 801cb58:	89a3      	ldrh	r3, [r4, #12]
 801cb5a:	07db      	lsls	r3, r3, #31
 801cb5c:	d5e1      	bpl.n	801cb22 <__swbuf_r+0x2e>
 801cb5e:	2e0a      	cmp	r6, #10
 801cb60:	d1df      	bne.n	801cb22 <__swbuf_r+0x2e>
 801cb62:	4621      	mov	r1, r4
 801cb64:	4628      	mov	r0, r5
 801cb66:	f000 fef1 	bl	801d94c <_fflush_r>
 801cb6a:	2800      	cmp	r0, #0
 801cb6c:	d0d9      	beq.n	801cb22 <__swbuf_r+0x2e>
 801cb6e:	e7d6      	b.n	801cb1e <__swbuf_r+0x2a>

0801cb70 <__swsetup_r>:
 801cb70:	b538      	push	{r3, r4, r5, lr}
 801cb72:	4b29      	ldr	r3, [pc, #164]	@ (801cc18 <__swsetup_r+0xa8>)
 801cb74:	4605      	mov	r5, r0
 801cb76:	6818      	ldr	r0, [r3, #0]
 801cb78:	460c      	mov	r4, r1
 801cb7a:	b118      	cbz	r0, 801cb84 <__swsetup_r+0x14>
 801cb7c:	6a03      	ldr	r3, [r0, #32]
 801cb7e:	b90b      	cbnz	r3, 801cb84 <__swsetup_r+0x14>
 801cb80:	f7ff fe02 	bl	801c788 <__sinit>
 801cb84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cb88:	0719      	lsls	r1, r3, #28
 801cb8a:	d422      	bmi.n	801cbd2 <__swsetup_r+0x62>
 801cb8c:	06da      	lsls	r2, r3, #27
 801cb8e:	d407      	bmi.n	801cba0 <__swsetup_r+0x30>
 801cb90:	2209      	movs	r2, #9
 801cb92:	602a      	str	r2, [r5, #0]
 801cb94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cb98:	81a3      	strh	r3, [r4, #12]
 801cb9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cb9e:	e033      	b.n	801cc08 <__swsetup_r+0x98>
 801cba0:	0758      	lsls	r0, r3, #29
 801cba2:	d512      	bpl.n	801cbca <__swsetup_r+0x5a>
 801cba4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cba6:	b141      	cbz	r1, 801cbba <__swsetup_r+0x4a>
 801cba8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801cbac:	4299      	cmp	r1, r3
 801cbae:	d002      	beq.n	801cbb6 <__swsetup_r+0x46>
 801cbb0:	4628      	mov	r0, r5
 801cbb2:	f000 f9cf 	bl	801cf54 <_free_r>
 801cbb6:	2300      	movs	r3, #0
 801cbb8:	6363      	str	r3, [r4, #52]	@ 0x34
 801cbba:	89a3      	ldrh	r3, [r4, #12]
 801cbbc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801cbc0:	81a3      	strh	r3, [r4, #12]
 801cbc2:	2300      	movs	r3, #0
 801cbc4:	6063      	str	r3, [r4, #4]
 801cbc6:	6923      	ldr	r3, [r4, #16]
 801cbc8:	6023      	str	r3, [r4, #0]
 801cbca:	89a3      	ldrh	r3, [r4, #12]
 801cbcc:	f043 0308 	orr.w	r3, r3, #8
 801cbd0:	81a3      	strh	r3, [r4, #12]
 801cbd2:	6923      	ldr	r3, [r4, #16]
 801cbd4:	b94b      	cbnz	r3, 801cbea <__swsetup_r+0x7a>
 801cbd6:	89a3      	ldrh	r3, [r4, #12]
 801cbd8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801cbdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cbe0:	d003      	beq.n	801cbea <__swsetup_r+0x7a>
 801cbe2:	4621      	mov	r1, r4
 801cbe4:	4628      	mov	r0, r5
 801cbe6:	f000 ff11 	bl	801da0c <__smakebuf_r>
 801cbea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cbee:	f013 0201 	ands.w	r2, r3, #1
 801cbf2:	d00a      	beq.n	801cc0a <__swsetup_r+0x9a>
 801cbf4:	2200      	movs	r2, #0
 801cbf6:	60a2      	str	r2, [r4, #8]
 801cbf8:	6962      	ldr	r2, [r4, #20]
 801cbfa:	4252      	negs	r2, r2
 801cbfc:	61a2      	str	r2, [r4, #24]
 801cbfe:	6922      	ldr	r2, [r4, #16]
 801cc00:	b942      	cbnz	r2, 801cc14 <__swsetup_r+0xa4>
 801cc02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801cc06:	d1c5      	bne.n	801cb94 <__swsetup_r+0x24>
 801cc08:	bd38      	pop	{r3, r4, r5, pc}
 801cc0a:	0799      	lsls	r1, r3, #30
 801cc0c:	bf58      	it	pl
 801cc0e:	6962      	ldrpl	r2, [r4, #20]
 801cc10:	60a2      	str	r2, [r4, #8]
 801cc12:	e7f4      	b.n	801cbfe <__swsetup_r+0x8e>
 801cc14:	2000      	movs	r0, #0
 801cc16:	e7f7      	b.n	801cc08 <__swsetup_r+0x98>
 801cc18:	20002ec8 	.word	0x20002ec8

0801cc1c <memcmp>:
 801cc1c:	b510      	push	{r4, lr}
 801cc1e:	3901      	subs	r1, #1
 801cc20:	4402      	add	r2, r0
 801cc22:	4290      	cmp	r0, r2
 801cc24:	d101      	bne.n	801cc2a <memcmp+0xe>
 801cc26:	2000      	movs	r0, #0
 801cc28:	e005      	b.n	801cc36 <memcmp+0x1a>
 801cc2a:	7803      	ldrb	r3, [r0, #0]
 801cc2c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cc30:	42a3      	cmp	r3, r4
 801cc32:	d001      	beq.n	801cc38 <memcmp+0x1c>
 801cc34:	1b18      	subs	r0, r3, r4
 801cc36:	bd10      	pop	{r4, pc}
 801cc38:	3001      	adds	r0, #1
 801cc3a:	e7f2      	b.n	801cc22 <memcmp+0x6>

0801cc3c <memmove>:
 801cc3c:	4288      	cmp	r0, r1
 801cc3e:	b510      	push	{r4, lr}
 801cc40:	eb01 0402 	add.w	r4, r1, r2
 801cc44:	d902      	bls.n	801cc4c <memmove+0x10>
 801cc46:	4284      	cmp	r4, r0
 801cc48:	4623      	mov	r3, r4
 801cc4a:	d807      	bhi.n	801cc5c <memmove+0x20>
 801cc4c:	1e43      	subs	r3, r0, #1
 801cc4e:	42a1      	cmp	r1, r4
 801cc50:	d008      	beq.n	801cc64 <memmove+0x28>
 801cc52:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cc56:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cc5a:	e7f8      	b.n	801cc4e <memmove+0x12>
 801cc5c:	4402      	add	r2, r0
 801cc5e:	4601      	mov	r1, r0
 801cc60:	428a      	cmp	r2, r1
 801cc62:	d100      	bne.n	801cc66 <memmove+0x2a>
 801cc64:	bd10      	pop	{r4, pc}
 801cc66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801cc6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801cc6e:	e7f7      	b.n	801cc60 <memmove+0x24>

0801cc70 <memset>:
 801cc70:	4402      	add	r2, r0
 801cc72:	4603      	mov	r3, r0
 801cc74:	4293      	cmp	r3, r2
 801cc76:	d100      	bne.n	801cc7a <memset+0xa>
 801cc78:	4770      	bx	lr
 801cc7a:	f803 1b01 	strb.w	r1, [r3], #1
 801cc7e:	e7f9      	b.n	801cc74 <memset+0x4>

0801cc80 <strchr>:
 801cc80:	b2c9      	uxtb	r1, r1
 801cc82:	4603      	mov	r3, r0
 801cc84:	4618      	mov	r0, r3
 801cc86:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cc8a:	b112      	cbz	r2, 801cc92 <strchr+0x12>
 801cc8c:	428a      	cmp	r2, r1
 801cc8e:	d1f9      	bne.n	801cc84 <strchr+0x4>
 801cc90:	4770      	bx	lr
 801cc92:	2900      	cmp	r1, #0
 801cc94:	bf18      	it	ne
 801cc96:	2000      	movne	r0, #0
 801cc98:	4770      	bx	lr

0801cc9a <strncmp>:
 801cc9a:	b510      	push	{r4, lr}
 801cc9c:	b16a      	cbz	r2, 801ccba <strncmp+0x20>
 801cc9e:	3901      	subs	r1, #1
 801cca0:	1884      	adds	r4, r0, r2
 801cca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cca6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801ccaa:	429a      	cmp	r2, r3
 801ccac:	d103      	bne.n	801ccb6 <strncmp+0x1c>
 801ccae:	42a0      	cmp	r0, r4
 801ccb0:	d001      	beq.n	801ccb6 <strncmp+0x1c>
 801ccb2:	2a00      	cmp	r2, #0
 801ccb4:	d1f5      	bne.n	801cca2 <strncmp+0x8>
 801ccb6:	1ad0      	subs	r0, r2, r3
 801ccb8:	bd10      	pop	{r4, pc}
 801ccba:	4610      	mov	r0, r2
 801ccbc:	e7fc      	b.n	801ccb8 <strncmp+0x1e>

0801ccbe <strncpy>:
 801ccbe:	b510      	push	{r4, lr}
 801ccc0:	3901      	subs	r1, #1
 801ccc2:	4603      	mov	r3, r0
 801ccc4:	b132      	cbz	r2, 801ccd4 <strncpy+0x16>
 801ccc6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ccca:	f803 4b01 	strb.w	r4, [r3], #1
 801ccce:	3a01      	subs	r2, #1
 801ccd0:	2c00      	cmp	r4, #0
 801ccd2:	d1f7      	bne.n	801ccc4 <strncpy+0x6>
 801ccd4:	441a      	add	r2, r3
 801ccd6:	2100      	movs	r1, #0
 801ccd8:	4293      	cmp	r3, r2
 801ccda:	d100      	bne.n	801ccde <strncpy+0x20>
 801ccdc:	bd10      	pop	{r4, pc}
 801ccde:	f803 1b01 	strb.w	r1, [r3], #1
 801cce2:	e7f9      	b.n	801ccd8 <strncpy+0x1a>

0801cce4 <strstr>:
 801cce4:	780a      	ldrb	r2, [r1, #0]
 801cce6:	b570      	push	{r4, r5, r6, lr}
 801cce8:	b96a      	cbnz	r2, 801cd06 <strstr+0x22>
 801ccea:	bd70      	pop	{r4, r5, r6, pc}
 801ccec:	429a      	cmp	r2, r3
 801ccee:	d109      	bne.n	801cd04 <strstr+0x20>
 801ccf0:	460c      	mov	r4, r1
 801ccf2:	4605      	mov	r5, r0
 801ccf4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801ccf8:	2b00      	cmp	r3, #0
 801ccfa:	d0f6      	beq.n	801ccea <strstr+0x6>
 801ccfc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801cd00:	429e      	cmp	r6, r3
 801cd02:	d0f7      	beq.n	801ccf4 <strstr+0x10>
 801cd04:	3001      	adds	r0, #1
 801cd06:	7803      	ldrb	r3, [r0, #0]
 801cd08:	2b00      	cmp	r3, #0
 801cd0a:	d1ef      	bne.n	801ccec <strstr+0x8>
 801cd0c:	4618      	mov	r0, r3
 801cd0e:	e7ec      	b.n	801ccea <strstr+0x6>

0801cd10 <_close_r>:
 801cd10:	b538      	push	{r3, r4, r5, lr}
 801cd12:	4d06      	ldr	r5, [pc, #24]	@ (801cd2c <_close_r+0x1c>)
 801cd14:	2300      	movs	r3, #0
 801cd16:	4604      	mov	r4, r0
 801cd18:	4608      	mov	r0, r1
 801cd1a:	602b      	str	r3, [r5, #0]
 801cd1c:	f7e5 fb18 	bl	8002350 <_close>
 801cd20:	1c43      	adds	r3, r0, #1
 801cd22:	d102      	bne.n	801cd2a <_close_r+0x1a>
 801cd24:	682b      	ldr	r3, [r5, #0]
 801cd26:	b103      	cbz	r3, 801cd2a <_close_r+0x1a>
 801cd28:	6023      	str	r3, [r4, #0]
 801cd2a:	bd38      	pop	{r3, r4, r5, pc}
 801cd2c:	20011898 	.word	0x20011898

0801cd30 <_reclaim_reent>:
 801cd30:	4b2d      	ldr	r3, [pc, #180]	@ (801cde8 <_reclaim_reent+0xb8>)
 801cd32:	681b      	ldr	r3, [r3, #0]
 801cd34:	4283      	cmp	r3, r0
 801cd36:	b570      	push	{r4, r5, r6, lr}
 801cd38:	4604      	mov	r4, r0
 801cd3a:	d053      	beq.n	801cde4 <_reclaim_reent+0xb4>
 801cd3c:	69c3      	ldr	r3, [r0, #28]
 801cd3e:	b31b      	cbz	r3, 801cd88 <_reclaim_reent+0x58>
 801cd40:	68db      	ldr	r3, [r3, #12]
 801cd42:	b163      	cbz	r3, 801cd5e <_reclaim_reent+0x2e>
 801cd44:	2500      	movs	r5, #0
 801cd46:	69e3      	ldr	r3, [r4, #28]
 801cd48:	68db      	ldr	r3, [r3, #12]
 801cd4a:	5959      	ldr	r1, [r3, r5]
 801cd4c:	b9b1      	cbnz	r1, 801cd7c <_reclaim_reent+0x4c>
 801cd4e:	3504      	adds	r5, #4
 801cd50:	2d80      	cmp	r5, #128	@ 0x80
 801cd52:	d1f8      	bne.n	801cd46 <_reclaim_reent+0x16>
 801cd54:	69e3      	ldr	r3, [r4, #28]
 801cd56:	4620      	mov	r0, r4
 801cd58:	68d9      	ldr	r1, [r3, #12]
 801cd5a:	f000 f8fb 	bl	801cf54 <_free_r>
 801cd5e:	69e3      	ldr	r3, [r4, #28]
 801cd60:	6819      	ldr	r1, [r3, #0]
 801cd62:	b111      	cbz	r1, 801cd6a <_reclaim_reent+0x3a>
 801cd64:	4620      	mov	r0, r4
 801cd66:	f000 f8f5 	bl	801cf54 <_free_r>
 801cd6a:	69e3      	ldr	r3, [r4, #28]
 801cd6c:	689d      	ldr	r5, [r3, #8]
 801cd6e:	b15d      	cbz	r5, 801cd88 <_reclaim_reent+0x58>
 801cd70:	4629      	mov	r1, r5
 801cd72:	4620      	mov	r0, r4
 801cd74:	682d      	ldr	r5, [r5, #0]
 801cd76:	f000 f8ed 	bl	801cf54 <_free_r>
 801cd7a:	e7f8      	b.n	801cd6e <_reclaim_reent+0x3e>
 801cd7c:	680e      	ldr	r6, [r1, #0]
 801cd7e:	4620      	mov	r0, r4
 801cd80:	f000 f8e8 	bl	801cf54 <_free_r>
 801cd84:	4631      	mov	r1, r6
 801cd86:	e7e1      	b.n	801cd4c <_reclaim_reent+0x1c>
 801cd88:	6961      	ldr	r1, [r4, #20]
 801cd8a:	b111      	cbz	r1, 801cd92 <_reclaim_reent+0x62>
 801cd8c:	4620      	mov	r0, r4
 801cd8e:	f000 f8e1 	bl	801cf54 <_free_r>
 801cd92:	69e1      	ldr	r1, [r4, #28]
 801cd94:	b111      	cbz	r1, 801cd9c <_reclaim_reent+0x6c>
 801cd96:	4620      	mov	r0, r4
 801cd98:	f000 f8dc 	bl	801cf54 <_free_r>
 801cd9c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cd9e:	b111      	cbz	r1, 801cda6 <_reclaim_reent+0x76>
 801cda0:	4620      	mov	r0, r4
 801cda2:	f000 f8d7 	bl	801cf54 <_free_r>
 801cda6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cda8:	b111      	cbz	r1, 801cdb0 <_reclaim_reent+0x80>
 801cdaa:	4620      	mov	r0, r4
 801cdac:	f000 f8d2 	bl	801cf54 <_free_r>
 801cdb0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801cdb2:	b111      	cbz	r1, 801cdba <_reclaim_reent+0x8a>
 801cdb4:	4620      	mov	r0, r4
 801cdb6:	f000 f8cd 	bl	801cf54 <_free_r>
 801cdba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801cdbc:	b111      	cbz	r1, 801cdc4 <_reclaim_reent+0x94>
 801cdbe:	4620      	mov	r0, r4
 801cdc0:	f000 f8c8 	bl	801cf54 <_free_r>
 801cdc4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801cdc6:	b111      	cbz	r1, 801cdce <_reclaim_reent+0x9e>
 801cdc8:	4620      	mov	r0, r4
 801cdca:	f000 f8c3 	bl	801cf54 <_free_r>
 801cdce:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801cdd0:	b111      	cbz	r1, 801cdd8 <_reclaim_reent+0xa8>
 801cdd2:	4620      	mov	r0, r4
 801cdd4:	f000 f8be 	bl	801cf54 <_free_r>
 801cdd8:	6a23      	ldr	r3, [r4, #32]
 801cdda:	b11b      	cbz	r3, 801cde4 <_reclaim_reent+0xb4>
 801cddc:	4620      	mov	r0, r4
 801cdde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801cde2:	4718      	bx	r3
 801cde4:	bd70      	pop	{r4, r5, r6, pc}
 801cde6:	bf00      	nop
 801cde8:	20002ec8 	.word	0x20002ec8

0801cdec <_lseek_r>:
 801cdec:	b538      	push	{r3, r4, r5, lr}
 801cdee:	4d07      	ldr	r5, [pc, #28]	@ (801ce0c <_lseek_r+0x20>)
 801cdf0:	4604      	mov	r4, r0
 801cdf2:	4608      	mov	r0, r1
 801cdf4:	4611      	mov	r1, r2
 801cdf6:	2200      	movs	r2, #0
 801cdf8:	602a      	str	r2, [r5, #0]
 801cdfa:	461a      	mov	r2, r3
 801cdfc:	f7e5 facf 	bl	800239e <_lseek>
 801ce00:	1c43      	adds	r3, r0, #1
 801ce02:	d102      	bne.n	801ce0a <_lseek_r+0x1e>
 801ce04:	682b      	ldr	r3, [r5, #0]
 801ce06:	b103      	cbz	r3, 801ce0a <_lseek_r+0x1e>
 801ce08:	6023      	str	r3, [r4, #0]
 801ce0a:	bd38      	pop	{r3, r4, r5, pc}
 801ce0c:	20011898 	.word	0x20011898

0801ce10 <_read_r>:
 801ce10:	b538      	push	{r3, r4, r5, lr}
 801ce12:	4d07      	ldr	r5, [pc, #28]	@ (801ce30 <_read_r+0x20>)
 801ce14:	4604      	mov	r4, r0
 801ce16:	4608      	mov	r0, r1
 801ce18:	4611      	mov	r1, r2
 801ce1a:	2200      	movs	r2, #0
 801ce1c:	602a      	str	r2, [r5, #0]
 801ce1e:	461a      	mov	r2, r3
 801ce20:	f7e5 fa5d 	bl	80022de <_read>
 801ce24:	1c43      	adds	r3, r0, #1
 801ce26:	d102      	bne.n	801ce2e <_read_r+0x1e>
 801ce28:	682b      	ldr	r3, [r5, #0]
 801ce2a:	b103      	cbz	r3, 801ce2e <_read_r+0x1e>
 801ce2c:	6023      	str	r3, [r4, #0]
 801ce2e:	bd38      	pop	{r3, r4, r5, pc}
 801ce30:	20011898 	.word	0x20011898

0801ce34 <_sbrk_r>:
 801ce34:	b538      	push	{r3, r4, r5, lr}
 801ce36:	4d06      	ldr	r5, [pc, #24]	@ (801ce50 <_sbrk_r+0x1c>)
 801ce38:	2300      	movs	r3, #0
 801ce3a:	4604      	mov	r4, r0
 801ce3c:	4608      	mov	r0, r1
 801ce3e:	602b      	str	r3, [r5, #0]
 801ce40:	f7e5 faba 	bl	80023b8 <_sbrk>
 801ce44:	1c43      	adds	r3, r0, #1
 801ce46:	d102      	bne.n	801ce4e <_sbrk_r+0x1a>
 801ce48:	682b      	ldr	r3, [r5, #0]
 801ce4a:	b103      	cbz	r3, 801ce4e <_sbrk_r+0x1a>
 801ce4c:	6023      	str	r3, [r4, #0]
 801ce4e:	bd38      	pop	{r3, r4, r5, pc}
 801ce50:	20011898 	.word	0x20011898

0801ce54 <_write_r>:
 801ce54:	b538      	push	{r3, r4, r5, lr}
 801ce56:	4d07      	ldr	r5, [pc, #28]	@ (801ce74 <_write_r+0x20>)
 801ce58:	4604      	mov	r4, r0
 801ce5a:	4608      	mov	r0, r1
 801ce5c:	4611      	mov	r1, r2
 801ce5e:	2200      	movs	r2, #0
 801ce60:	602a      	str	r2, [r5, #0]
 801ce62:	461a      	mov	r2, r3
 801ce64:	f7e5 fa58 	bl	8002318 <_write>
 801ce68:	1c43      	adds	r3, r0, #1
 801ce6a:	d102      	bne.n	801ce72 <_write_r+0x1e>
 801ce6c:	682b      	ldr	r3, [r5, #0]
 801ce6e:	b103      	cbz	r3, 801ce72 <_write_r+0x1e>
 801ce70:	6023      	str	r3, [r4, #0]
 801ce72:	bd38      	pop	{r3, r4, r5, pc}
 801ce74:	20011898 	.word	0x20011898

0801ce78 <__errno>:
 801ce78:	4b01      	ldr	r3, [pc, #4]	@ (801ce80 <__errno+0x8>)
 801ce7a:	6818      	ldr	r0, [r3, #0]
 801ce7c:	4770      	bx	lr
 801ce7e:	bf00      	nop
 801ce80:	20002ec8 	.word	0x20002ec8

0801ce84 <__libc_init_array>:
 801ce84:	b570      	push	{r4, r5, r6, lr}
 801ce86:	4d0d      	ldr	r5, [pc, #52]	@ (801cebc <__libc_init_array+0x38>)
 801ce88:	4c0d      	ldr	r4, [pc, #52]	@ (801cec0 <__libc_init_array+0x3c>)
 801ce8a:	1b64      	subs	r4, r4, r5
 801ce8c:	10a4      	asrs	r4, r4, #2
 801ce8e:	2600      	movs	r6, #0
 801ce90:	42a6      	cmp	r6, r4
 801ce92:	d109      	bne.n	801cea8 <__libc_init_array+0x24>
 801ce94:	4d0b      	ldr	r5, [pc, #44]	@ (801cec4 <__libc_init_array+0x40>)
 801ce96:	4c0c      	ldr	r4, [pc, #48]	@ (801cec8 <__libc_init_array+0x44>)
 801ce98:	f002 fa42 	bl	801f320 <_init>
 801ce9c:	1b64      	subs	r4, r4, r5
 801ce9e:	10a4      	asrs	r4, r4, #2
 801cea0:	2600      	movs	r6, #0
 801cea2:	42a6      	cmp	r6, r4
 801cea4:	d105      	bne.n	801ceb2 <__libc_init_array+0x2e>
 801cea6:	bd70      	pop	{r4, r5, r6, pc}
 801cea8:	f855 3b04 	ldr.w	r3, [r5], #4
 801ceac:	4798      	blx	r3
 801ceae:	3601      	adds	r6, #1
 801ceb0:	e7ee      	b.n	801ce90 <__libc_init_array+0xc>
 801ceb2:	f855 3b04 	ldr.w	r3, [r5], #4
 801ceb6:	4798      	blx	r3
 801ceb8:	3601      	adds	r6, #1
 801ceba:	e7f2      	b.n	801cea2 <__libc_init_array+0x1e>
 801cebc:	08021060 	.word	0x08021060
 801cec0:	08021060 	.word	0x08021060
 801cec4:	08021060 	.word	0x08021060
 801cec8:	08021070 	.word	0x08021070

0801cecc <__retarget_lock_init_recursive>:
 801cecc:	4770      	bx	lr

0801cece <__retarget_lock_acquire_recursive>:
 801cece:	4770      	bx	lr

0801ced0 <__retarget_lock_release_recursive>:
 801ced0:	4770      	bx	lr

0801ced2 <strcpy>:
 801ced2:	4603      	mov	r3, r0
 801ced4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ced8:	f803 2b01 	strb.w	r2, [r3], #1
 801cedc:	2a00      	cmp	r2, #0
 801cede:	d1f9      	bne.n	801ced4 <strcpy+0x2>
 801cee0:	4770      	bx	lr

0801cee2 <memcpy>:
 801cee2:	440a      	add	r2, r1
 801cee4:	4291      	cmp	r1, r2
 801cee6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801ceea:	d100      	bne.n	801ceee <memcpy+0xc>
 801ceec:	4770      	bx	lr
 801ceee:	b510      	push	{r4, lr}
 801cef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801cef8:	4291      	cmp	r1, r2
 801cefa:	d1f9      	bne.n	801cef0 <memcpy+0xe>
 801cefc:	bd10      	pop	{r4, pc}
	...

0801cf00 <__assert_func>:
 801cf00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801cf02:	4614      	mov	r4, r2
 801cf04:	461a      	mov	r2, r3
 801cf06:	4b09      	ldr	r3, [pc, #36]	@ (801cf2c <__assert_func+0x2c>)
 801cf08:	681b      	ldr	r3, [r3, #0]
 801cf0a:	4605      	mov	r5, r0
 801cf0c:	68d8      	ldr	r0, [r3, #12]
 801cf0e:	b14c      	cbz	r4, 801cf24 <__assert_func+0x24>
 801cf10:	4b07      	ldr	r3, [pc, #28]	@ (801cf30 <__assert_func+0x30>)
 801cf12:	9100      	str	r1, [sp, #0]
 801cf14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801cf18:	4906      	ldr	r1, [pc, #24]	@ (801cf34 <__assert_func+0x34>)
 801cf1a:	462b      	mov	r3, r5
 801cf1c:	f000 fd3e 	bl	801d99c <fiprintf>
 801cf20:	f000 fdd2 	bl	801dac8 <abort>
 801cf24:	4b04      	ldr	r3, [pc, #16]	@ (801cf38 <__assert_func+0x38>)
 801cf26:	461c      	mov	r4, r3
 801cf28:	e7f3      	b.n	801cf12 <__assert_func+0x12>
 801cf2a:	bf00      	nop
 801cf2c:	20002ec8 	.word	0x20002ec8
 801cf30:	08020c8f 	.word	0x08020c8f
 801cf34:	08020c9c 	.word	0x08020c9c
 801cf38:	08020cca 	.word	0x08020cca

0801cf3c <__env_lock>:
 801cf3c:	4801      	ldr	r0, [pc, #4]	@ (801cf44 <__env_lock+0x8>)
 801cf3e:	f7ff bfc6 	b.w	801cece <__retarget_lock_acquire_recursive>
 801cf42:	bf00      	nop
 801cf44:	2001189c 	.word	0x2001189c

0801cf48 <__env_unlock>:
 801cf48:	4801      	ldr	r0, [pc, #4]	@ (801cf50 <__env_unlock+0x8>)
 801cf4a:	f7ff bfc1 	b.w	801ced0 <__retarget_lock_release_recursive>
 801cf4e:	bf00      	nop
 801cf50:	2001189c 	.word	0x2001189c

0801cf54 <_free_r>:
 801cf54:	b538      	push	{r3, r4, r5, lr}
 801cf56:	4605      	mov	r5, r0
 801cf58:	2900      	cmp	r1, #0
 801cf5a:	d041      	beq.n	801cfe0 <_free_r+0x8c>
 801cf5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cf60:	1f0c      	subs	r4, r1, #4
 801cf62:	2b00      	cmp	r3, #0
 801cf64:	bfb8      	it	lt
 801cf66:	18e4      	addlt	r4, r4, r3
 801cf68:	f7ff fa5c 	bl	801c424 <__malloc_lock>
 801cf6c:	4a1d      	ldr	r2, [pc, #116]	@ (801cfe4 <_free_r+0x90>)
 801cf6e:	6813      	ldr	r3, [r2, #0]
 801cf70:	b933      	cbnz	r3, 801cf80 <_free_r+0x2c>
 801cf72:	6063      	str	r3, [r4, #4]
 801cf74:	6014      	str	r4, [r2, #0]
 801cf76:	4628      	mov	r0, r5
 801cf78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cf7c:	f7ff ba58 	b.w	801c430 <__malloc_unlock>
 801cf80:	42a3      	cmp	r3, r4
 801cf82:	d908      	bls.n	801cf96 <_free_r+0x42>
 801cf84:	6820      	ldr	r0, [r4, #0]
 801cf86:	1821      	adds	r1, r4, r0
 801cf88:	428b      	cmp	r3, r1
 801cf8a:	bf01      	itttt	eq
 801cf8c:	6819      	ldreq	r1, [r3, #0]
 801cf8e:	685b      	ldreq	r3, [r3, #4]
 801cf90:	1809      	addeq	r1, r1, r0
 801cf92:	6021      	streq	r1, [r4, #0]
 801cf94:	e7ed      	b.n	801cf72 <_free_r+0x1e>
 801cf96:	461a      	mov	r2, r3
 801cf98:	685b      	ldr	r3, [r3, #4]
 801cf9a:	b10b      	cbz	r3, 801cfa0 <_free_r+0x4c>
 801cf9c:	42a3      	cmp	r3, r4
 801cf9e:	d9fa      	bls.n	801cf96 <_free_r+0x42>
 801cfa0:	6811      	ldr	r1, [r2, #0]
 801cfa2:	1850      	adds	r0, r2, r1
 801cfa4:	42a0      	cmp	r0, r4
 801cfa6:	d10b      	bne.n	801cfc0 <_free_r+0x6c>
 801cfa8:	6820      	ldr	r0, [r4, #0]
 801cfaa:	4401      	add	r1, r0
 801cfac:	1850      	adds	r0, r2, r1
 801cfae:	4283      	cmp	r3, r0
 801cfb0:	6011      	str	r1, [r2, #0]
 801cfb2:	d1e0      	bne.n	801cf76 <_free_r+0x22>
 801cfb4:	6818      	ldr	r0, [r3, #0]
 801cfb6:	685b      	ldr	r3, [r3, #4]
 801cfb8:	6053      	str	r3, [r2, #4]
 801cfba:	4408      	add	r0, r1
 801cfbc:	6010      	str	r0, [r2, #0]
 801cfbe:	e7da      	b.n	801cf76 <_free_r+0x22>
 801cfc0:	d902      	bls.n	801cfc8 <_free_r+0x74>
 801cfc2:	230c      	movs	r3, #12
 801cfc4:	602b      	str	r3, [r5, #0]
 801cfc6:	e7d6      	b.n	801cf76 <_free_r+0x22>
 801cfc8:	6820      	ldr	r0, [r4, #0]
 801cfca:	1821      	adds	r1, r4, r0
 801cfcc:	428b      	cmp	r3, r1
 801cfce:	bf04      	itt	eq
 801cfd0:	6819      	ldreq	r1, [r3, #0]
 801cfd2:	685b      	ldreq	r3, [r3, #4]
 801cfd4:	6063      	str	r3, [r4, #4]
 801cfd6:	bf04      	itt	eq
 801cfd8:	1809      	addeq	r1, r1, r0
 801cfda:	6021      	streq	r1, [r4, #0]
 801cfdc:	6054      	str	r4, [r2, #4]
 801cfde:	e7ca      	b.n	801cf76 <_free_r+0x22>
 801cfe0:	bd38      	pop	{r3, r4, r5, pc}
 801cfe2:	bf00      	nop
 801cfe4:	20011758 	.word	0x20011758

0801cfe8 <_malloc_usable_size_r>:
 801cfe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cfec:	1f18      	subs	r0, r3, #4
 801cfee:	2b00      	cmp	r3, #0
 801cff0:	bfbc      	itt	lt
 801cff2:	580b      	ldrlt	r3, [r1, r0]
 801cff4:	18c0      	addlt	r0, r0, r3
 801cff6:	4770      	bx	lr

0801cff8 <__ssputs_r>:
 801cff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cffc:	688e      	ldr	r6, [r1, #8]
 801cffe:	461f      	mov	r7, r3
 801d000:	42be      	cmp	r6, r7
 801d002:	680b      	ldr	r3, [r1, #0]
 801d004:	4682      	mov	sl, r0
 801d006:	460c      	mov	r4, r1
 801d008:	4690      	mov	r8, r2
 801d00a:	d82d      	bhi.n	801d068 <__ssputs_r+0x70>
 801d00c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d010:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d014:	d026      	beq.n	801d064 <__ssputs_r+0x6c>
 801d016:	6965      	ldr	r5, [r4, #20]
 801d018:	6909      	ldr	r1, [r1, #16]
 801d01a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d01e:	eba3 0901 	sub.w	r9, r3, r1
 801d022:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d026:	1c7b      	adds	r3, r7, #1
 801d028:	444b      	add	r3, r9
 801d02a:	106d      	asrs	r5, r5, #1
 801d02c:	429d      	cmp	r5, r3
 801d02e:	bf38      	it	cc
 801d030:	461d      	movcc	r5, r3
 801d032:	0553      	lsls	r3, r2, #21
 801d034:	d527      	bpl.n	801d086 <__ssputs_r+0x8e>
 801d036:	4629      	mov	r1, r5
 801d038:	f7ff f974 	bl	801c324 <_malloc_r>
 801d03c:	4606      	mov	r6, r0
 801d03e:	b360      	cbz	r0, 801d09a <__ssputs_r+0xa2>
 801d040:	6921      	ldr	r1, [r4, #16]
 801d042:	464a      	mov	r2, r9
 801d044:	f7ff ff4d 	bl	801cee2 <memcpy>
 801d048:	89a3      	ldrh	r3, [r4, #12]
 801d04a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d04e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d052:	81a3      	strh	r3, [r4, #12]
 801d054:	6126      	str	r6, [r4, #16]
 801d056:	6165      	str	r5, [r4, #20]
 801d058:	444e      	add	r6, r9
 801d05a:	eba5 0509 	sub.w	r5, r5, r9
 801d05e:	6026      	str	r6, [r4, #0]
 801d060:	60a5      	str	r5, [r4, #8]
 801d062:	463e      	mov	r6, r7
 801d064:	42be      	cmp	r6, r7
 801d066:	d900      	bls.n	801d06a <__ssputs_r+0x72>
 801d068:	463e      	mov	r6, r7
 801d06a:	6820      	ldr	r0, [r4, #0]
 801d06c:	4632      	mov	r2, r6
 801d06e:	4641      	mov	r1, r8
 801d070:	f7ff fde4 	bl	801cc3c <memmove>
 801d074:	68a3      	ldr	r3, [r4, #8]
 801d076:	1b9b      	subs	r3, r3, r6
 801d078:	60a3      	str	r3, [r4, #8]
 801d07a:	6823      	ldr	r3, [r4, #0]
 801d07c:	4433      	add	r3, r6
 801d07e:	6023      	str	r3, [r4, #0]
 801d080:	2000      	movs	r0, #0
 801d082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d086:	462a      	mov	r2, r5
 801d088:	f7ff fa4c 	bl	801c524 <_realloc_r>
 801d08c:	4606      	mov	r6, r0
 801d08e:	2800      	cmp	r0, #0
 801d090:	d1e0      	bne.n	801d054 <__ssputs_r+0x5c>
 801d092:	6921      	ldr	r1, [r4, #16]
 801d094:	4650      	mov	r0, sl
 801d096:	f7ff ff5d 	bl	801cf54 <_free_r>
 801d09a:	230c      	movs	r3, #12
 801d09c:	f8ca 3000 	str.w	r3, [sl]
 801d0a0:	89a3      	ldrh	r3, [r4, #12]
 801d0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d0a6:	81a3      	strh	r3, [r4, #12]
 801d0a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d0ac:	e7e9      	b.n	801d082 <__ssputs_r+0x8a>
	...

0801d0b0 <_svfiprintf_r>:
 801d0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d0b4:	4698      	mov	r8, r3
 801d0b6:	898b      	ldrh	r3, [r1, #12]
 801d0b8:	061b      	lsls	r3, r3, #24
 801d0ba:	b09d      	sub	sp, #116	@ 0x74
 801d0bc:	4607      	mov	r7, r0
 801d0be:	460d      	mov	r5, r1
 801d0c0:	4614      	mov	r4, r2
 801d0c2:	d510      	bpl.n	801d0e6 <_svfiprintf_r+0x36>
 801d0c4:	690b      	ldr	r3, [r1, #16]
 801d0c6:	b973      	cbnz	r3, 801d0e6 <_svfiprintf_r+0x36>
 801d0c8:	2140      	movs	r1, #64	@ 0x40
 801d0ca:	f7ff f92b 	bl	801c324 <_malloc_r>
 801d0ce:	6028      	str	r0, [r5, #0]
 801d0d0:	6128      	str	r0, [r5, #16]
 801d0d2:	b930      	cbnz	r0, 801d0e2 <_svfiprintf_r+0x32>
 801d0d4:	230c      	movs	r3, #12
 801d0d6:	603b      	str	r3, [r7, #0]
 801d0d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d0dc:	b01d      	add	sp, #116	@ 0x74
 801d0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d0e2:	2340      	movs	r3, #64	@ 0x40
 801d0e4:	616b      	str	r3, [r5, #20]
 801d0e6:	2300      	movs	r3, #0
 801d0e8:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0ea:	2320      	movs	r3, #32
 801d0ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d0f0:	f8cd 800c 	str.w	r8, [sp, #12]
 801d0f4:	2330      	movs	r3, #48	@ 0x30
 801d0f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d294 <_svfiprintf_r+0x1e4>
 801d0fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d0fe:	f04f 0901 	mov.w	r9, #1
 801d102:	4623      	mov	r3, r4
 801d104:	469a      	mov	sl, r3
 801d106:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d10a:	b10a      	cbz	r2, 801d110 <_svfiprintf_r+0x60>
 801d10c:	2a25      	cmp	r2, #37	@ 0x25
 801d10e:	d1f9      	bne.n	801d104 <_svfiprintf_r+0x54>
 801d110:	ebba 0b04 	subs.w	fp, sl, r4
 801d114:	d00b      	beq.n	801d12e <_svfiprintf_r+0x7e>
 801d116:	465b      	mov	r3, fp
 801d118:	4622      	mov	r2, r4
 801d11a:	4629      	mov	r1, r5
 801d11c:	4638      	mov	r0, r7
 801d11e:	f7ff ff6b 	bl	801cff8 <__ssputs_r>
 801d122:	3001      	adds	r0, #1
 801d124:	f000 80a7 	beq.w	801d276 <_svfiprintf_r+0x1c6>
 801d128:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d12a:	445a      	add	r2, fp
 801d12c:	9209      	str	r2, [sp, #36]	@ 0x24
 801d12e:	f89a 3000 	ldrb.w	r3, [sl]
 801d132:	2b00      	cmp	r3, #0
 801d134:	f000 809f 	beq.w	801d276 <_svfiprintf_r+0x1c6>
 801d138:	2300      	movs	r3, #0
 801d13a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d13e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d142:	f10a 0a01 	add.w	sl, sl, #1
 801d146:	9304      	str	r3, [sp, #16]
 801d148:	9307      	str	r3, [sp, #28]
 801d14a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d14e:	931a      	str	r3, [sp, #104]	@ 0x68
 801d150:	4654      	mov	r4, sl
 801d152:	2205      	movs	r2, #5
 801d154:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d158:	484e      	ldr	r0, [pc, #312]	@ (801d294 <_svfiprintf_r+0x1e4>)
 801d15a:	f7e3 f851 	bl	8000200 <memchr>
 801d15e:	9a04      	ldr	r2, [sp, #16]
 801d160:	b9d8      	cbnz	r0, 801d19a <_svfiprintf_r+0xea>
 801d162:	06d0      	lsls	r0, r2, #27
 801d164:	bf44      	itt	mi
 801d166:	2320      	movmi	r3, #32
 801d168:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d16c:	0711      	lsls	r1, r2, #28
 801d16e:	bf44      	itt	mi
 801d170:	232b      	movmi	r3, #43	@ 0x2b
 801d172:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d176:	f89a 3000 	ldrb.w	r3, [sl]
 801d17a:	2b2a      	cmp	r3, #42	@ 0x2a
 801d17c:	d015      	beq.n	801d1aa <_svfiprintf_r+0xfa>
 801d17e:	9a07      	ldr	r2, [sp, #28]
 801d180:	4654      	mov	r4, sl
 801d182:	2000      	movs	r0, #0
 801d184:	f04f 0c0a 	mov.w	ip, #10
 801d188:	4621      	mov	r1, r4
 801d18a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d18e:	3b30      	subs	r3, #48	@ 0x30
 801d190:	2b09      	cmp	r3, #9
 801d192:	d94b      	bls.n	801d22c <_svfiprintf_r+0x17c>
 801d194:	b1b0      	cbz	r0, 801d1c4 <_svfiprintf_r+0x114>
 801d196:	9207      	str	r2, [sp, #28]
 801d198:	e014      	b.n	801d1c4 <_svfiprintf_r+0x114>
 801d19a:	eba0 0308 	sub.w	r3, r0, r8
 801d19e:	fa09 f303 	lsl.w	r3, r9, r3
 801d1a2:	4313      	orrs	r3, r2
 801d1a4:	9304      	str	r3, [sp, #16]
 801d1a6:	46a2      	mov	sl, r4
 801d1a8:	e7d2      	b.n	801d150 <_svfiprintf_r+0xa0>
 801d1aa:	9b03      	ldr	r3, [sp, #12]
 801d1ac:	1d19      	adds	r1, r3, #4
 801d1ae:	681b      	ldr	r3, [r3, #0]
 801d1b0:	9103      	str	r1, [sp, #12]
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	bfbb      	ittet	lt
 801d1b6:	425b      	neglt	r3, r3
 801d1b8:	f042 0202 	orrlt.w	r2, r2, #2
 801d1bc:	9307      	strge	r3, [sp, #28]
 801d1be:	9307      	strlt	r3, [sp, #28]
 801d1c0:	bfb8      	it	lt
 801d1c2:	9204      	strlt	r2, [sp, #16]
 801d1c4:	7823      	ldrb	r3, [r4, #0]
 801d1c6:	2b2e      	cmp	r3, #46	@ 0x2e
 801d1c8:	d10a      	bne.n	801d1e0 <_svfiprintf_r+0x130>
 801d1ca:	7863      	ldrb	r3, [r4, #1]
 801d1cc:	2b2a      	cmp	r3, #42	@ 0x2a
 801d1ce:	d132      	bne.n	801d236 <_svfiprintf_r+0x186>
 801d1d0:	9b03      	ldr	r3, [sp, #12]
 801d1d2:	1d1a      	adds	r2, r3, #4
 801d1d4:	681b      	ldr	r3, [r3, #0]
 801d1d6:	9203      	str	r2, [sp, #12]
 801d1d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d1dc:	3402      	adds	r4, #2
 801d1de:	9305      	str	r3, [sp, #20]
 801d1e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d2a4 <_svfiprintf_r+0x1f4>
 801d1e4:	7821      	ldrb	r1, [r4, #0]
 801d1e6:	2203      	movs	r2, #3
 801d1e8:	4650      	mov	r0, sl
 801d1ea:	f7e3 f809 	bl	8000200 <memchr>
 801d1ee:	b138      	cbz	r0, 801d200 <_svfiprintf_r+0x150>
 801d1f0:	9b04      	ldr	r3, [sp, #16]
 801d1f2:	eba0 000a 	sub.w	r0, r0, sl
 801d1f6:	2240      	movs	r2, #64	@ 0x40
 801d1f8:	4082      	lsls	r2, r0
 801d1fa:	4313      	orrs	r3, r2
 801d1fc:	3401      	adds	r4, #1
 801d1fe:	9304      	str	r3, [sp, #16]
 801d200:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d204:	4824      	ldr	r0, [pc, #144]	@ (801d298 <_svfiprintf_r+0x1e8>)
 801d206:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d20a:	2206      	movs	r2, #6
 801d20c:	f7e2 fff8 	bl	8000200 <memchr>
 801d210:	2800      	cmp	r0, #0
 801d212:	d036      	beq.n	801d282 <_svfiprintf_r+0x1d2>
 801d214:	4b21      	ldr	r3, [pc, #132]	@ (801d29c <_svfiprintf_r+0x1ec>)
 801d216:	bb1b      	cbnz	r3, 801d260 <_svfiprintf_r+0x1b0>
 801d218:	9b03      	ldr	r3, [sp, #12]
 801d21a:	3307      	adds	r3, #7
 801d21c:	f023 0307 	bic.w	r3, r3, #7
 801d220:	3308      	adds	r3, #8
 801d222:	9303      	str	r3, [sp, #12]
 801d224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d226:	4433      	add	r3, r6
 801d228:	9309      	str	r3, [sp, #36]	@ 0x24
 801d22a:	e76a      	b.n	801d102 <_svfiprintf_r+0x52>
 801d22c:	fb0c 3202 	mla	r2, ip, r2, r3
 801d230:	460c      	mov	r4, r1
 801d232:	2001      	movs	r0, #1
 801d234:	e7a8      	b.n	801d188 <_svfiprintf_r+0xd8>
 801d236:	2300      	movs	r3, #0
 801d238:	3401      	adds	r4, #1
 801d23a:	9305      	str	r3, [sp, #20]
 801d23c:	4619      	mov	r1, r3
 801d23e:	f04f 0c0a 	mov.w	ip, #10
 801d242:	4620      	mov	r0, r4
 801d244:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d248:	3a30      	subs	r2, #48	@ 0x30
 801d24a:	2a09      	cmp	r2, #9
 801d24c:	d903      	bls.n	801d256 <_svfiprintf_r+0x1a6>
 801d24e:	2b00      	cmp	r3, #0
 801d250:	d0c6      	beq.n	801d1e0 <_svfiprintf_r+0x130>
 801d252:	9105      	str	r1, [sp, #20]
 801d254:	e7c4      	b.n	801d1e0 <_svfiprintf_r+0x130>
 801d256:	fb0c 2101 	mla	r1, ip, r1, r2
 801d25a:	4604      	mov	r4, r0
 801d25c:	2301      	movs	r3, #1
 801d25e:	e7f0      	b.n	801d242 <_svfiprintf_r+0x192>
 801d260:	ab03      	add	r3, sp, #12
 801d262:	9300      	str	r3, [sp, #0]
 801d264:	462a      	mov	r2, r5
 801d266:	4b0e      	ldr	r3, [pc, #56]	@ (801d2a0 <_svfiprintf_r+0x1f0>)
 801d268:	a904      	add	r1, sp, #16
 801d26a:	4638      	mov	r0, r7
 801d26c:	f3af 8000 	nop.w
 801d270:	1c42      	adds	r2, r0, #1
 801d272:	4606      	mov	r6, r0
 801d274:	d1d6      	bne.n	801d224 <_svfiprintf_r+0x174>
 801d276:	89ab      	ldrh	r3, [r5, #12]
 801d278:	065b      	lsls	r3, r3, #25
 801d27a:	f53f af2d 	bmi.w	801d0d8 <_svfiprintf_r+0x28>
 801d27e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d280:	e72c      	b.n	801d0dc <_svfiprintf_r+0x2c>
 801d282:	ab03      	add	r3, sp, #12
 801d284:	9300      	str	r3, [sp, #0]
 801d286:	462a      	mov	r2, r5
 801d288:	4b05      	ldr	r3, [pc, #20]	@ (801d2a0 <_svfiprintf_r+0x1f0>)
 801d28a:	a904      	add	r1, sp, #16
 801d28c:	4638      	mov	r0, r7
 801d28e:	f000 f9bb 	bl	801d608 <_printf_i>
 801d292:	e7ed      	b.n	801d270 <_svfiprintf_r+0x1c0>
 801d294:	08020ccb 	.word	0x08020ccb
 801d298:	08020cd5 	.word	0x08020cd5
 801d29c:	00000000 	.word	0x00000000
 801d2a0:	0801cff9 	.word	0x0801cff9
 801d2a4:	08020cd1 	.word	0x08020cd1

0801d2a8 <__sfputc_r>:
 801d2a8:	6893      	ldr	r3, [r2, #8]
 801d2aa:	3b01      	subs	r3, #1
 801d2ac:	2b00      	cmp	r3, #0
 801d2ae:	b410      	push	{r4}
 801d2b0:	6093      	str	r3, [r2, #8]
 801d2b2:	da08      	bge.n	801d2c6 <__sfputc_r+0x1e>
 801d2b4:	6994      	ldr	r4, [r2, #24]
 801d2b6:	42a3      	cmp	r3, r4
 801d2b8:	db01      	blt.n	801d2be <__sfputc_r+0x16>
 801d2ba:	290a      	cmp	r1, #10
 801d2bc:	d103      	bne.n	801d2c6 <__sfputc_r+0x1e>
 801d2be:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d2c2:	f7ff bc17 	b.w	801caf4 <__swbuf_r>
 801d2c6:	6813      	ldr	r3, [r2, #0]
 801d2c8:	1c58      	adds	r0, r3, #1
 801d2ca:	6010      	str	r0, [r2, #0]
 801d2cc:	7019      	strb	r1, [r3, #0]
 801d2ce:	4608      	mov	r0, r1
 801d2d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d2d4:	4770      	bx	lr

0801d2d6 <__sfputs_r>:
 801d2d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d2d8:	4606      	mov	r6, r0
 801d2da:	460f      	mov	r7, r1
 801d2dc:	4614      	mov	r4, r2
 801d2de:	18d5      	adds	r5, r2, r3
 801d2e0:	42ac      	cmp	r4, r5
 801d2e2:	d101      	bne.n	801d2e8 <__sfputs_r+0x12>
 801d2e4:	2000      	movs	r0, #0
 801d2e6:	e007      	b.n	801d2f8 <__sfputs_r+0x22>
 801d2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2ec:	463a      	mov	r2, r7
 801d2ee:	4630      	mov	r0, r6
 801d2f0:	f7ff ffda 	bl	801d2a8 <__sfputc_r>
 801d2f4:	1c43      	adds	r3, r0, #1
 801d2f6:	d1f3      	bne.n	801d2e0 <__sfputs_r+0xa>
 801d2f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d2fc <_vfiprintf_r>:
 801d2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d300:	460d      	mov	r5, r1
 801d302:	b09d      	sub	sp, #116	@ 0x74
 801d304:	4614      	mov	r4, r2
 801d306:	4698      	mov	r8, r3
 801d308:	4606      	mov	r6, r0
 801d30a:	b118      	cbz	r0, 801d314 <_vfiprintf_r+0x18>
 801d30c:	6a03      	ldr	r3, [r0, #32]
 801d30e:	b90b      	cbnz	r3, 801d314 <_vfiprintf_r+0x18>
 801d310:	f7ff fa3a 	bl	801c788 <__sinit>
 801d314:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d316:	07d9      	lsls	r1, r3, #31
 801d318:	d405      	bmi.n	801d326 <_vfiprintf_r+0x2a>
 801d31a:	89ab      	ldrh	r3, [r5, #12]
 801d31c:	059a      	lsls	r2, r3, #22
 801d31e:	d402      	bmi.n	801d326 <_vfiprintf_r+0x2a>
 801d320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d322:	f7ff fdd4 	bl	801cece <__retarget_lock_acquire_recursive>
 801d326:	89ab      	ldrh	r3, [r5, #12]
 801d328:	071b      	lsls	r3, r3, #28
 801d32a:	d501      	bpl.n	801d330 <_vfiprintf_r+0x34>
 801d32c:	692b      	ldr	r3, [r5, #16]
 801d32e:	b99b      	cbnz	r3, 801d358 <_vfiprintf_r+0x5c>
 801d330:	4629      	mov	r1, r5
 801d332:	4630      	mov	r0, r6
 801d334:	f7ff fc1c 	bl	801cb70 <__swsetup_r>
 801d338:	b170      	cbz	r0, 801d358 <_vfiprintf_r+0x5c>
 801d33a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d33c:	07dc      	lsls	r4, r3, #31
 801d33e:	d504      	bpl.n	801d34a <_vfiprintf_r+0x4e>
 801d340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d344:	b01d      	add	sp, #116	@ 0x74
 801d346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d34a:	89ab      	ldrh	r3, [r5, #12]
 801d34c:	0598      	lsls	r0, r3, #22
 801d34e:	d4f7      	bmi.n	801d340 <_vfiprintf_r+0x44>
 801d350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d352:	f7ff fdbd 	bl	801ced0 <__retarget_lock_release_recursive>
 801d356:	e7f3      	b.n	801d340 <_vfiprintf_r+0x44>
 801d358:	2300      	movs	r3, #0
 801d35a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d35c:	2320      	movs	r3, #32
 801d35e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d362:	f8cd 800c 	str.w	r8, [sp, #12]
 801d366:	2330      	movs	r3, #48	@ 0x30
 801d368:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d518 <_vfiprintf_r+0x21c>
 801d36c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d370:	f04f 0901 	mov.w	r9, #1
 801d374:	4623      	mov	r3, r4
 801d376:	469a      	mov	sl, r3
 801d378:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d37c:	b10a      	cbz	r2, 801d382 <_vfiprintf_r+0x86>
 801d37e:	2a25      	cmp	r2, #37	@ 0x25
 801d380:	d1f9      	bne.n	801d376 <_vfiprintf_r+0x7a>
 801d382:	ebba 0b04 	subs.w	fp, sl, r4
 801d386:	d00b      	beq.n	801d3a0 <_vfiprintf_r+0xa4>
 801d388:	465b      	mov	r3, fp
 801d38a:	4622      	mov	r2, r4
 801d38c:	4629      	mov	r1, r5
 801d38e:	4630      	mov	r0, r6
 801d390:	f7ff ffa1 	bl	801d2d6 <__sfputs_r>
 801d394:	3001      	adds	r0, #1
 801d396:	f000 80a7 	beq.w	801d4e8 <_vfiprintf_r+0x1ec>
 801d39a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d39c:	445a      	add	r2, fp
 801d39e:	9209      	str	r2, [sp, #36]	@ 0x24
 801d3a0:	f89a 3000 	ldrb.w	r3, [sl]
 801d3a4:	2b00      	cmp	r3, #0
 801d3a6:	f000 809f 	beq.w	801d4e8 <_vfiprintf_r+0x1ec>
 801d3aa:	2300      	movs	r3, #0
 801d3ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d3b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d3b4:	f10a 0a01 	add.w	sl, sl, #1
 801d3b8:	9304      	str	r3, [sp, #16]
 801d3ba:	9307      	str	r3, [sp, #28]
 801d3bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d3c0:	931a      	str	r3, [sp, #104]	@ 0x68
 801d3c2:	4654      	mov	r4, sl
 801d3c4:	2205      	movs	r2, #5
 801d3c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d3ca:	4853      	ldr	r0, [pc, #332]	@ (801d518 <_vfiprintf_r+0x21c>)
 801d3cc:	f7e2 ff18 	bl	8000200 <memchr>
 801d3d0:	9a04      	ldr	r2, [sp, #16]
 801d3d2:	b9d8      	cbnz	r0, 801d40c <_vfiprintf_r+0x110>
 801d3d4:	06d1      	lsls	r1, r2, #27
 801d3d6:	bf44      	itt	mi
 801d3d8:	2320      	movmi	r3, #32
 801d3da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d3de:	0713      	lsls	r3, r2, #28
 801d3e0:	bf44      	itt	mi
 801d3e2:	232b      	movmi	r3, #43	@ 0x2b
 801d3e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d3e8:	f89a 3000 	ldrb.w	r3, [sl]
 801d3ec:	2b2a      	cmp	r3, #42	@ 0x2a
 801d3ee:	d015      	beq.n	801d41c <_vfiprintf_r+0x120>
 801d3f0:	9a07      	ldr	r2, [sp, #28]
 801d3f2:	4654      	mov	r4, sl
 801d3f4:	2000      	movs	r0, #0
 801d3f6:	f04f 0c0a 	mov.w	ip, #10
 801d3fa:	4621      	mov	r1, r4
 801d3fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d400:	3b30      	subs	r3, #48	@ 0x30
 801d402:	2b09      	cmp	r3, #9
 801d404:	d94b      	bls.n	801d49e <_vfiprintf_r+0x1a2>
 801d406:	b1b0      	cbz	r0, 801d436 <_vfiprintf_r+0x13a>
 801d408:	9207      	str	r2, [sp, #28]
 801d40a:	e014      	b.n	801d436 <_vfiprintf_r+0x13a>
 801d40c:	eba0 0308 	sub.w	r3, r0, r8
 801d410:	fa09 f303 	lsl.w	r3, r9, r3
 801d414:	4313      	orrs	r3, r2
 801d416:	9304      	str	r3, [sp, #16]
 801d418:	46a2      	mov	sl, r4
 801d41a:	e7d2      	b.n	801d3c2 <_vfiprintf_r+0xc6>
 801d41c:	9b03      	ldr	r3, [sp, #12]
 801d41e:	1d19      	adds	r1, r3, #4
 801d420:	681b      	ldr	r3, [r3, #0]
 801d422:	9103      	str	r1, [sp, #12]
 801d424:	2b00      	cmp	r3, #0
 801d426:	bfbb      	ittet	lt
 801d428:	425b      	neglt	r3, r3
 801d42a:	f042 0202 	orrlt.w	r2, r2, #2
 801d42e:	9307      	strge	r3, [sp, #28]
 801d430:	9307      	strlt	r3, [sp, #28]
 801d432:	bfb8      	it	lt
 801d434:	9204      	strlt	r2, [sp, #16]
 801d436:	7823      	ldrb	r3, [r4, #0]
 801d438:	2b2e      	cmp	r3, #46	@ 0x2e
 801d43a:	d10a      	bne.n	801d452 <_vfiprintf_r+0x156>
 801d43c:	7863      	ldrb	r3, [r4, #1]
 801d43e:	2b2a      	cmp	r3, #42	@ 0x2a
 801d440:	d132      	bne.n	801d4a8 <_vfiprintf_r+0x1ac>
 801d442:	9b03      	ldr	r3, [sp, #12]
 801d444:	1d1a      	adds	r2, r3, #4
 801d446:	681b      	ldr	r3, [r3, #0]
 801d448:	9203      	str	r2, [sp, #12]
 801d44a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d44e:	3402      	adds	r4, #2
 801d450:	9305      	str	r3, [sp, #20]
 801d452:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d528 <_vfiprintf_r+0x22c>
 801d456:	7821      	ldrb	r1, [r4, #0]
 801d458:	2203      	movs	r2, #3
 801d45a:	4650      	mov	r0, sl
 801d45c:	f7e2 fed0 	bl	8000200 <memchr>
 801d460:	b138      	cbz	r0, 801d472 <_vfiprintf_r+0x176>
 801d462:	9b04      	ldr	r3, [sp, #16]
 801d464:	eba0 000a 	sub.w	r0, r0, sl
 801d468:	2240      	movs	r2, #64	@ 0x40
 801d46a:	4082      	lsls	r2, r0
 801d46c:	4313      	orrs	r3, r2
 801d46e:	3401      	adds	r4, #1
 801d470:	9304      	str	r3, [sp, #16]
 801d472:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d476:	4829      	ldr	r0, [pc, #164]	@ (801d51c <_vfiprintf_r+0x220>)
 801d478:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d47c:	2206      	movs	r2, #6
 801d47e:	f7e2 febf 	bl	8000200 <memchr>
 801d482:	2800      	cmp	r0, #0
 801d484:	d03f      	beq.n	801d506 <_vfiprintf_r+0x20a>
 801d486:	4b26      	ldr	r3, [pc, #152]	@ (801d520 <_vfiprintf_r+0x224>)
 801d488:	bb1b      	cbnz	r3, 801d4d2 <_vfiprintf_r+0x1d6>
 801d48a:	9b03      	ldr	r3, [sp, #12]
 801d48c:	3307      	adds	r3, #7
 801d48e:	f023 0307 	bic.w	r3, r3, #7
 801d492:	3308      	adds	r3, #8
 801d494:	9303      	str	r3, [sp, #12]
 801d496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d498:	443b      	add	r3, r7
 801d49a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d49c:	e76a      	b.n	801d374 <_vfiprintf_r+0x78>
 801d49e:	fb0c 3202 	mla	r2, ip, r2, r3
 801d4a2:	460c      	mov	r4, r1
 801d4a4:	2001      	movs	r0, #1
 801d4a6:	e7a8      	b.n	801d3fa <_vfiprintf_r+0xfe>
 801d4a8:	2300      	movs	r3, #0
 801d4aa:	3401      	adds	r4, #1
 801d4ac:	9305      	str	r3, [sp, #20]
 801d4ae:	4619      	mov	r1, r3
 801d4b0:	f04f 0c0a 	mov.w	ip, #10
 801d4b4:	4620      	mov	r0, r4
 801d4b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d4ba:	3a30      	subs	r2, #48	@ 0x30
 801d4bc:	2a09      	cmp	r2, #9
 801d4be:	d903      	bls.n	801d4c8 <_vfiprintf_r+0x1cc>
 801d4c0:	2b00      	cmp	r3, #0
 801d4c2:	d0c6      	beq.n	801d452 <_vfiprintf_r+0x156>
 801d4c4:	9105      	str	r1, [sp, #20]
 801d4c6:	e7c4      	b.n	801d452 <_vfiprintf_r+0x156>
 801d4c8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d4cc:	4604      	mov	r4, r0
 801d4ce:	2301      	movs	r3, #1
 801d4d0:	e7f0      	b.n	801d4b4 <_vfiprintf_r+0x1b8>
 801d4d2:	ab03      	add	r3, sp, #12
 801d4d4:	9300      	str	r3, [sp, #0]
 801d4d6:	462a      	mov	r2, r5
 801d4d8:	4b12      	ldr	r3, [pc, #72]	@ (801d524 <_vfiprintf_r+0x228>)
 801d4da:	a904      	add	r1, sp, #16
 801d4dc:	4630      	mov	r0, r6
 801d4de:	f3af 8000 	nop.w
 801d4e2:	4607      	mov	r7, r0
 801d4e4:	1c78      	adds	r0, r7, #1
 801d4e6:	d1d6      	bne.n	801d496 <_vfiprintf_r+0x19a>
 801d4e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d4ea:	07d9      	lsls	r1, r3, #31
 801d4ec:	d405      	bmi.n	801d4fa <_vfiprintf_r+0x1fe>
 801d4ee:	89ab      	ldrh	r3, [r5, #12]
 801d4f0:	059a      	lsls	r2, r3, #22
 801d4f2:	d402      	bmi.n	801d4fa <_vfiprintf_r+0x1fe>
 801d4f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d4f6:	f7ff fceb 	bl	801ced0 <__retarget_lock_release_recursive>
 801d4fa:	89ab      	ldrh	r3, [r5, #12]
 801d4fc:	065b      	lsls	r3, r3, #25
 801d4fe:	f53f af1f 	bmi.w	801d340 <_vfiprintf_r+0x44>
 801d502:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d504:	e71e      	b.n	801d344 <_vfiprintf_r+0x48>
 801d506:	ab03      	add	r3, sp, #12
 801d508:	9300      	str	r3, [sp, #0]
 801d50a:	462a      	mov	r2, r5
 801d50c:	4b05      	ldr	r3, [pc, #20]	@ (801d524 <_vfiprintf_r+0x228>)
 801d50e:	a904      	add	r1, sp, #16
 801d510:	4630      	mov	r0, r6
 801d512:	f000 f879 	bl	801d608 <_printf_i>
 801d516:	e7e4      	b.n	801d4e2 <_vfiprintf_r+0x1e6>
 801d518:	08020ccb 	.word	0x08020ccb
 801d51c:	08020cd5 	.word	0x08020cd5
 801d520:	00000000 	.word	0x00000000
 801d524:	0801d2d7 	.word	0x0801d2d7
 801d528:	08020cd1 	.word	0x08020cd1

0801d52c <_printf_common>:
 801d52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d530:	4616      	mov	r6, r2
 801d532:	4698      	mov	r8, r3
 801d534:	688a      	ldr	r2, [r1, #8]
 801d536:	690b      	ldr	r3, [r1, #16]
 801d538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d53c:	4293      	cmp	r3, r2
 801d53e:	bfb8      	it	lt
 801d540:	4613      	movlt	r3, r2
 801d542:	6033      	str	r3, [r6, #0]
 801d544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d548:	4607      	mov	r7, r0
 801d54a:	460c      	mov	r4, r1
 801d54c:	b10a      	cbz	r2, 801d552 <_printf_common+0x26>
 801d54e:	3301      	adds	r3, #1
 801d550:	6033      	str	r3, [r6, #0]
 801d552:	6823      	ldr	r3, [r4, #0]
 801d554:	0699      	lsls	r1, r3, #26
 801d556:	bf42      	ittt	mi
 801d558:	6833      	ldrmi	r3, [r6, #0]
 801d55a:	3302      	addmi	r3, #2
 801d55c:	6033      	strmi	r3, [r6, #0]
 801d55e:	6825      	ldr	r5, [r4, #0]
 801d560:	f015 0506 	ands.w	r5, r5, #6
 801d564:	d106      	bne.n	801d574 <_printf_common+0x48>
 801d566:	f104 0a19 	add.w	sl, r4, #25
 801d56a:	68e3      	ldr	r3, [r4, #12]
 801d56c:	6832      	ldr	r2, [r6, #0]
 801d56e:	1a9b      	subs	r3, r3, r2
 801d570:	42ab      	cmp	r3, r5
 801d572:	dc26      	bgt.n	801d5c2 <_printf_common+0x96>
 801d574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d578:	6822      	ldr	r2, [r4, #0]
 801d57a:	3b00      	subs	r3, #0
 801d57c:	bf18      	it	ne
 801d57e:	2301      	movne	r3, #1
 801d580:	0692      	lsls	r2, r2, #26
 801d582:	d42b      	bmi.n	801d5dc <_printf_common+0xb0>
 801d584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d588:	4641      	mov	r1, r8
 801d58a:	4638      	mov	r0, r7
 801d58c:	47c8      	blx	r9
 801d58e:	3001      	adds	r0, #1
 801d590:	d01e      	beq.n	801d5d0 <_printf_common+0xa4>
 801d592:	6823      	ldr	r3, [r4, #0]
 801d594:	6922      	ldr	r2, [r4, #16]
 801d596:	f003 0306 	and.w	r3, r3, #6
 801d59a:	2b04      	cmp	r3, #4
 801d59c:	bf02      	ittt	eq
 801d59e:	68e5      	ldreq	r5, [r4, #12]
 801d5a0:	6833      	ldreq	r3, [r6, #0]
 801d5a2:	1aed      	subeq	r5, r5, r3
 801d5a4:	68a3      	ldr	r3, [r4, #8]
 801d5a6:	bf0c      	ite	eq
 801d5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d5ac:	2500      	movne	r5, #0
 801d5ae:	4293      	cmp	r3, r2
 801d5b0:	bfc4      	itt	gt
 801d5b2:	1a9b      	subgt	r3, r3, r2
 801d5b4:	18ed      	addgt	r5, r5, r3
 801d5b6:	2600      	movs	r6, #0
 801d5b8:	341a      	adds	r4, #26
 801d5ba:	42b5      	cmp	r5, r6
 801d5bc:	d11a      	bne.n	801d5f4 <_printf_common+0xc8>
 801d5be:	2000      	movs	r0, #0
 801d5c0:	e008      	b.n	801d5d4 <_printf_common+0xa8>
 801d5c2:	2301      	movs	r3, #1
 801d5c4:	4652      	mov	r2, sl
 801d5c6:	4641      	mov	r1, r8
 801d5c8:	4638      	mov	r0, r7
 801d5ca:	47c8      	blx	r9
 801d5cc:	3001      	adds	r0, #1
 801d5ce:	d103      	bne.n	801d5d8 <_printf_common+0xac>
 801d5d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d5d8:	3501      	adds	r5, #1
 801d5da:	e7c6      	b.n	801d56a <_printf_common+0x3e>
 801d5dc:	18e1      	adds	r1, r4, r3
 801d5de:	1c5a      	adds	r2, r3, #1
 801d5e0:	2030      	movs	r0, #48	@ 0x30
 801d5e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d5e6:	4422      	add	r2, r4
 801d5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d5ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d5f0:	3302      	adds	r3, #2
 801d5f2:	e7c7      	b.n	801d584 <_printf_common+0x58>
 801d5f4:	2301      	movs	r3, #1
 801d5f6:	4622      	mov	r2, r4
 801d5f8:	4641      	mov	r1, r8
 801d5fa:	4638      	mov	r0, r7
 801d5fc:	47c8      	blx	r9
 801d5fe:	3001      	adds	r0, #1
 801d600:	d0e6      	beq.n	801d5d0 <_printf_common+0xa4>
 801d602:	3601      	adds	r6, #1
 801d604:	e7d9      	b.n	801d5ba <_printf_common+0x8e>
	...

0801d608 <_printf_i>:
 801d608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d60c:	7e0f      	ldrb	r7, [r1, #24]
 801d60e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d610:	2f78      	cmp	r7, #120	@ 0x78
 801d612:	4691      	mov	r9, r2
 801d614:	4680      	mov	r8, r0
 801d616:	460c      	mov	r4, r1
 801d618:	469a      	mov	sl, r3
 801d61a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d61e:	d807      	bhi.n	801d630 <_printf_i+0x28>
 801d620:	2f62      	cmp	r7, #98	@ 0x62
 801d622:	d80a      	bhi.n	801d63a <_printf_i+0x32>
 801d624:	2f00      	cmp	r7, #0
 801d626:	f000 80d1 	beq.w	801d7cc <_printf_i+0x1c4>
 801d62a:	2f58      	cmp	r7, #88	@ 0x58
 801d62c:	f000 80b8 	beq.w	801d7a0 <_printf_i+0x198>
 801d630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d638:	e03a      	b.n	801d6b0 <_printf_i+0xa8>
 801d63a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d63e:	2b15      	cmp	r3, #21
 801d640:	d8f6      	bhi.n	801d630 <_printf_i+0x28>
 801d642:	a101      	add	r1, pc, #4	@ (adr r1, 801d648 <_printf_i+0x40>)
 801d644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d648:	0801d6a1 	.word	0x0801d6a1
 801d64c:	0801d6b5 	.word	0x0801d6b5
 801d650:	0801d631 	.word	0x0801d631
 801d654:	0801d631 	.word	0x0801d631
 801d658:	0801d631 	.word	0x0801d631
 801d65c:	0801d631 	.word	0x0801d631
 801d660:	0801d6b5 	.word	0x0801d6b5
 801d664:	0801d631 	.word	0x0801d631
 801d668:	0801d631 	.word	0x0801d631
 801d66c:	0801d631 	.word	0x0801d631
 801d670:	0801d631 	.word	0x0801d631
 801d674:	0801d7b3 	.word	0x0801d7b3
 801d678:	0801d6df 	.word	0x0801d6df
 801d67c:	0801d76d 	.word	0x0801d76d
 801d680:	0801d631 	.word	0x0801d631
 801d684:	0801d631 	.word	0x0801d631
 801d688:	0801d7d5 	.word	0x0801d7d5
 801d68c:	0801d631 	.word	0x0801d631
 801d690:	0801d6df 	.word	0x0801d6df
 801d694:	0801d631 	.word	0x0801d631
 801d698:	0801d631 	.word	0x0801d631
 801d69c:	0801d775 	.word	0x0801d775
 801d6a0:	6833      	ldr	r3, [r6, #0]
 801d6a2:	1d1a      	adds	r2, r3, #4
 801d6a4:	681b      	ldr	r3, [r3, #0]
 801d6a6:	6032      	str	r2, [r6, #0]
 801d6a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d6ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d6b0:	2301      	movs	r3, #1
 801d6b2:	e09c      	b.n	801d7ee <_printf_i+0x1e6>
 801d6b4:	6833      	ldr	r3, [r6, #0]
 801d6b6:	6820      	ldr	r0, [r4, #0]
 801d6b8:	1d19      	adds	r1, r3, #4
 801d6ba:	6031      	str	r1, [r6, #0]
 801d6bc:	0606      	lsls	r6, r0, #24
 801d6be:	d501      	bpl.n	801d6c4 <_printf_i+0xbc>
 801d6c0:	681d      	ldr	r5, [r3, #0]
 801d6c2:	e003      	b.n	801d6cc <_printf_i+0xc4>
 801d6c4:	0645      	lsls	r5, r0, #25
 801d6c6:	d5fb      	bpl.n	801d6c0 <_printf_i+0xb8>
 801d6c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d6cc:	2d00      	cmp	r5, #0
 801d6ce:	da03      	bge.n	801d6d8 <_printf_i+0xd0>
 801d6d0:	232d      	movs	r3, #45	@ 0x2d
 801d6d2:	426d      	negs	r5, r5
 801d6d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d6d8:	4858      	ldr	r0, [pc, #352]	@ (801d83c <_printf_i+0x234>)
 801d6da:	230a      	movs	r3, #10
 801d6dc:	e011      	b.n	801d702 <_printf_i+0xfa>
 801d6de:	6821      	ldr	r1, [r4, #0]
 801d6e0:	6833      	ldr	r3, [r6, #0]
 801d6e2:	0608      	lsls	r0, r1, #24
 801d6e4:	f853 5b04 	ldr.w	r5, [r3], #4
 801d6e8:	d402      	bmi.n	801d6f0 <_printf_i+0xe8>
 801d6ea:	0649      	lsls	r1, r1, #25
 801d6ec:	bf48      	it	mi
 801d6ee:	b2ad      	uxthmi	r5, r5
 801d6f0:	2f6f      	cmp	r7, #111	@ 0x6f
 801d6f2:	4852      	ldr	r0, [pc, #328]	@ (801d83c <_printf_i+0x234>)
 801d6f4:	6033      	str	r3, [r6, #0]
 801d6f6:	bf14      	ite	ne
 801d6f8:	230a      	movne	r3, #10
 801d6fa:	2308      	moveq	r3, #8
 801d6fc:	2100      	movs	r1, #0
 801d6fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d702:	6866      	ldr	r6, [r4, #4]
 801d704:	60a6      	str	r6, [r4, #8]
 801d706:	2e00      	cmp	r6, #0
 801d708:	db05      	blt.n	801d716 <_printf_i+0x10e>
 801d70a:	6821      	ldr	r1, [r4, #0]
 801d70c:	432e      	orrs	r6, r5
 801d70e:	f021 0104 	bic.w	r1, r1, #4
 801d712:	6021      	str	r1, [r4, #0]
 801d714:	d04b      	beq.n	801d7ae <_printf_i+0x1a6>
 801d716:	4616      	mov	r6, r2
 801d718:	fbb5 f1f3 	udiv	r1, r5, r3
 801d71c:	fb03 5711 	mls	r7, r3, r1, r5
 801d720:	5dc7      	ldrb	r7, [r0, r7]
 801d722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d726:	462f      	mov	r7, r5
 801d728:	42bb      	cmp	r3, r7
 801d72a:	460d      	mov	r5, r1
 801d72c:	d9f4      	bls.n	801d718 <_printf_i+0x110>
 801d72e:	2b08      	cmp	r3, #8
 801d730:	d10b      	bne.n	801d74a <_printf_i+0x142>
 801d732:	6823      	ldr	r3, [r4, #0]
 801d734:	07df      	lsls	r7, r3, #31
 801d736:	d508      	bpl.n	801d74a <_printf_i+0x142>
 801d738:	6923      	ldr	r3, [r4, #16]
 801d73a:	6861      	ldr	r1, [r4, #4]
 801d73c:	4299      	cmp	r1, r3
 801d73e:	bfde      	ittt	le
 801d740:	2330      	movle	r3, #48	@ 0x30
 801d742:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d746:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801d74a:	1b92      	subs	r2, r2, r6
 801d74c:	6122      	str	r2, [r4, #16]
 801d74e:	f8cd a000 	str.w	sl, [sp]
 801d752:	464b      	mov	r3, r9
 801d754:	aa03      	add	r2, sp, #12
 801d756:	4621      	mov	r1, r4
 801d758:	4640      	mov	r0, r8
 801d75a:	f7ff fee7 	bl	801d52c <_printf_common>
 801d75e:	3001      	adds	r0, #1
 801d760:	d14a      	bne.n	801d7f8 <_printf_i+0x1f0>
 801d762:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d766:	b004      	add	sp, #16
 801d768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d76c:	6823      	ldr	r3, [r4, #0]
 801d76e:	f043 0320 	orr.w	r3, r3, #32
 801d772:	6023      	str	r3, [r4, #0]
 801d774:	4832      	ldr	r0, [pc, #200]	@ (801d840 <_printf_i+0x238>)
 801d776:	2778      	movs	r7, #120	@ 0x78
 801d778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d77c:	6823      	ldr	r3, [r4, #0]
 801d77e:	6831      	ldr	r1, [r6, #0]
 801d780:	061f      	lsls	r7, r3, #24
 801d782:	f851 5b04 	ldr.w	r5, [r1], #4
 801d786:	d402      	bmi.n	801d78e <_printf_i+0x186>
 801d788:	065f      	lsls	r7, r3, #25
 801d78a:	bf48      	it	mi
 801d78c:	b2ad      	uxthmi	r5, r5
 801d78e:	6031      	str	r1, [r6, #0]
 801d790:	07d9      	lsls	r1, r3, #31
 801d792:	bf44      	itt	mi
 801d794:	f043 0320 	orrmi.w	r3, r3, #32
 801d798:	6023      	strmi	r3, [r4, #0]
 801d79a:	b11d      	cbz	r5, 801d7a4 <_printf_i+0x19c>
 801d79c:	2310      	movs	r3, #16
 801d79e:	e7ad      	b.n	801d6fc <_printf_i+0xf4>
 801d7a0:	4826      	ldr	r0, [pc, #152]	@ (801d83c <_printf_i+0x234>)
 801d7a2:	e7e9      	b.n	801d778 <_printf_i+0x170>
 801d7a4:	6823      	ldr	r3, [r4, #0]
 801d7a6:	f023 0320 	bic.w	r3, r3, #32
 801d7aa:	6023      	str	r3, [r4, #0]
 801d7ac:	e7f6      	b.n	801d79c <_printf_i+0x194>
 801d7ae:	4616      	mov	r6, r2
 801d7b0:	e7bd      	b.n	801d72e <_printf_i+0x126>
 801d7b2:	6833      	ldr	r3, [r6, #0]
 801d7b4:	6825      	ldr	r5, [r4, #0]
 801d7b6:	6961      	ldr	r1, [r4, #20]
 801d7b8:	1d18      	adds	r0, r3, #4
 801d7ba:	6030      	str	r0, [r6, #0]
 801d7bc:	062e      	lsls	r6, r5, #24
 801d7be:	681b      	ldr	r3, [r3, #0]
 801d7c0:	d501      	bpl.n	801d7c6 <_printf_i+0x1be>
 801d7c2:	6019      	str	r1, [r3, #0]
 801d7c4:	e002      	b.n	801d7cc <_printf_i+0x1c4>
 801d7c6:	0668      	lsls	r0, r5, #25
 801d7c8:	d5fb      	bpl.n	801d7c2 <_printf_i+0x1ba>
 801d7ca:	8019      	strh	r1, [r3, #0]
 801d7cc:	2300      	movs	r3, #0
 801d7ce:	6123      	str	r3, [r4, #16]
 801d7d0:	4616      	mov	r6, r2
 801d7d2:	e7bc      	b.n	801d74e <_printf_i+0x146>
 801d7d4:	6833      	ldr	r3, [r6, #0]
 801d7d6:	1d1a      	adds	r2, r3, #4
 801d7d8:	6032      	str	r2, [r6, #0]
 801d7da:	681e      	ldr	r6, [r3, #0]
 801d7dc:	6862      	ldr	r2, [r4, #4]
 801d7de:	2100      	movs	r1, #0
 801d7e0:	4630      	mov	r0, r6
 801d7e2:	f7e2 fd0d 	bl	8000200 <memchr>
 801d7e6:	b108      	cbz	r0, 801d7ec <_printf_i+0x1e4>
 801d7e8:	1b80      	subs	r0, r0, r6
 801d7ea:	6060      	str	r0, [r4, #4]
 801d7ec:	6863      	ldr	r3, [r4, #4]
 801d7ee:	6123      	str	r3, [r4, #16]
 801d7f0:	2300      	movs	r3, #0
 801d7f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d7f6:	e7aa      	b.n	801d74e <_printf_i+0x146>
 801d7f8:	6923      	ldr	r3, [r4, #16]
 801d7fa:	4632      	mov	r2, r6
 801d7fc:	4649      	mov	r1, r9
 801d7fe:	4640      	mov	r0, r8
 801d800:	47d0      	blx	sl
 801d802:	3001      	adds	r0, #1
 801d804:	d0ad      	beq.n	801d762 <_printf_i+0x15a>
 801d806:	6823      	ldr	r3, [r4, #0]
 801d808:	079b      	lsls	r3, r3, #30
 801d80a:	d413      	bmi.n	801d834 <_printf_i+0x22c>
 801d80c:	68e0      	ldr	r0, [r4, #12]
 801d80e:	9b03      	ldr	r3, [sp, #12]
 801d810:	4298      	cmp	r0, r3
 801d812:	bfb8      	it	lt
 801d814:	4618      	movlt	r0, r3
 801d816:	e7a6      	b.n	801d766 <_printf_i+0x15e>
 801d818:	2301      	movs	r3, #1
 801d81a:	4632      	mov	r2, r6
 801d81c:	4649      	mov	r1, r9
 801d81e:	4640      	mov	r0, r8
 801d820:	47d0      	blx	sl
 801d822:	3001      	adds	r0, #1
 801d824:	d09d      	beq.n	801d762 <_printf_i+0x15a>
 801d826:	3501      	adds	r5, #1
 801d828:	68e3      	ldr	r3, [r4, #12]
 801d82a:	9903      	ldr	r1, [sp, #12]
 801d82c:	1a5b      	subs	r3, r3, r1
 801d82e:	42ab      	cmp	r3, r5
 801d830:	dcf2      	bgt.n	801d818 <_printf_i+0x210>
 801d832:	e7eb      	b.n	801d80c <_printf_i+0x204>
 801d834:	2500      	movs	r5, #0
 801d836:	f104 0619 	add.w	r6, r4, #25
 801d83a:	e7f5      	b.n	801d828 <_printf_i+0x220>
 801d83c:	08020cdc 	.word	0x08020cdc
 801d840:	08020ced 	.word	0x08020ced

0801d844 <__sflush_r>:
 801d844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d84c:	0716      	lsls	r6, r2, #28
 801d84e:	4605      	mov	r5, r0
 801d850:	460c      	mov	r4, r1
 801d852:	d454      	bmi.n	801d8fe <__sflush_r+0xba>
 801d854:	684b      	ldr	r3, [r1, #4]
 801d856:	2b00      	cmp	r3, #0
 801d858:	dc02      	bgt.n	801d860 <__sflush_r+0x1c>
 801d85a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d85c:	2b00      	cmp	r3, #0
 801d85e:	dd48      	ble.n	801d8f2 <__sflush_r+0xae>
 801d860:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d862:	2e00      	cmp	r6, #0
 801d864:	d045      	beq.n	801d8f2 <__sflush_r+0xae>
 801d866:	2300      	movs	r3, #0
 801d868:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d86c:	682f      	ldr	r7, [r5, #0]
 801d86e:	6a21      	ldr	r1, [r4, #32]
 801d870:	602b      	str	r3, [r5, #0]
 801d872:	d030      	beq.n	801d8d6 <__sflush_r+0x92>
 801d874:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d876:	89a3      	ldrh	r3, [r4, #12]
 801d878:	0759      	lsls	r1, r3, #29
 801d87a:	d505      	bpl.n	801d888 <__sflush_r+0x44>
 801d87c:	6863      	ldr	r3, [r4, #4]
 801d87e:	1ad2      	subs	r2, r2, r3
 801d880:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d882:	b10b      	cbz	r3, 801d888 <__sflush_r+0x44>
 801d884:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d886:	1ad2      	subs	r2, r2, r3
 801d888:	2300      	movs	r3, #0
 801d88a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d88c:	6a21      	ldr	r1, [r4, #32]
 801d88e:	4628      	mov	r0, r5
 801d890:	47b0      	blx	r6
 801d892:	1c43      	adds	r3, r0, #1
 801d894:	89a3      	ldrh	r3, [r4, #12]
 801d896:	d106      	bne.n	801d8a6 <__sflush_r+0x62>
 801d898:	6829      	ldr	r1, [r5, #0]
 801d89a:	291d      	cmp	r1, #29
 801d89c:	d82b      	bhi.n	801d8f6 <__sflush_r+0xb2>
 801d89e:	4a2a      	ldr	r2, [pc, #168]	@ (801d948 <__sflush_r+0x104>)
 801d8a0:	40ca      	lsrs	r2, r1
 801d8a2:	07d6      	lsls	r6, r2, #31
 801d8a4:	d527      	bpl.n	801d8f6 <__sflush_r+0xb2>
 801d8a6:	2200      	movs	r2, #0
 801d8a8:	6062      	str	r2, [r4, #4]
 801d8aa:	04d9      	lsls	r1, r3, #19
 801d8ac:	6922      	ldr	r2, [r4, #16]
 801d8ae:	6022      	str	r2, [r4, #0]
 801d8b0:	d504      	bpl.n	801d8bc <__sflush_r+0x78>
 801d8b2:	1c42      	adds	r2, r0, #1
 801d8b4:	d101      	bne.n	801d8ba <__sflush_r+0x76>
 801d8b6:	682b      	ldr	r3, [r5, #0]
 801d8b8:	b903      	cbnz	r3, 801d8bc <__sflush_r+0x78>
 801d8ba:	6560      	str	r0, [r4, #84]	@ 0x54
 801d8bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d8be:	602f      	str	r7, [r5, #0]
 801d8c0:	b1b9      	cbz	r1, 801d8f2 <__sflush_r+0xae>
 801d8c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d8c6:	4299      	cmp	r1, r3
 801d8c8:	d002      	beq.n	801d8d0 <__sflush_r+0x8c>
 801d8ca:	4628      	mov	r0, r5
 801d8cc:	f7ff fb42 	bl	801cf54 <_free_r>
 801d8d0:	2300      	movs	r3, #0
 801d8d2:	6363      	str	r3, [r4, #52]	@ 0x34
 801d8d4:	e00d      	b.n	801d8f2 <__sflush_r+0xae>
 801d8d6:	2301      	movs	r3, #1
 801d8d8:	4628      	mov	r0, r5
 801d8da:	47b0      	blx	r6
 801d8dc:	4602      	mov	r2, r0
 801d8de:	1c50      	adds	r0, r2, #1
 801d8e0:	d1c9      	bne.n	801d876 <__sflush_r+0x32>
 801d8e2:	682b      	ldr	r3, [r5, #0]
 801d8e4:	2b00      	cmp	r3, #0
 801d8e6:	d0c6      	beq.n	801d876 <__sflush_r+0x32>
 801d8e8:	2b1d      	cmp	r3, #29
 801d8ea:	d001      	beq.n	801d8f0 <__sflush_r+0xac>
 801d8ec:	2b16      	cmp	r3, #22
 801d8ee:	d11e      	bne.n	801d92e <__sflush_r+0xea>
 801d8f0:	602f      	str	r7, [r5, #0]
 801d8f2:	2000      	movs	r0, #0
 801d8f4:	e022      	b.n	801d93c <__sflush_r+0xf8>
 801d8f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d8fa:	b21b      	sxth	r3, r3
 801d8fc:	e01b      	b.n	801d936 <__sflush_r+0xf2>
 801d8fe:	690f      	ldr	r7, [r1, #16]
 801d900:	2f00      	cmp	r7, #0
 801d902:	d0f6      	beq.n	801d8f2 <__sflush_r+0xae>
 801d904:	0793      	lsls	r3, r2, #30
 801d906:	680e      	ldr	r6, [r1, #0]
 801d908:	bf08      	it	eq
 801d90a:	694b      	ldreq	r3, [r1, #20]
 801d90c:	600f      	str	r7, [r1, #0]
 801d90e:	bf18      	it	ne
 801d910:	2300      	movne	r3, #0
 801d912:	eba6 0807 	sub.w	r8, r6, r7
 801d916:	608b      	str	r3, [r1, #8]
 801d918:	f1b8 0f00 	cmp.w	r8, #0
 801d91c:	dde9      	ble.n	801d8f2 <__sflush_r+0xae>
 801d91e:	6a21      	ldr	r1, [r4, #32]
 801d920:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d922:	4643      	mov	r3, r8
 801d924:	463a      	mov	r2, r7
 801d926:	4628      	mov	r0, r5
 801d928:	47b0      	blx	r6
 801d92a:	2800      	cmp	r0, #0
 801d92c:	dc08      	bgt.n	801d940 <__sflush_r+0xfc>
 801d92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d936:	81a3      	strh	r3, [r4, #12]
 801d938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d93c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d940:	4407      	add	r7, r0
 801d942:	eba8 0800 	sub.w	r8, r8, r0
 801d946:	e7e7      	b.n	801d918 <__sflush_r+0xd4>
 801d948:	20400001 	.word	0x20400001

0801d94c <_fflush_r>:
 801d94c:	b538      	push	{r3, r4, r5, lr}
 801d94e:	690b      	ldr	r3, [r1, #16]
 801d950:	4605      	mov	r5, r0
 801d952:	460c      	mov	r4, r1
 801d954:	b913      	cbnz	r3, 801d95c <_fflush_r+0x10>
 801d956:	2500      	movs	r5, #0
 801d958:	4628      	mov	r0, r5
 801d95a:	bd38      	pop	{r3, r4, r5, pc}
 801d95c:	b118      	cbz	r0, 801d966 <_fflush_r+0x1a>
 801d95e:	6a03      	ldr	r3, [r0, #32]
 801d960:	b90b      	cbnz	r3, 801d966 <_fflush_r+0x1a>
 801d962:	f7fe ff11 	bl	801c788 <__sinit>
 801d966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d96a:	2b00      	cmp	r3, #0
 801d96c:	d0f3      	beq.n	801d956 <_fflush_r+0xa>
 801d96e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d970:	07d0      	lsls	r0, r2, #31
 801d972:	d404      	bmi.n	801d97e <_fflush_r+0x32>
 801d974:	0599      	lsls	r1, r3, #22
 801d976:	d402      	bmi.n	801d97e <_fflush_r+0x32>
 801d978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d97a:	f7ff faa8 	bl	801cece <__retarget_lock_acquire_recursive>
 801d97e:	4628      	mov	r0, r5
 801d980:	4621      	mov	r1, r4
 801d982:	f7ff ff5f 	bl	801d844 <__sflush_r>
 801d986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d988:	07da      	lsls	r2, r3, #31
 801d98a:	4605      	mov	r5, r0
 801d98c:	d4e4      	bmi.n	801d958 <_fflush_r+0xc>
 801d98e:	89a3      	ldrh	r3, [r4, #12]
 801d990:	059b      	lsls	r3, r3, #22
 801d992:	d4e1      	bmi.n	801d958 <_fflush_r+0xc>
 801d994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d996:	f7ff fa9b 	bl	801ced0 <__retarget_lock_release_recursive>
 801d99a:	e7dd      	b.n	801d958 <_fflush_r+0xc>

0801d99c <fiprintf>:
 801d99c:	b40e      	push	{r1, r2, r3}
 801d99e:	b503      	push	{r0, r1, lr}
 801d9a0:	4601      	mov	r1, r0
 801d9a2:	ab03      	add	r3, sp, #12
 801d9a4:	4805      	ldr	r0, [pc, #20]	@ (801d9bc <fiprintf+0x20>)
 801d9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d9aa:	6800      	ldr	r0, [r0, #0]
 801d9ac:	9301      	str	r3, [sp, #4]
 801d9ae:	f7ff fca5 	bl	801d2fc <_vfiprintf_r>
 801d9b2:	b002      	add	sp, #8
 801d9b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801d9b8:	b003      	add	sp, #12
 801d9ba:	4770      	bx	lr
 801d9bc:	20002ec8 	.word	0x20002ec8

0801d9c0 <__swhatbuf_r>:
 801d9c0:	b570      	push	{r4, r5, r6, lr}
 801d9c2:	460c      	mov	r4, r1
 801d9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9c8:	2900      	cmp	r1, #0
 801d9ca:	b096      	sub	sp, #88	@ 0x58
 801d9cc:	4615      	mov	r5, r2
 801d9ce:	461e      	mov	r6, r3
 801d9d0:	da0d      	bge.n	801d9ee <__swhatbuf_r+0x2e>
 801d9d2:	89a3      	ldrh	r3, [r4, #12]
 801d9d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d9d8:	f04f 0100 	mov.w	r1, #0
 801d9dc:	bf14      	ite	ne
 801d9de:	2340      	movne	r3, #64	@ 0x40
 801d9e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d9e4:	2000      	movs	r0, #0
 801d9e6:	6031      	str	r1, [r6, #0]
 801d9e8:	602b      	str	r3, [r5, #0]
 801d9ea:	b016      	add	sp, #88	@ 0x58
 801d9ec:	bd70      	pop	{r4, r5, r6, pc}
 801d9ee:	466a      	mov	r2, sp
 801d9f0:	f000 f848 	bl	801da84 <_fstat_r>
 801d9f4:	2800      	cmp	r0, #0
 801d9f6:	dbec      	blt.n	801d9d2 <__swhatbuf_r+0x12>
 801d9f8:	9901      	ldr	r1, [sp, #4]
 801d9fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d9fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801da02:	4259      	negs	r1, r3
 801da04:	4159      	adcs	r1, r3
 801da06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801da0a:	e7eb      	b.n	801d9e4 <__swhatbuf_r+0x24>

0801da0c <__smakebuf_r>:
 801da0c:	898b      	ldrh	r3, [r1, #12]
 801da0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801da10:	079d      	lsls	r5, r3, #30
 801da12:	4606      	mov	r6, r0
 801da14:	460c      	mov	r4, r1
 801da16:	d507      	bpl.n	801da28 <__smakebuf_r+0x1c>
 801da18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801da1c:	6023      	str	r3, [r4, #0]
 801da1e:	6123      	str	r3, [r4, #16]
 801da20:	2301      	movs	r3, #1
 801da22:	6163      	str	r3, [r4, #20]
 801da24:	b003      	add	sp, #12
 801da26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801da28:	ab01      	add	r3, sp, #4
 801da2a:	466a      	mov	r2, sp
 801da2c:	f7ff ffc8 	bl	801d9c0 <__swhatbuf_r>
 801da30:	9f00      	ldr	r7, [sp, #0]
 801da32:	4605      	mov	r5, r0
 801da34:	4639      	mov	r1, r7
 801da36:	4630      	mov	r0, r6
 801da38:	f7fe fc74 	bl	801c324 <_malloc_r>
 801da3c:	b948      	cbnz	r0, 801da52 <__smakebuf_r+0x46>
 801da3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801da42:	059a      	lsls	r2, r3, #22
 801da44:	d4ee      	bmi.n	801da24 <__smakebuf_r+0x18>
 801da46:	f023 0303 	bic.w	r3, r3, #3
 801da4a:	f043 0302 	orr.w	r3, r3, #2
 801da4e:	81a3      	strh	r3, [r4, #12]
 801da50:	e7e2      	b.n	801da18 <__smakebuf_r+0xc>
 801da52:	89a3      	ldrh	r3, [r4, #12]
 801da54:	6020      	str	r0, [r4, #0]
 801da56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801da5a:	81a3      	strh	r3, [r4, #12]
 801da5c:	9b01      	ldr	r3, [sp, #4]
 801da5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801da62:	b15b      	cbz	r3, 801da7c <__smakebuf_r+0x70>
 801da64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801da68:	4630      	mov	r0, r6
 801da6a:	f000 f81d 	bl	801daa8 <_isatty_r>
 801da6e:	b128      	cbz	r0, 801da7c <__smakebuf_r+0x70>
 801da70:	89a3      	ldrh	r3, [r4, #12]
 801da72:	f023 0303 	bic.w	r3, r3, #3
 801da76:	f043 0301 	orr.w	r3, r3, #1
 801da7a:	81a3      	strh	r3, [r4, #12]
 801da7c:	89a3      	ldrh	r3, [r4, #12]
 801da7e:	431d      	orrs	r5, r3
 801da80:	81a5      	strh	r5, [r4, #12]
 801da82:	e7cf      	b.n	801da24 <__smakebuf_r+0x18>

0801da84 <_fstat_r>:
 801da84:	b538      	push	{r3, r4, r5, lr}
 801da86:	4d07      	ldr	r5, [pc, #28]	@ (801daa4 <_fstat_r+0x20>)
 801da88:	2300      	movs	r3, #0
 801da8a:	4604      	mov	r4, r0
 801da8c:	4608      	mov	r0, r1
 801da8e:	4611      	mov	r1, r2
 801da90:	602b      	str	r3, [r5, #0]
 801da92:	f7e4 fc69 	bl	8002368 <_fstat>
 801da96:	1c43      	adds	r3, r0, #1
 801da98:	d102      	bne.n	801daa0 <_fstat_r+0x1c>
 801da9a:	682b      	ldr	r3, [r5, #0]
 801da9c:	b103      	cbz	r3, 801daa0 <_fstat_r+0x1c>
 801da9e:	6023      	str	r3, [r4, #0]
 801daa0:	bd38      	pop	{r3, r4, r5, pc}
 801daa2:	bf00      	nop
 801daa4:	20011898 	.word	0x20011898

0801daa8 <_isatty_r>:
 801daa8:	b538      	push	{r3, r4, r5, lr}
 801daaa:	4d06      	ldr	r5, [pc, #24]	@ (801dac4 <_isatty_r+0x1c>)
 801daac:	2300      	movs	r3, #0
 801daae:	4604      	mov	r4, r0
 801dab0:	4608      	mov	r0, r1
 801dab2:	602b      	str	r3, [r5, #0]
 801dab4:	f7e4 fc68 	bl	8002388 <_isatty>
 801dab8:	1c43      	adds	r3, r0, #1
 801daba:	d102      	bne.n	801dac2 <_isatty_r+0x1a>
 801dabc:	682b      	ldr	r3, [r5, #0]
 801dabe:	b103      	cbz	r3, 801dac2 <_isatty_r+0x1a>
 801dac0:	6023      	str	r3, [r4, #0]
 801dac2:	bd38      	pop	{r3, r4, r5, pc}
 801dac4:	20011898 	.word	0x20011898

0801dac8 <abort>:
 801dac8:	b508      	push	{r3, lr}
 801daca:	2006      	movs	r0, #6
 801dacc:	f000 f82c 	bl	801db28 <raise>
 801dad0:	2001      	movs	r0, #1
 801dad2:	f7e4 fbf9 	bl	80022c8 <_exit>

0801dad6 <_raise_r>:
 801dad6:	291f      	cmp	r1, #31
 801dad8:	b538      	push	{r3, r4, r5, lr}
 801dada:	4605      	mov	r5, r0
 801dadc:	460c      	mov	r4, r1
 801dade:	d904      	bls.n	801daea <_raise_r+0x14>
 801dae0:	2316      	movs	r3, #22
 801dae2:	6003      	str	r3, [r0, #0]
 801dae4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801dae8:	bd38      	pop	{r3, r4, r5, pc}
 801daea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801daec:	b112      	cbz	r2, 801daf4 <_raise_r+0x1e>
 801daee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801daf2:	b94b      	cbnz	r3, 801db08 <_raise_r+0x32>
 801daf4:	4628      	mov	r0, r5
 801daf6:	f000 f831 	bl	801db5c <_getpid_r>
 801dafa:	4622      	mov	r2, r4
 801dafc:	4601      	mov	r1, r0
 801dafe:	4628      	mov	r0, r5
 801db00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801db04:	f000 b818 	b.w	801db38 <_kill_r>
 801db08:	2b01      	cmp	r3, #1
 801db0a:	d00a      	beq.n	801db22 <_raise_r+0x4c>
 801db0c:	1c59      	adds	r1, r3, #1
 801db0e:	d103      	bne.n	801db18 <_raise_r+0x42>
 801db10:	2316      	movs	r3, #22
 801db12:	6003      	str	r3, [r0, #0]
 801db14:	2001      	movs	r0, #1
 801db16:	e7e7      	b.n	801dae8 <_raise_r+0x12>
 801db18:	2100      	movs	r1, #0
 801db1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801db1e:	4620      	mov	r0, r4
 801db20:	4798      	blx	r3
 801db22:	2000      	movs	r0, #0
 801db24:	e7e0      	b.n	801dae8 <_raise_r+0x12>
	...

0801db28 <raise>:
 801db28:	4b02      	ldr	r3, [pc, #8]	@ (801db34 <raise+0xc>)
 801db2a:	4601      	mov	r1, r0
 801db2c:	6818      	ldr	r0, [r3, #0]
 801db2e:	f7ff bfd2 	b.w	801dad6 <_raise_r>
 801db32:	bf00      	nop
 801db34:	20002ec8 	.word	0x20002ec8

0801db38 <_kill_r>:
 801db38:	b538      	push	{r3, r4, r5, lr}
 801db3a:	4d07      	ldr	r5, [pc, #28]	@ (801db58 <_kill_r+0x20>)
 801db3c:	2300      	movs	r3, #0
 801db3e:	4604      	mov	r4, r0
 801db40:	4608      	mov	r0, r1
 801db42:	4611      	mov	r1, r2
 801db44:	602b      	str	r3, [r5, #0]
 801db46:	f7e4 fbaf 	bl	80022a8 <_kill>
 801db4a:	1c43      	adds	r3, r0, #1
 801db4c:	d102      	bne.n	801db54 <_kill_r+0x1c>
 801db4e:	682b      	ldr	r3, [r5, #0]
 801db50:	b103      	cbz	r3, 801db54 <_kill_r+0x1c>
 801db52:	6023      	str	r3, [r4, #0]
 801db54:	bd38      	pop	{r3, r4, r5, pc}
 801db56:	bf00      	nop
 801db58:	20011898 	.word	0x20011898

0801db5c <_getpid_r>:
 801db5c:	f7e4 bb9c 	b.w	8002298 <_getpid>

0801db60 <atan2>:
 801db60:	f000 bcd2 	b.w	801e508 <__ieee754_atan2>

0801db64 <sqrt>:
 801db64:	b538      	push	{r3, r4, r5, lr}
 801db66:	ed2d 8b02 	vpush	{d8}
 801db6a:	ec55 4b10 	vmov	r4, r5, d0
 801db6e:	f000 fa6f 	bl	801e050 <__ieee754_sqrt>
 801db72:	4622      	mov	r2, r4
 801db74:	462b      	mov	r3, r5
 801db76:	4620      	mov	r0, r4
 801db78:	4629      	mov	r1, r5
 801db7a:	eeb0 8a40 	vmov.f32	s16, s0
 801db7e:	eef0 8a60 	vmov.f32	s17, s1
 801db82:	f7e2 ffeb 	bl	8000b5c <__aeabi_dcmpun>
 801db86:	b990      	cbnz	r0, 801dbae <sqrt+0x4a>
 801db88:	2200      	movs	r2, #0
 801db8a:	2300      	movs	r3, #0
 801db8c:	4620      	mov	r0, r4
 801db8e:	4629      	mov	r1, r5
 801db90:	f7e2 ffbc 	bl	8000b0c <__aeabi_dcmplt>
 801db94:	b158      	cbz	r0, 801dbae <sqrt+0x4a>
 801db96:	f7ff f96f 	bl	801ce78 <__errno>
 801db9a:	2321      	movs	r3, #33	@ 0x21
 801db9c:	6003      	str	r3, [r0, #0]
 801db9e:	2200      	movs	r2, #0
 801dba0:	2300      	movs	r3, #0
 801dba2:	4610      	mov	r0, r2
 801dba4:	4619      	mov	r1, r3
 801dba6:	f7e2 fe69 	bl	800087c <__aeabi_ddiv>
 801dbaa:	ec41 0b18 	vmov	d8, r0, r1
 801dbae:	eeb0 0a48 	vmov.f32	s0, s16
 801dbb2:	eef0 0a68 	vmov.f32	s1, s17
 801dbb6:	ecbd 8b02 	vpop	{d8}
 801dbba:	bd38      	pop	{r3, r4, r5, pc}
 801dbbc:	0000      	movs	r0, r0
	...

0801dbc0 <atan>:
 801dbc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbc4:	ec55 4b10 	vmov	r4, r5, d0
 801dbc8:	4bbf      	ldr	r3, [pc, #764]	@ (801dec8 <atan+0x308>)
 801dbca:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801dbce:	429e      	cmp	r6, r3
 801dbd0:	46ab      	mov	fp, r5
 801dbd2:	d918      	bls.n	801dc06 <atan+0x46>
 801dbd4:	4bbd      	ldr	r3, [pc, #756]	@ (801decc <atan+0x30c>)
 801dbd6:	429e      	cmp	r6, r3
 801dbd8:	d801      	bhi.n	801dbde <atan+0x1e>
 801dbda:	d109      	bne.n	801dbf0 <atan+0x30>
 801dbdc:	b144      	cbz	r4, 801dbf0 <atan+0x30>
 801dbde:	4622      	mov	r2, r4
 801dbe0:	462b      	mov	r3, r5
 801dbe2:	4620      	mov	r0, r4
 801dbe4:	4629      	mov	r1, r5
 801dbe6:	f7e2 fb69 	bl	80002bc <__adddf3>
 801dbea:	4604      	mov	r4, r0
 801dbec:	460d      	mov	r5, r1
 801dbee:	e006      	b.n	801dbfe <atan+0x3e>
 801dbf0:	f1bb 0f00 	cmp.w	fp, #0
 801dbf4:	f340 812b 	ble.w	801de4e <atan+0x28e>
 801dbf8:	a597      	add	r5, pc, #604	@ (adr r5, 801de58 <atan+0x298>)
 801dbfa:	e9d5 4500 	ldrd	r4, r5, [r5]
 801dbfe:	ec45 4b10 	vmov	d0, r4, r5
 801dc02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc06:	4bb2      	ldr	r3, [pc, #712]	@ (801ded0 <atan+0x310>)
 801dc08:	429e      	cmp	r6, r3
 801dc0a:	d813      	bhi.n	801dc34 <atan+0x74>
 801dc0c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801dc10:	429e      	cmp	r6, r3
 801dc12:	d80c      	bhi.n	801dc2e <atan+0x6e>
 801dc14:	a392      	add	r3, pc, #584	@ (adr r3, 801de60 <atan+0x2a0>)
 801dc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc1a:	4620      	mov	r0, r4
 801dc1c:	4629      	mov	r1, r5
 801dc1e:	f7e2 fb4d 	bl	80002bc <__adddf3>
 801dc22:	4bac      	ldr	r3, [pc, #688]	@ (801ded4 <atan+0x314>)
 801dc24:	2200      	movs	r2, #0
 801dc26:	f7e2 ff8f 	bl	8000b48 <__aeabi_dcmpgt>
 801dc2a:	2800      	cmp	r0, #0
 801dc2c:	d1e7      	bne.n	801dbfe <atan+0x3e>
 801dc2e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801dc32:	e029      	b.n	801dc88 <atan+0xc8>
 801dc34:	f000 f9b0 	bl	801df98 <fabs>
 801dc38:	4ba7      	ldr	r3, [pc, #668]	@ (801ded8 <atan+0x318>)
 801dc3a:	429e      	cmp	r6, r3
 801dc3c:	ec55 4b10 	vmov	r4, r5, d0
 801dc40:	f200 80bc 	bhi.w	801ddbc <atan+0x1fc>
 801dc44:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801dc48:	429e      	cmp	r6, r3
 801dc4a:	f200 809e 	bhi.w	801dd8a <atan+0x1ca>
 801dc4e:	4622      	mov	r2, r4
 801dc50:	462b      	mov	r3, r5
 801dc52:	4620      	mov	r0, r4
 801dc54:	4629      	mov	r1, r5
 801dc56:	f7e2 fb31 	bl	80002bc <__adddf3>
 801dc5a:	4b9e      	ldr	r3, [pc, #632]	@ (801ded4 <atan+0x314>)
 801dc5c:	2200      	movs	r2, #0
 801dc5e:	f7e2 fb2b 	bl	80002b8 <__aeabi_dsub>
 801dc62:	2200      	movs	r2, #0
 801dc64:	4606      	mov	r6, r0
 801dc66:	460f      	mov	r7, r1
 801dc68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801dc6c:	4620      	mov	r0, r4
 801dc6e:	4629      	mov	r1, r5
 801dc70:	f7e2 fb24 	bl	80002bc <__adddf3>
 801dc74:	4602      	mov	r2, r0
 801dc76:	460b      	mov	r3, r1
 801dc78:	4630      	mov	r0, r6
 801dc7a:	4639      	mov	r1, r7
 801dc7c:	f7e2 fdfe 	bl	800087c <__aeabi_ddiv>
 801dc80:	f04f 0a00 	mov.w	sl, #0
 801dc84:	4604      	mov	r4, r0
 801dc86:	460d      	mov	r5, r1
 801dc88:	4622      	mov	r2, r4
 801dc8a:	462b      	mov	r3, r5
 801dc8c:	4620      	mov	r0, r4
 801dc8e:	4629      	mov	r1, r5
 801dc90:	f7e2 fcca 	bl	8000628 <__aeabi_dmul>
 801dc94:	4602      	mov	r2, r0
 801dc96:	460b      	mov	r3, r1
 801dc98:	4680      	mov	r8, r0
 801dc9a:	4689      	mov	r9, r1
 801dc9c:	f7e2 fcc4 	bl	8000628 <__aeabi_dmul>
 801dca0:	a371      	add	r3, pc, #452	@ (adr r3, 801de68 <atan+0x2a8>)
 801dca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dca6:	4606      	mov	r6, r0
 801dca8:	460f      	mov	r7, r1
 801dcaa:	f7e2 fcbd 	bl	8000628 <__aeabi_dmul>
 801dcae:	a370      	add	r3, pc, #448	@ (adr r3, 801de70 <atan+0x2b0>)
 801dcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcb4:	f7e2 fb02 	bl	80002bc <__adddf3>
 801dcb8:	4632      	mov	r2, r6
 801dcba:	463b      	mov	r3, r7
 801dcbc:	f7e2 fcb4 	bl	8000628 <__aeabi_dmul>
 801dcc0:	a36d      	add	r3, pc, #436	@ (adr r3, 801de78 <atan+0x2b8>)
 801dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcc6:	f7e2 faf9 	bl	80002bc <__adddf3>
 801dcca:	4632      	mov	r2, r6
 801dccc:	463b      	mov	r3, r7
 801dcce:	f7e2 fcab 	bl	8000628 <__aeabi_dmul>
 801dcd2:	a36b      	add	r3, pc, #428	@ (adr r3, 801de80 <atan+0x2c0>)
 801dcd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcd8:	f7e2 faf0 	bl	80002bc <__adddf3>
 801dcdc:	4632      	mov	r2, r6
 801dcde:	463b      	mov	r3, r7
 801dce0:	f7e2 fca2 	bl	8000628 <__aeabi_dmul>
 801dce4:	a368      	add	r3, pc, #416	@ (adr r3, 801de88 <atan+0x2c8>)
 801dce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcea:	f7e2 fae7 	bl	80002bc <__adddf3>
 801dcee:	4632      	mov	r2, r6
 801dcf0:	463b      	mov	r3, r7
 801dcf2:	f7e2 fc99 	bl	8000628 <__aeabi_dmul>
 801dcf6:	a366      	add	r3, pc, #408	@ (adr r3, 801de90 <atan+0x2d0>)
 801dcf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcfc:	f7e2 fade 	bl	80002bc <__adddf3>
 801dd00:	4642      	mov	r2, r8
 801dd02:	464b      	mov	r3, r9
 801dd04:	f7e2 fc90 	bl	8000628 <__aeabi_dmul>
 801dd08:	a363      	add	r3, pc, #396	@ (adr r3, 801de98 <atan+0x2d8>)
 801dd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd0e:	4680      	mov	r8, r0
 801dd10:	4689      	mov	r9, r1
 801dd12:	4630      	mov	r0, r6
 801dd14:	4639      	mov	r1, r7
 801dd16:	f7e2 fc87 	bl	8000628 <__aeabi_dmul>
 801dd1a:	a361      	add	r3, pc, #388	@ (adr r3, 801dea0 <atan+0x2e0>)
 801dd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd20:	f7e2 faca 	bl	80002b8 <__aeabi_dsub>
 801dd24:	4632      	mov	r2, r6
 801dd26:	463b      	mov	r3, r7
 801dd28:	f7e2 fc7e 	bl	8000628 <__aeabi_dmul>
 801dd2c:	a35e      	add	r3, pc, #376	@ (adr r3, 801dea8 <atan+0x2e8>)
 801dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd32:	f7e2 fac1 	bl	80002b8 <__aeabi_dsub>
 801dd36:	4632      	mov	r2, r6
 801dd38:	463b      	mov	r3, r7
 801dd3a:	f7e2 fc75 	bl	8000628 <__aeabi_dmul>
 801dd3e:	a35c      	add	r3, pc, #368	@ (adr r3, 801deb0 <atan+0x2f0>)
 801dd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd44:	f7e2 fab8 	bl	80002b8 <__aeabi_dsub>
 801dd48:	4632      	mov	r2, r6
 801dd4a:	463b      	mov	r3, r7
 801dd4c:	f7e2 fc6c 	bl	8000628 <__aeabi_dmul>
 801dd50:	a359      	add	r3, pc, #356	@ (adr r3, 801deb8 <atan+0x2f8>)
 801dd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd56:	f7e2 faaf 	bl	80002b8 <__aeabi_dsub>
 801dd5a:	4632      	mov	r2, r6
 801dd5c:	463b      	mov	r3, r7
 801dd5e:	f7e2 fc63 	bl	8000628 <__aeabi_dmul>
 801dd62:	4602      	mov	r2, r0
 801dd64:	460b      	mov	r3, r1
 801dd66:	4640      	mov	r0, r8
 801dd68:	4649      	mov	r1, r9
 801dd6a:	f7e2 faa7 	bl	80002bc <__adddf3>
 801dd6e:	4622      	mov	r2, r4
 801dd70:	462b      	mov	r3, r5
 801dd72:	f7e2 fc59 	bl	8000628 <__aeabi_dmul>
 801dd76:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801dd7a:	4602      	mov	r2, r0
 801dd7c:	460b      	mov	r3, r1
 801dd7e:	d148      	bne.n	801de12 <atan+0x252>
 801dd80:	4620      	mov	r0, r4
 801dd82:	4629      	mov	r1, r5
 801dd84:	f7e2 fa98 	bl	80002b8 <__aeabi_dsub>
 801dd88:	e72f      	b.n	801dbea <atan+0x2a>
 801dd8a:	4b52      	ldr	r3, [pc, #328]	@ (801ded4 <atan+0x314>)
 801dd8c:	2200      	movs	r2, #0
 801dd8e:	4620      	mov	r0, r4
 801dd90:	4629      	mov	r1, r5
 801dd92:	f7e2 fa91 	bl	80002b8 <__aeabi_dsub>
 801dd96:	4b4f      	ldr	r3, [pc, #316]	@ (801ded4 <atan+0x314>)
 801dd98:	4606      	mov	r6, r0
 801dd9a:	460f      	mov	r7, r1
 801dd9c:	2200      	movs	r2, #0
 801dd9e:	4620      	mov	r0, r4
 801dda0:	4629      	mov	r1, r5
 801dda2:	f7e2 fa8b 	bl	80002bc <__adddf3>
 801dda6:	4602      	mov	r2, r0
 801dda8:	460b      	mov	r3, r1
 801ddaa:	4630      	mov	r0, r6
 801ddac:	4639      	mov	r1, r7
 801ddae:	f7e2 fd65 	bl	800087c <__aeabi_ddiv>
 801ddb2:	f04f 0a01 	mov.w	sl, #1
 801ddb6:	4604      	mov	r4, r0
 801ddb8:	460d      	mov	r5, r1
 801ddba:	e765      	b.n	801dc88 <atan+0xc8>
 801ddbc:	4b47      	ldr	r3, [pc, #284]	@ (801dedc <atan+0x31c>)
 801ddbe:	429e      	cmp	r6, r3
 801ddc0:	d21c      	bcs.n	801ddfc <atan+0x23c>
 801ddc2:	4b47      	ldr	r3, [pc, #284]	@ (801dee0 <atan+0x320>)
 801ddc4:	2200      	movs	r2, #0
 801ddc6:	4620      	mov	r0, r4
 801ddc8:	4629      	mov	r1, r5
 801ddca:	f7e2 fa75 	bl	80002b8 <__aeabi_dsub>
 801ddce:	4b44      	ldr	r3, [pc, #272]	@ (801dee0 <atan+0x320>)
 801ddd0:	4606      	mov	r6, r0
 801ddd2:	460f      	mov	r7, r1
 801ddd4:	2200      	movs	r2, #0
 801ddd6:	4620      	mov	r0, r4
 801ddd8:	4629      	mov	r1, r5
 801ddda:	f7e2 fc25 	bl	8000628 <__aeabi_dmul>
 801ddde:	4b3d      	ldr	r3, [pc, #244]	@ (801ded4 <atan+0x314>)
 801dde0:	2200      	movs	r2, #0
 801dde2:	f7e2 fa6b 	bl	80002bc <__adddf3>
 801dde6:	4602      	mov	r2, r0
 801dde8:	460b      	mov	r3, r1
 801ddea:	4630      	mov	r0, r6
 801ddec:	4639      	mov	r1, r7
 801ddee:	f7e2 fd45 	bl	800087c <__aeabi_ddiv>
 801ddf2:	f04f 0a02 	mov.w	sl, #2
 801ddf6:	4604      	mov	r4, r0
 801ddf8:	460d      	mov	r5, r1
 801ddfa:	e745      	b.n	801dc88 <atan+0xc8>
 801ddfc:	4622      	mov	r2, r4
 801ddfe:	462b      	mov	r3, r5
 801de00:	4938      	ldr	r1, [pc, #224]	@ (801dee4 <atan+0x324>)
 801de02:	2000      	movs	r0, #0
 801de04:	f7e2 fd3a 	bl	800087c <__aeabi_ddiv>
 801de08:	f04f 0a03 	mov.w	sl, #3
 801de0c:	4604      	mov	r4, r0
 801de0e:	460d      	mov	r5, r1
 801de10:	e73a      	b.n	801dc88 <atan+0xc8>
 801de12:	4b35      	ldr	r3, [pc, #212]	@ (801dee8 <atan+0x328>)
 801de14:	4e35      	ldr	r6, [pc, #212]	@ (801deec <atan+0x32c>)
 801de16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801de1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de1e:	f7e2 fa4b 	bl	80002b8 <__aeabi_dsub>
 801de22:	4622      	mov	r2, r4
 801de24:	462b      	mov	r3, r5
 801de26:	f7e2 fa47 	bl	80002b8 <__aeabi_dsub>
 801de2a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801de2e:	4602      	mov	r2, r0
 801de30:	460b      	mov	r3, r1
 801de32:	e9d6 0100 	ldrd	r0, r1, [r6]
 801de36:	f7e2 fa3f 	bl	80002b8 <__aeabi_dsub>
 801de3a:	f1bb 0f00 	cmp.w	fp, #0
 801de3e:	4604      	mov	r4, r0
 801de40:	460d      	mov	r5, r1
 801de42:	f6bf aedc 	bge.w	801dbfe <atan+0x3e>
 801de46:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801de4a:	461d      	mov	r5, r3
 801de4c:	e6d7      	b.n	801dbfe <atan+0x3e>
 801de4e:	a51c      	add	r5, pc, #112	@ (adr r5, 801dec0 <atan+0x300>)
 801de50:	e9d5 4500 	ldrd	r4, r5, [r5]
 801de54:	e6d3      	b.n	801dbfe <atan+0x3e>
 801de56:	bf00      	nop
 801de58:	54442d18 	.word	0x54442d18
 801de5c:	3ff921fb 	.word	0x3ff921fb
 801de60:	8800759c 	.word	0x8800759c
 801de64:	7e37e43c 	.word	0x7e37e43c
 801de68:	e322da11 	.word	0xe322da11
 801de6c:	3f90ad3a 	.word	0x3f90ad3a
 801de70:	24760deb 	.word	0x24760deb
 801de74:	3fa97b4b 	.word	0x3fa97b4b
 801de78:	a0d03d51 	.word	0xa0d03d51
 801de7c:	3fb10d66 	.word	0x3fb10d66
 801de80:	c54c206e 	.word	0xc54c206e
 801de84:	3fb745cd 	.word	0x3fb745cd
 801de88:	920083ff 	.word	0x920083ff
 801de8c:	3fc24924 	.word	0x3fc24924
 801de90:	5555550d 	.word	0x5555550d
 801de94:	3fd55555 	.word	0x3fd55555
 801de98:	2c6a6c2f 	.word	0x2c6a6c2f
 801de9c:	bfa2b444 	.word	0xbfa2b444
 801dea0:	52defd9a 	.word	0x52defd9a
 801dea4:	3fadde2d 	.word	0x3fadde2d
 801dea8:	af749a6d 	.word	0xaf749a6d
 801deac:	3fb3b0f2 	.word	0x3fb3b0f2
 801deb0:	fe231671 	.word	0xfe231671
 801deb4:	3fbc71c6 	.word	0x3fbc71c6
 801deb8:	9998ebc4 	.word	0x9998ebc4
 801debc:	3fc99999 	.word	0x3fc99999
 801dec0:	54442d18 	.word	0x54442d18
 801dec4:	bff921fb 	.word	0xbff921fb
 801dec8:	440fffff 	.word	0x440fffff
 801decc:	7ff00000 	.word	0x7ff00000
 801ded0:	3fdbffff 	.word	0x3fdbffff
 801ded4:	3ff00000 	.word	0x3ff00000
 801ded8:	3ff2ffff 	.word	0x3ff2ffff
 801dedc:	40038000 	.word	0x40038000
 801dee0:	3ff80000 	.word	0x3ff80000
 801dee4:	bff00000 	.word	0xbff00000
 801dee8:	08020e00 	.word	0x08020e00
 801deec:	08020e20 	.word	0x08020e20

0801def0 <cos>:
 801def0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801def2:	ec53 2b10 	vmov	r2, r3, d0
 801def6:	4826      	ldr	r0, [pc, #152]	@ (801df90 <cos+0xa0>)
 801def8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801defc:	4281      	cmp	r1, r0
 801defe:	d806      	bhi.n	801df0e <cos+0x1e>
 801df00:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801df88 <cos+0x98>
 801df04:	b005      	add	sp, #20
 801df06:	f85d eb04 	ldr.w	lr, [sp], #4
 801df0a:	f000 b979 	b.w	801e200 <__kernel_cos>
 801df0e:	4821      	ldr	r0, [pc, #132]	@ (801df94 <cos+0xa4>)
 801df10:	4281      	cmp	r1, r0
 801df12:	d908      	bls.n	801df26 <cos+0x36>
 801df14:	4610      	mov	r0, r2
 801df16:	4619      	mov	r1, r3
 801df18:	f7e2 f9ce 	bl	80002b8 <__aeabi_dsub>
 801df1c:	ec41 0b10 	vmov	d0, r0, r1
 801df20:	b005      	add	sp, #20
 801df22:	f85d fb04 	ldr.w	pc, [sp], #4
 801df26:	4668      	mov	r0, sp
 801df28:	f000 fbb6 	bl	801e698 <__ieee754_rem_pio2>
 801df2c:	f000 0003 	and.w	r0, r0, #3
 801df30:	2801      	cmp	r0, #1
 801df32:	d00b      	beq.n	801df4c <cos+0x5c>
 801df34:	2802      	cmp	r0, #2
 801df36:	d015      	beq.n	801df64 <cos+0x74>
 801df38:	b9d8      	cbnz	r0, 801df72 <cos+0x82>
 801df3a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df3e:	ed9d 0b00 	vldr	d0, [sp]
 801df42:	f000 f95d 	bl	801e200 <__kernel_cos>
 801df46:	ec51 0b10 	vmov	r0, r1, d0
 801df4a:	e7e7      	b.n	801df1c <cos+0x2c>
 801df4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df50:	ed9d 0b00 	vldr	d0, [sp]
 801df54:	f000 fa1c 	bl	801e390 <__kernel_sin>
 801df58:	ec53 2b10 	vmov	r2, r3, d0
 801df5c:	4610      	mov	r0, r2
 801df5e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801df62:	e7db      	b.n	801df1c <cos+0x2c>
 801df64:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df68:	ed9d 0b00 	vldr	d0, [sp]
 801df6c:	f000 f948 	bl	801e200 <__kernel_cos>
 801df70:	e7f2      	b.n	801df58 <cos+0x68>
 801df72:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df76:	ed9d 0b00 	vldr	d0, [sp]
 801df7a:	2001      	movs	r0, #1
 801df7c:	f000 fa08 	bl	801e390 <__kernel_sin>
 801df80:	e7e1      	b.n	801df46 <cos+0x56>
 801df82:	bf00      	nop
 801df84:	f3af 8000 	nop.w
	...
 801df90:	3fe921fb 	.word	0x3fe921fb
 801df94:	7fefffff 	.word	0x7fefffff

0801df98 <fabs>:
 801df98:	ec51 0b10 	vmov	r0, r1, d0
 801df9c:	4602      	mov	r2, r0
 801df9e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801dfa2:	ec43 2b10 	vmov	d0, r2, r3
 801dfa6:	4770      	bx	lr

0801dfa8 <sin>:
 801dfa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dfaa:	ec53 2b10 	vmov	r2, r3, d0
 801dfae:	4826      	ldr	r0, [pc, #152]	@ (801e048 <sin+0xa0>)
 801dfb0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801dfb4:	4281      	cmp	r1, r0
 801dfb6:	d807      	bhi.n	801dfc8 <sin+0x20>
 801dfb8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801e040 <sin+0x98>
 801dfbc:	2000      	movs	r0, #0
 801dfbe:	b005      	add	sp, #20
 801dfc0:	f85d eb04 	ldr.w	lr, [sp], #4
 801dfc4:	f000 b9e4 	b.w	801e390 <__kernel_sin>
 801dfc8:	4820      	ldr	r0, [pc, #128]	@ (801e04c <sin+0xa4>)
 801dfca:	4281      	cmp	r1, r0
 801dfcc:	d908      	bls.n	801dfe0 <sin+0x38>
 801dfce:	4610      	mov	r0, r2
 801dfd0:	4619      	mov	r1, r3
 801dfd2:	f7e2 f971 	bl	80002b8 <__aeabi_dsub>
 801dfd6:	ec41 0b10 	vmov	d0, r0, r1
 801dfda:	b005      	add	sp, #20
 801dfdc:	f85d fb04 	ldr.w	pc, [sp], #4
 801dfe0:	4668      	mov	r0, sp
 801dfe2:	f000 fb59 	bl	801e698 <__ieee754_rem_pio2>
 801dfe6:	f000 0003 	and.w	r0, r0, #3
 801dfea:	2801      	cmp	r0, #1
 801dfec:	d00c      	beq.n	801e008 <sin+0x60>
 801dfee:	2802      	cmp	r0, #2
 801dff0:	d011      	beq.n	801e016 <sin+0x6e>
 801dff2:	b9e8      	cbnz	r0, 801e030 <sin+0x88>
 801dff4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dff8:	ed9d 0b00 	vldr	d0, [sp]
 801dffc:	2001      	movs	r0, #1
 801dffe:	f000 f9c7 	bl	801e390 <__kernel_sin>
 801e002:	ec51 0b10 	vmov	r0, r1, d0
 801e006:	e7e6      	b.n	801dfd6 <sin+0x2e>
 801e008:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e00c:	ed9d 0b00 	vldr	d0, [sp]
 801e010:	f000 f8f6 	bl	801e200 <__kernel_cos>
 801e014:	e7f5      	b.n	801e002 <sin+0x5a>
 801e016:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e01a:	ed9d 0b00 	vldr	d0, [sp]
 801e01e:	2001      	movs	r0, #1
 801e020:	f000 f9b6 	bl	801e390 <__kernel_sin>
 801e024:	ec53 2b10 	vmov	r2, r3, d0
 801e028:	4610      	mov	r0, r2
 801e02a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801e02e:	e7d2      	b.n	801dfd6 <sin+0x2e>
 801e030:	ed9d 1b02 	vldr	d1, [sp, #8]
 801e034:	ed9d 0b00 	vldr	d0, [sp]
 801e038:	f000 f8e2 	bl	801e200 <__kernel_cos>
 801e03c:	e7f2      	b.n	801e024 <sin+0x7c>
 801e03e:	bf00      	nop
	...
 801e048:	3fe921fb 	.word	0x3fe921fb
 801e04c:	7fefffff 	.word	0x7fefffff

0801e050 <__ieee754_sqrt>:
 801e050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e054:	4a66      	ldr	r2, [pc, #408]	@ (801e1f0 <__ieee754_sqrt+0x1a0>)
 801e056:	ec55 4b10 	vmov	r4, r5, d0
 801e05a:	43aa      	bics	r2, r5
 801e05c:	462b      	mov	r3, r5
 801e05e:	4621      	mov	r1, r4
 801e060:	d110      	bne.n	801e084 <__ieee754_sqrt+0x34>
 801e062:	4622      	mov	r2, r4
 801e064:	4620      	mov	r0, r4
 801e066:	4629      	mov	r1, r5
 801e068:	f7e2 fade 	bl	8000628 <__aeabi_dmul>
 801e06c:	4602      	mov	r2, r0
 801e06e:	460b      	mov	r3, r1
 801e070:	4620      	mov	r0, r4
 801e072:	4629      	mov	r1, r5
 801e074:	f7e2 f922 	bl	80002bc <__adddf3>
 801e078:	4604      	mov	r4, r0
 801e07a:	460d      	mov	r5, r1
 801e07c:	ec45 4b10 	vmov	d0, r4, r5
 801e080:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e084:	2d00      	cmp	r5, #0
 801e086:	dc0e      	bgt.n	801e0a6 <__ieee754_sqrt+0x56>
 801e088:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801e08c:	4322      	orrs	r2, r4
 801e08e:	d0f5      	beq.n	801e07c <__ieee754_sqrt+0x2c>
 801e090:	b19d      	cbz	r5, 801e0ba <__ieee754_sqrt+0x6a>
 801e092:	4622      	mov	r2, r4
 801e094:	4620      	mov	r0, r4
 801e096:	4629      	mov	r1, r5
 801e098:	f7e2 f90e 	bl	80002b8 <__aeabi_dsub>
 801e09c:	4602      	mov	r2, r0
 801e09e:	460b      	mov	r3, r1
 801e0a0:	f7e2 fbec 	bl	800087c <__aeabi_ddiv>
 801e0a4:	e7e8      	b.n	801e078 <__ieee754_sqrt+0x28>
 801e0a6:	152a      	asrs	r2, r5, #20
 801e0a8:	d115      	bne.n	801e0d6 <__ieee754_sqrt+0x86>
 801e0aa:	2000      	movs	r0, #0
 801e0ac:	e009      	b.n	801e0c2 <__ieee754_sqrt+0x72>
 801e0ae:	0acb      	lsrs	r3, r1, #11
 801e0b0:	3a15      	subs	r2, #21
 801e0b2:	0549      	lsls	r1, r1, #21
 801e0b4:	2b00      	cmp	r3, #0
 801e0b6:	d0fa      	beq.n	801e0ae <__ieee754_sqrt+0x5e>
 801e0b8:	e7f7      	b.n	801e0aa <__ieee754_sqrt+0x5a>
 801e0ba:	462a      	mov	r2, r5
 801e0bc:	e7fa      	b.n	801e0b4 <__ieee754_sqrt+0x64>
 801e0be:	005b      	lsls	r3, r3, #1
 801e0c0:	3001      	adds	r0, #1
 801e0c2:	02dc      	lsls	r4, r3, #11
 801e0c4:	d5fb      	bpl.n	801e0be <__ieee754_sqrt+0x6e>
 801e0c6:	1e44      	subs	r4, r0, #1
 801e0c8:	1b12      	subs	r2, r2, r4
 801e0ca:	f1c0 0420 	rsb	r4, r0, #32
 801e0ce:	fa21 f404 	lsr.w	r4, r1, r4
 801e0d2:	4323      	orrs	r3, r4
 801e0d4:	4081      	lsls	r1, r0
 801e0d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e0da:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801e0de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e0e2:	07d2      	lsls	r2, r2, #31
 801e0e4:	bf5c      	itt	pl
 801e0e6:	005b      	lslpl	r3, r3, #1
 801e0e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801e0ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801e0f0:	bf58      	it	pl
 801e0f2:	0049      	lslpl	r1, r1, #1
 801e0f4:	2600      	movs	r6, #0
 801e0f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801e0fa:	107f      	asrs	r7, r7, #1
 801e0fc:	0049      	lsls	r1, r1, #1
 801e0fe:	2016      	movs	r0, #22
 801e100:	4632      	mov	r2, r6
 801e102:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801e106:	1915      	adds	r5, r2, r4
 801e108:	429d      	cmp	r5, r3
 801e10a:	bfde      	ittt	le
 801e10c:	192a      	addle	r2, r5, r4
 801e10e:	1b5b      	suble	r3, r3, r5
 801e110:	1936      	addle	r6, r6, r4
 801e112:	0fcd      	lsrs	r5, r1, #31
 801e114:	3801      	subs	r0, #1
 801e116:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801e11a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e11e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801e122:	d1f0      	bne.n	801e106 <__ieee754_sqrt+0xb6>
 801e124:	4605      	mov	r5, r0
 801e126:	2420      	movs	r4, #32
 801e128:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801e12c:	4293      	cmp	r3, r2
 801e12e:	eb0c 0e00 	add.w	lr, ip, r0
 801e132:	dc02      	bgt.n	801e13a <__ieee754_sqrt+0xea>
 801e134:	d113      	bne.n	801e15e <__ieee754_sqrt+0x10e>
 801e136:	458e      	cmp	lr, r1
 801e138:	d811      	bhi.n	801e15e <__ieee754_sqrt+0x10e>
 801e13a:	f1be 0f00 	cmp.w	lr, #0
 801e13e:	eb0e 000c 	add.w	r0, lr, ip
 801e142:	da3f      	bge.n	801e1c4 <__ieee754_sqrt+0x174>
 801e144:	2800      	cmp	r0, #0
 801e146:	db3d      	blt.n	801e1c4 <__ieee754_sqrt+0x174>
 801e148:	f102 0801 	add.w	r8, r2, #1
 801e14c:	1a9b      	subs	r3, r3, r2
 801e14e:	458e      	cmp	lr, r1
 801e150:	bf88      	it	hi
 801e152:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801e156:	eba1 010e 	sub.w	r1, r1, lr
 801e15a:	4465      	add	r5, ip
 801e15c:	4642      	mov	r2, r8
 801e15e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801e162:	3c01      	subs	r4, #1
 801e164:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801e168:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e16c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801e170:	d1dc      	bne.n	801e12c <__ieee754_sqrt+0xdc>
 801e172:	4319      	orrs	r1, r3
 801e174:	d01b      	beq.n	801e1ae <__ieee754_sqrt+0x15e>
 801e176:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801e1f4 <__ieee754_sqrt+0x1a4>
 801e17a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801e1f8 <__ieee754_sqrt+0x1a8>
 801e17e:	e9da 0100 	ldrd	r0, r1, [sl]
 801e182:	e9db 2300 	ldrd	r2, r3, [fp]
 801e186:	f7e2 f897 	bl	80002b8 <__aeabi_dsub>
 801e18a:	e9da 8900 	ldrd	r8, r9, [sl]
 801e18e:	4602      	mov	r2, r0
 801e190:	460b      	mov	r3, r1
 801e192:	4640      	mov	r0, r8
 801e194:	4649      	mov	r1, r9
 801e196:	f7e2 fcc3 	bl	8000b20 <__aeabi_dcmple>
 801e19a:	b140      	cbz	r0, 801e1ae <__ieee754_sqrt+0x15e>
 801e19c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801e1a0:	e9da 0100 	ldrd	r0, r1, [sl]
 801e1a4:	e9db 2300 	ldrd	r2, r3, [fp]
 801e1a8:	d10e      	bne.n	801e1c8 <__ieee754_sqrt+0x178>
 801e1aa:	3601      	adds	r6, #1
 801e1ac:	4625      	mov	r5, r4
 801e1ae:	1073      	asrs	r3, r6, #1
 801e1b0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801e1b4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801e1b8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801e1bc:	086b      	lsrs	r3, r5, #1
 801e1be:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801e1c2:	e759      	b.n	801e078 <__ieee754_sqrt+0x28>
 801e1c4:	4690      	mov	r8, r2
 801e1c6:	e7c1      	b.n	801e14c <__ieee754_sqrt+0xfc>
 801e1c8:	f7e2 f878 	bl	80002bc <__adddf3>
 801e1cc:	e9da 8900 	ldrd	r8, r9, [sl]
 801e1d0:	4602      	mov	r2, r0
 801e1d2:	460b      	mov	r3, r1
 801e1d4:	4640      	mov	r0, r8
 801e1d6:	4649      	mov	r1, r9
 801e1d8:	f7e2 fc98 	bl	8000b0c <__aeabi_dcmplt>
 801e1dc:	b120      	cbz	r0, 801e1e8 <__ieee754_sqrt+0x198>
 801e1de:	1cab      	adds	r3, r5, #2
 801e1e0:	bf08      	it	eq
 801e1e2:	3601      	addeq	r6, #1
 801e1e4:	3502      	adds	r5, #2
 801e1e6:	e7e2      	b.n	801e1ae <__ieee754_sqrt+0x15e>
 801e1e8:	1c6b      	adds	r3, r5, #1
 801e1ea:	f023 0501 	bic.w	r5, r3, #1
 801e1ee:	e7de      	b.n	801e1ae <__ieee754_sqrt+0x15e>
 801e1f0:	7ff00000 	.word	0x7ff00000
 801e1f4:	08020e48 	.word	0x08020e48
 801e1f8:	08020e40 	.word	0x08020e40
 801e1fc:	00000000 	.word	0x00000000

0801e200 <__kernel_cos>:
 801e200:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e204:	ec57 6b10 	vmov	r6, r7, d0
 801e208:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e20c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801e210:	ed8d 1b00 	vstr	d1, [sp]
 801e214:	d206      	bcs.n	801e224 <__kernel_cos+0x24>
 801e216:	4630      	mov	r0, r6
 801e218:	4639      	mov	r1, r7
 801e21a:	f7e2 fcb5 	bl	8000b88 <__aeabi_d2iz>
 801e21e:	2800      	cmp	r0, #0
 801e220:	f000 8088 	beq.w	801e334 <__kernel_cos+0x134>
 801e224:	4632      	mov	r2, r6
 801e226:	463b      	mov	r3, r7
 801e228:	4630      	mov	r0, r6
 801e22a:	4639      	mov	r1, r7
 801e22c:	f7e2 f9fc 	bl	8000628 <__aeabi_dmul>
 801e230:	4b51      	ldr	r3, [pc, #324]	@ (801e378 <__kernel_cos+0x178>)
 801e232:	2200      	movs	r2, #0
 801e234:	4604      	mov	r4, r0
 801e236:	460d      	mov	r5, r1
 801e238:	f7e2 f9f6 	bl	8000628 <__aeabi_dmul>
 801e23c:	a340      	add	r3, pc, #256	@ (adr r3, 801e340 <__kernel_cos+0x140>)
 801e23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e242:	4682      	mov	sl, r0
 801e244:	468b      	mov	fp, r1
 801e246:	4620      	mov	r0, r4
 801e248:	4629      	mov	r1, r5
 801e24a:	f7e2 f9ed 	bl	8000628 <__aeabi_dmul>
 801e24e:	a33e      	add	r3, pc, #248	@ (adr r3, 801e348 <__kernel_cos+0x148>)
 801e250:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e254:	f7e2 f832 	bl	80002bc <__adddf3>
 801e258:	4622      	mov	r2, r4
 801e25a:	462b      	mov	r3, r5
 801e25c:	f7e2 f9e4 	bl	8000628 <__aeabi_dmul>
 801e260:	a33b      	add	r3, pc, #236	@ (adr r3, 801e350 <__kernel_cos+0x150>)
 801e262:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e266:	f7e2 f827 	bl	80002b8 <__aeabi_dsub>
 801e26a:	4622      	mov	r2, r4
 801e26c:	462b      	mov	r3, r5
 801e26e:	f7e2 f9db 	bl	8000628 <__aeabi_dmul>
 801e272:	a339      	add	r3, pc, #228	@ (adr r3, 801e358 <__kernel_cos+0x158>)
 801e274:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e278:	f7e2 f820 	bl	80002bc <__adddf3>
 801e27c:	4622      	mov	r2, r4
 801e27e:	462b      	mov	r3, r5
 801e280:	f7e2 f9d2 	bl	8000628 <__aeabi_dmul>
 801e284:	a336      	add	r3, pc, #216	@ (adr r3, 801e360 <__kernel_cos+0x160>)
 801e286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e28a:	f7e2 f815 	bl	80002b8 <__aeabi_dsub>
 801e28e:	4622      	mov	r2, r4
 801e290:	462b      	mov	r3, r5
 801e292:	f7e2 f9c9 	bl	8000628 <__aeabi_dmul>
 801e296:	a334      	add	r3, pc, #208	@ (adr r3, 801e368 <__kernel_cos+0x168>)
 801e298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e29c:	f7e2 f80e 	bl	80002bc <__adddf3>
 801e2a0:	4622      	mov	r2, r4
 801e2a2:	462b      	mov	r3, r5
 801e2a4:	f7e2 f9c0 	bl	8000628 <__aeabi_dmul>
 801e2a8:	4622      	mov	r2, r4
 801e2aa:	462b      	mov	r3, r5
 801e2ac:	f7e2 f9bc 	bl	8000628 <__aeabi_dmul>
 801e2b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e2b4:	4604      	mov	r4, r0
 801e2b6:	460d      	mov	r5, r1
 801e2b8:	4630      	mov	r0, r6
 801e2ba:	4639      	mov	r1, r7
 801e2bc:	f7e2 f9b4 	bl	8000628 <__aeabi_dmul>
 801e2c0:	460b      	mov	r3, r1
 801e2c2:	4602      	mov	r2, r0
 801e2c4:	4629      	mov	r1, r5
 801e2c6:	4620      	mov	r0, r4
 801e2c8:	f7e1 fff6 	bl	80002b8 <__aeabi_dsub>
 801e2cc:	4b2b      	ldr	r3, [pc, #172]	@ (801e37c <__kernel_cos+0x17c>)
 801e2ce:	4598      	cmp	r8, r3
 801e2d0:	4606      	mov	r6, r0
 801e2d2:	460f      	mov	r7, r1
 801e2d4:	d810      	bhi.n	801e2f8 <__kernel_cos+0xf8>
 801e2d6:	4602      	mov	r2, r0
 801e2d8:	460b      	mov	r3, r1
 801e2da:	4650      	mov	r0, sl
 801e2dc:	4659      	mov	r1, fp
 801e2de:	f7e1 ffeb 	bl	80002b8 <__aeabi_dsub>
 801e2e2:	460b      	mov	r3, r1
 801e2e4:	4926      	ldr	r1, [pc, #152]	@ (801e380 <__kernel_cos+0x180>)
 801e2e6:	4602      	mov	r2, r0
 801e2e8:	2000      	movs	r0, #0
 801e2ea:	f7e1 ffe5 	bl	80002b8 <__aeabi_dsub>
 801e2ee:	ec41 0b10 	vmov	d0, r0, r1
 801e2f2:	b003      	add	sp, #12
 801e2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2f8:	4b22      	ldr	r3, [pc, #136]	@ (801e384 <__kernel_cos+0x184>)
 801e2fa:	4921      	ldr	r1, [pc, #132]	@ (801e380 <__kernel_cos+0x180>)
 801e2fc:	4598      	cmp	r8, r3
 801e2fe:	bf8c      	ite	hi
 801e300:	4d21      	ldrhi	r5, [pc, #132]	@ (801e388 <__kernel_cos+0x188>)
 801e302:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801e306:	2400      	movs	r4, #0
 801e308:	4622      	mov	r2, r4
 801e30a:	462b      	mov	r3, r5
 801e30c:	2000      	movs	r0, #0
 801e30e:	f7e1 ffd3 	bl	80002b8 <__aeabi_dsub>
 801e312:	4622      	mov	r2, r4
 801e314:	4680      	mov	r8, r0
 801e316:	4689      	mov	r9, r1
 801e318:	462b      	mov	r3, r5
 801e31a:	4650      	mov	r0, sl
 801e31c:	4659      	mov	r1, fp
 801e31e:	f7e1 ffcb 	bl	80002b8 <__aeabi_dsub>
 801e322:	4632      	mov	r2, r6
 801e324:	463b      	mov	r3, r7
 801e326:	f7e1 ffc7 	bl	80002b8 <__aeabi_dsub>
 801e32a:	4602      	mov	r2, r0
 801e32c:	460b      	mov	r3, r1
 801e32e:	4640      	mov	r0, r8
 801e330:	4649      	mov	r1, r9
 801e332:	e7da      	b.n	801e2ea <__kernel_cos+0xea>
 801e334:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801e370 <__kernel_cos+0x170>
 801e338:	e7db      	b.n	801e2f2 <__kernel_cos+0xf2>
 801e33a:	bf00      	nop
 801e33c:	f3af 8000 	nop.w
 801e340:	be8838d4 	.word	0xbe8838d4
 801e344:	bda8fae9 	.word	0xbda8fae9
 801e348:	bdb4b1c4 	.word	0xbdb4b1c4
 801e34c:	3e21ee9e 	.word	0x3e21ee9e
 801e350:	809c52ad 	.word	0x809c52ad
 801e354:	3e927e4f 	.word	0x3e927e4f
 801e358:	19cb1590 	.word	0x19cb1590
 801e35c:	3efa01a0 	.word	0x3efa01a0
 801e360:	16c15177 	.word	0x16c15177
 801e364:	3f56c16c 	.word	0x3f56c16c
 801e368:	5555554c 	.word	0x5555554c
 801e36c:	3fa55555 	.word	0x3fa55555
 801e370:	00000000 	.word	0x00000000
 801e374:	3ff00000 	.word	0x3ff00000
 801e378:	3fe00000 	.word	0x3fe00000
 801e37c:	3fd33332 	.word	0x3fd33332
 801e380:	3ff00000 	.word	0x3ff00000
 801e384:	3fe90000 	.word	0x3fe90000
 801e388:	3fd20000 	.word	0x3fd20000
 801e38c:	00000000 	.word	0x00000000

0801e390 <__kernel_sin>:
 801e390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e394:	ec55 4b10 	vmov	r4, r5, d0
 801e398:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e39c:	b085      	sub	sp, #20
 801e39e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801e3a2:	ed8d 1b02 	vstr	d1, [sp, #8]
 801e3a6:	4680      	mov	r8, r0
 801e3a8:	d205      	bcs.n	801e3b6 <__kernel_sin+0x26>
 801e3aa:	4620      	mov	r0, r4
 801e3ac:	4629      	mov	r1, r5
 801e3ae:	f7e2 fbeb 	bl	8000b88 <__aeabi_d2iz>
 801e3b2:	2800      	cmp	r0, #0
 801e3b4:	d052      	beq.n	801e45c <__kernel_sin+0xcc>
 801e3b6:	4622      	mov	r2, r4
 801e3b8:	462b      	mov	r3, r5
 801e3ba:	4620      	mov	r0, r4
 801e3bc:	4629      	mov	r1, r5
 801e3be:	f7e2 f933 	bl	8000628 <__aeabi_dmul>
 801e3c2:	4682      	mov	sl, r0
 801e3c4:	468b      	mov	fp, r1
 801e3c6:	4602      	mov	r2, r0
 801e3c8:	460b      	mov	r3, r1
 801e3ca:	4620      	mov	r0, r4
 801e3cc:	4629      	mov	r1, r5
 801e3ce:	f7e2 f92b 	bl	8000628 <__aeabi_dmul>
 801e3d2:	a342      	add	r3, pc, #264	@ (adr r3, 801e4dc <__kernel_sin+0x14c>)
 801e3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3d8:	e9cd 0100 	strd	r0, r1, [sp]
 801e3dc:	4650      	mov	r0, sl
 801e3de:	4659      	mov	r1, fp
 801e3e0:	f7e2 f922 	bl	8000628 <__aeabi_dmul>
 801e3e4:	a33f      	add	r3, pc, #252	@ (adr r3, 801e4e4 <__kernel_sin+0x154>)
 801e3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3ea:	f7e1 ff65 	bl	80002b8 <__aeabi_dsub>
 801e3ee:	4652      	mov	r2, sl
 801e3f0:	465b      	mov	r3, fp
 801e3f2:	f7e2 f919 	bl	8000628 <__aeabi_dmul>
 801e3f6:	a33d      	add	r3, pc, #244	@ (adr r3, 801e4ec <__kernel_sin+0x15c>)
 801e3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3fc:	f7e1 ff5e 	bl	80002bc <__adddf3>
 801e400:	4652      	mov	r2, sl
 801e402:	465b      	mov	r3, fp
 801e404:	f7e2 f910 	bl	8000628 <__aeabi_dmul>
 801e408:	a33a      	add	r3, pc, #232	@ (adr r3, 801e4f4 <__kernel_sin+0x164>)
 801e40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e40e:	f7e1 ff53 	bl	80002b8 <__aeabi_dsub>
 801e412:	4652      	mov	r2, sl
 801e414:	465b      	mov	r3, fp
 801e416:	f7e2 f907 	bl	8000628 <__aeabi_dmul>
 801e41a:	a338      	add	r3, pc, #224	@ (adr r3, 801e4fc <__kernel_sin+0x16c>)
 801e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e420:	f7e1 ff4c 	bl	80002bc <__adddf3>
 801e424:	4606      	mov	r6, r0
 801e426:	460f      	mov	r7, r1
 801e428:	f1b8 0f00 	cmp.w	r8, #0
 801e42c:	d11b      	bne.n	801e466 <__kernel_sin+0xd6>
 801e42e:	4602      	mov	r2, r0
 801e430:	460b      	mov	r3, r1
 801e432:	4650      	mov	r0, sl
 801e434:	4659      	mov	r1, fp
 801e436:	f7e2 f8f7 	bl	8000628 <__aeabi_dmul>
 801e43a:	a325      	add	r3, pc, #148	@ (adr r3, 801e4d0 <__kernel_sin+0x140>)
 801e43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e440:	f7e1 ff3a 	bl	80002b8 <__aeabi_dsub>
 801e444:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e448:	f7e2 f8ee 	bl	8000628 <__aeabi_dmul>
 801e44c:	4602      	mov	r2, r0
 801e44e:	460b      	mov	r3, r1
 801e450:	4620      	mov	r0, r4
 801e452:	4629      	mov	r1, r5
 801e454:	f7e1 ff32 	bl	80002bc <__adddf3>
 801e458:	4604      	mov	r4, r0
 801e45a:	460d      	mov	r5, r1
 801e45c:	ec45 4b10 	vmov	d0, r4, r5
 801e460:	b005      	add	sp, #20
 801e462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e46a:	4b1b      	ldr	r3, [pc, #108]	@ (801e4d8 <__kernel_sin+0x148>)
 801e46c:	2200      	movs	r2, #0
 801e46e:	f7e2 f8db 	bl	8000628 <__aeabi_dmul>
 801e472:	4632      	mov	r2, r6
 801e474:	4680      	mov	r8, r0
 801e476:	4689      	mov	r9, r1
 801e478:	463b      	mov	r3, r7
 801e47a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e47e:	f7e2 f8d3 	bl	8000628 <__aeabi_dmul>
 801e482:	4602      	mov	r2, r0
 801e484:	460b      	mov	r3, r1
 801e486:	4640      	mov	r0, r8
 801e488:	4649      	mov	r1, r9
 801e48a:	f7e1 ff15 	bl	80002b8 <__aeabi_dsub>
 801e48e:	4652      	mov	r2, sl
 801e490:	465b      	mov	r3, fp
 801e492:	f7e2 f8c9 	bl	8000628 <__aeabi_dmul>
 801e496:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e49a:	f7e1 ff0d 	bl	80002b8 <__aeabi_dsub>
 801e49e:	a30c      	add	r3, pc, #48	@ (adr r3, 801e4d0 <__kernel_sin+0x140>)
 801e4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e4a4:	4606      	mov	r6, r0
 801e4a6:	460f      	mov	r7, r1
 801e4a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e4ac:	f7e2 f8bc 	bl	8000628 <__aeabi_dmul>
 801e4b0:	4602      	mov	r2, r0
 801e4b2:	460b      	mov	r3, r1
 801e4b4:	4630      	mov	r0, r6
 801e4b6:	4639      	mov	r1, r7
 801e4b8:	f7e1 ff00 	bl	80002bc <__adddf3>
 801e4bc:	4602      	mov	r2, r0
 801e4be:	460b      	mov	r3, r1
 801e4c0:	4620      	mov	r0, r4
 801e4c2:	4629      	mov	r1, r5
 801e4c4:	f7e1 fef8 	bl	80002b8 <__aeabi_dsub>
 801e4c8:	e7c6      	b.n	801e458 <__kernel_sin+0xc8>
 801e4ca:	bf00      	nop
 801e4cc:	f3af 8000 	nop.w
 801e4d0:	55555549 	.word	0x55555549
 801e4d4:	3fc55555 	.word	0x3fc55555
 801e4d8:	3fe00000 	.word	0x3fe00000
 801e4dc:	5acfd57c 	.word	0x5acfd57c
 801e4e0:	3de5d93a 	.word	0x3de5d93a
 801e4e4:	8a2b9ceb 	.word	0x8a2b9ceb
 801e4e8:	3e5ae5e6 	.word	0x3e5ae5e6
 801e4ec:	57b1fe7d 	.word	0x57b1fe7d
 801e4f0:	3ec71de3 	.word	0x3ec71de3
 801e4f4:	19c161d5 	.word	0x19c161d5
 801e4f8:	3f2a01a0 	.word	0x3f2a01a0
 801e4fc:	1110f8a6 	.word	0x1110f8a6
 801e500:	3f811111 	.word	0x3f811111
 801e504:	00000000 	.word	0x00000000

0801e508 <__ieee754_atan2>:
 801e508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e50c:	ec57 6b11 	vmov	r6, r7, d1
 801e510:	4273      	negs	r3, r6
 801e512:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801e690 <__ieee754_atan2+0x188>
 801e516:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801e51a:	4333      	orrs	r3, r6
 801e51c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801e520:	4543      	cmp	r3, r8
 801e522:	ec51 0b10 	vmov	r0, r1, d0
 801e526:	4635      	mov	r5, r6
 801e528:	d809      	bhi.n	801e53e <__ieee754_atan2+0x36>
 801e52a:	4244      	negs	r4, r0
 801e52c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e530:	4304      	orrs	r4, r0
 801e532:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801e536:	4544      	cmp	r4, r8
 801e538:	468e      	mov	lr, r1
 801e53a:	4681      	mov	r9, r0
 801e53c:	d907      	bls.n	801e54e <__ieee754_atan2+0x46>
 801e53e:	4632      	mov	r2, r6
 801e540:	463b      	mov	r3, r7
 801e542:	f7e1 febb 	bl	80002bc <__adddf3>
 801e546:	ec41 0b10 	vmov	d0, r0, r1
 801e54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e54e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801e552:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801e556:	4334      	orrs	r4, r6
 801e558:	d103      	bne.n	801e562 <__ieee754_atan2+0x5a>
 801e55a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e55e:	f7ff bb2f 	b.w	801dbc0 <atan>
 801e562:	17bc      	asrs	r4, r7, #30
 801e564:	f004 0402 	and.w	r4, r4, #2
 801e568:	ea53 0909 	orrs.w	r9, r3, r9
 801e56c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801e570:	d107      	bne.n	801e582 <__ieee754_atan2+0x7a>
 801e572:	2c02      	cmp	r4, #2
 801e574:	d05f      	beq.n	801e636 <__ieee754_atan2+0x12e>
 801e576:	2c03      	cmp	r4, #3
 801e578:	d1e5      	bne.n	801e546 <__ieee754_atan2+0x3e>
 801e57a:	a143      	add	r1, pc, #268	@ (adr r1, 801e688 <__ieee754_atan2+0x180>)
 801e57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e580:	e7e1      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e582:	4315      	orrs	r5, r2
 801e584:	d106      	bne.n	801e594 <__ieee754_atan2+0x8c>
 801e586:	f1be 0f00 	cmp.w	lr, #0
 801e58a:	db5f      	blt.n	801e64c <__ieee754_atan2+0x144>
 801e58c:	a136      	add	r1, pc, #216	@ (adr r1, 801e668 <__ieee754_atan2+0x160>)
 801e58e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e592:	e7d8      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e594:	4542      	cmp	r2, r8
 801e596:	d10f      	bne.n	801e5b8 <__ieee754_atan2+0xb0>
 801e598:	4293      	cmp	r3, r2
 801e59a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801e59e:	d107      	bne.n	801e5b0 <__ieee754_atan2+0xa8>
 801e5a0:	2c02      	cmp	r4, #2
 801e5a2:	d84c      	bhi.n	801e63e <__ieee754_atan2+0x136>
 801e5a4:	4b36      	ldr	r3, [pc, #216]	@ (801e680 <__ieee754_atan2+0x178>)
 801e5a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e5aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e5ae:	e7ca      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e5b0:	2c02      	cmp	r4, #2
 801e5b2:	d848      	bhi.n	801e646 <__ieee754_atan2+0x13e>
 801e5b4:	4b33      	ldr	r3, [pc, #204]	@ (801e684 <__ieee754_atan2+0x17c>)
 801e5b6:	e7f6      	b.n	801e5a6 <__ieee754_atan2+0x9e>
 801e5b8:	4543      	cmp	r3, r8
 801e5ba:	d0e4      	beq.n	801e586 <__ieee754_atan2+0x7e>
 801e5bc:	1a9b      	subs	r3, r3, r2
 801e5be:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801e5c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801e5c6:	da1e      	bge.n	801e606 <__ieee754_atan2+0xfe>
 801e5c8:	2f00      	cmp	r7, #0
 801e5ca:	da01      	bge.n	801e5d0 <__ieee754_atan2+0xc8>
 801e5cc:	323c      	adds	r2, #60	@ 0x3c
 801e5ce:	db1e      	blt.n	801e60e <__ieee754_atan2+0x106>
 801e5d0:	4632      	mov	r2, r6
 801e5d2:	463b      	mov	r3, r7
 801e5d4:	f7e2 f952 	bl	800087c <__aeabi_ddiv>
 801e5d8:	ec41 0b10 	vmov	d0, r0, r1
 801e5dc:	f7ff fcdc 	bl	801df98 <fabs>
 801e5e0:	f7ff faee 	bl	801dbc0 <atan>
 801e5e4:	ec51 0b10 	vmov	r0, r1, d0
 801e5e8:	2c01      	cmp	r4, #1
 801e5ea:	d013      	beq.n	801e614 <__ieee754_atan2+0x10c>
 801e5ec:	2c02      	cmp	r4, #2
 801e5ee:	d015      	beq.n	801e61c <__ieee754_atan2+0x114>
 801e5f0:	2c00      	cmp	r4, #0
 801e5f2:	d0a8      	beq.n	801e546 <__ieee754_atan2+0x3e>
 801e5f4:	a318      	add	r3, pc, #96	@ (adr r3, 801e658 <__ieee754_atan2+0x150>)
 801e5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5fa:	f7e1 fe5d 	bl	80002b8 <__aeabi_dsub>
 801e5fe:	a318      	add	r3, pc, #96	@ (adr r3, 801e660 <__ieee754_atan2+0x158>)
 801e600:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e604:	e014      	b.n	801e630 <__ieee754_atan2+0x128>
 801e606:	a118      	add	r1, pc, #96	@ (adr r1, 801e668 <__ieee754_atan2+0x160>)
 801e608:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e60c:	e7ec      	b.n	801e5e8 <__ieee754_atan2+0xe0>
 801e60e:	2000      	movs	r0, #0
 801e610:	2100      	movs	r1, #0
 801e612:	e7e9      	b.n	801e5e8 <__ieee754_atan2+0xe0>
 801e614:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e618:	4619      	mov	r1, r3
 801e61a:	e794      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e61c:	a30e      	add	r3, pc, #56	@ (adr r3, 801e658 <__ieee754_atan2+0x150>)
 801e61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e622:	f7e1 fe49 	bl	80002b8 <__aeabi_dsub>
 801e626:	4602      	mov	r2, r0
 801e628:	460b      	mov	r3, r1
 801e62a:	a10d      	add	r1, pc, #52	@ (adr r1, 801e660 <__ieee754_atan2+0x158>)
 801e62c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e630:	f7e1 fe42 	bl	80002b8 <__aeabi_dsub>
 801e634:	e787      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e636:	a10a      	add	r1, pc, #40	@ (adr r1, 801e660 <__ieee754_atan2+0x158>)
 801e638:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e63c:	e783      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e63e:	a10c      	add	r1, pc, #48	@ (adr r1, 801e670 <__ieee754_atan2+0x168>)
 801e640:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e644:	e77f      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e646:	2000      	movs	r0, #0
 801e648:	2100      	movs	r1, #0
 801e64a:	e77c      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e64c:	a10a      	add	r1, pc, #40	@ (adr r1, 801e678 <__ieee754_atan2+0x170>)
 801e64e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e652:	e778      	b.n	801e546 <__ieee754_atan2+0x3e>
 801e654:	f3af 8000 	nop.w
 801e658:	33145c07 	.word	0x33145c07
 801e65c:	3ca1a626 	.word	0x3ca1a626
 801e660:	54442d18 	.word	0x54442d18
 801e664:	400921fb 	.word	0x400921fb
 801e668:	54442d18 	.word	0x54442d18
 801e66c:	3ff921fb 	.word	0x3ff921fb
 801e670:	54442d18 	.word	0x54442d18
 801e674:	3fe921fb 	.word	0x3fe921fb
 801e678:	54442d18 	.word	0x54442d18
 801e67c:	bff921fb 	.word	0xbff921fb
 801e680:	08020e68 	.word	0x08020e68
 801e684:	08020e50 	.word	0x08020e50
 801e688:	54442d18 	.word	0x54442d18
 801e68c:	c00921fb 	.word	0xc00921fb
 801e690:	7ff00000 	.word	0x7ff00000
 801e694:	00000000 	.word	0x00000000

0801e698 <__ieee754_rem_pio2>:
 801e698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e69c:	ec57 6b10 	vmov	r6, r7, d0
 801e6a0:	4bc5      	ldr	r3, [pc, #788]	@ (801e9b8 <__ieee754_rem_pio2+0x320>)
 801e6a2:	b08d      	sub	sp, #52	@ 0x34
 801e6a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e6a8:	4598      	cmp	r8, r3
 801e6aa:	4604      	mov	r4, r0
 801e6ac:	9704      	str	r7, [sp, #16]
 801e6ae:	d807      	bhi.n	801e6c0 <__ieee754_rem_pio2+0x28>
 801e6b0:	2200      	movs	r2, #0
 801e6b2:	2300      	movs	r3, #0
 801e6b4:	ed80 0b00 	vstr	d0, [r0]
 801e6b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e6bc:	2500      	movs	r5, #0
 801e6be:	e028      	b.n	801e712 <__ieee754_rem_pio2+0x7a>
 801e6c0:	4bbe      	ldr	r3, [pc, #760]	@ (801e9bc <__ieee754_rem_pio2+0x324>)
 801e6c2:	4598      	cmp	r8, r3
 801e6c4:	d878      	bhi.n	801e7b8 <__ieee754_rem_pio2+0x120>
 801e6c6:	9b04      	ldr	r3, [sp, #16]
 801e6c8:	4dbd      	ldr	r5, [pc, #756]	@ (801e9c0 <__ieee754_rem_pio2+0x328>)
 801e6ca:	2b00      	cmp	r3, #0
 801e6cc:	4630      	mov	r0, r6
 801e6ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e980 <__ieee754_rem_pio2+0x2e8>)
 801e6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6d4:	4639      	mov	r1, r7
 801e6d6:	dd38      	ble.n	801e74a <__ieee754_rem_pio2+0xb2>
 801e6d8:	f7e1 fdee 	bl	80002b8 <__aeabi_dsub>
 801e6dc:	45a8      	cmp	r8, r5
 801e6de:	4606      	mov	r6, r0
 801e6e0:	460f      	mov	r7, r1
 801e6e2:	d01a      	beq.n	801e71a <__ieee754_rem_pio2+0x82>
 801e6e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e988 <__ieee754_rem_pio2+0x2f0>)
 801e6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6ea:	f7e1 fde5 	bl	80002b8 <__aeabi_dsub>
 801e6ee:	4602      	mov	r2, r0
 801e6f0:	460b      	mov	r3, r1
 801e6f2:	4680      	mov	r8, r0
 801e6f4:	4689      	mov	r9, r1
 801e6f6:	4630      	mov	r0, r6
 801e6f8:	4639      	mov	r1, r7
 801e6fa:	f7e1 fddd 	bl	80002b8 <__aeabi_dsub>
 801e6fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e988 <__ieee754_rem_pio2+0x2f0>)
 801e700:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e704:	f7e1 fdd8 	bl	80002b8 <__aeabi_dsub>
 801e708:	e9c4 8900 	strd	r8, r9, [r4]
 801e70c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e710:	2501      	movs	r5, #1
 801e712:	4628      	mov	r0, r5
 801e714:	b00d      	add	sp, #52	@ 0x34
 801e716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e71a:	a39d      	add	r3, pc, #628	@ (adr r3, 801e990 <__ieee754_rem_pio2+0x2f8>)
 801e71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e720:	f7e1 fdca 	bl	80002b8 <__aeabi_dsub>
 801e724:	a39c      	add	r3, pc, #624	@ (adr r3, 801e998 <__ieee754_rem_pio2+0x300>)
 801e726:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e72a:	4606      	mov	r6, r0
 801e72c:	460f      	mov	r7, r1
 801e72e:	f7e1 fdc3 	bl	80002b8 <__aeabi_dsub>
 801e732:	4602      	mov	r2, r0
 801e734:	460b      	mov	r3, r1
 801e736:	4680      	mov	r8, r0
 801e738:	4689      	mov	r9, r1
 801e73a:	4630      	mov	r0, r6
 801e73c:	4639      	mov	r1, r7
 801e73e:	f7e1 fdbb 	bl	80002b8 <__aeabi_dsub>
 801e742:	a395      	add	r3, pc, #596	@ (adr r3, 801e998 <__ieee754_rem_pio2+0x300>)
 801e744:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e748:	e7dc      	b.n	801e704 <__ieee754_rem_pio2+0x6c>
 801e74a:	f7e1 fdb7 	bl	80002bc <__adddf3>
 801e74e:	45a8      	cmp	r8, r5
 801e750:	4606      	mov	r6, r0
 801e752:	460f      	mov	r7, r1
 801e754:	d018      	beq.n	801e788 <__ieee754_rem_pio2+0xf0>
 801e756:	a38c      	add	r3, pc, #560	@ (adr r3, 801e988 <__ieee754_rem_pio2+0x2f0>)
 801e758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e75c:	f7e1 fdae 	bl	80002bc <__adddf3>
 801e760:	4602      	mov	r2, r0
 801e762:	460b      	mov	r3, r1
 801e764:	4680      	mov	r8, r0
 801e766:	4689      	mov	r9, r1
 801e768:	4630      	mov	r0, r6
 801e76a:	4639      	mov	r1, r7
 801e76c:	f7e1 fda4 	bl	80002b8 <__aeabi_dsub>
 801e770:	a385      	add	r3, pc, #532	@ (adr r3, 801e988 <__ieee754_rem_pio2+0x2f0>)
 801e772:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e776:	f7e1 fda1 	bl	80002bc <__adddf3>
 801e77a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801e77e:	e9c4 8900 	strd	r8, r9, [r4]
 801e782:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e786:	e7c4      	b.n	801e712 <__ieee754_rem_pio2+0x7a>
 801e788:	a381      	add	r3, pc, #516	@ (adr r3, 801e990 <__ieee754_rem_pio2+0x2f8>)
 801e78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e78e:	f7e1 fd95 	bl	80002bc <__adddf3>
 801e792:	a381      	add	r3, pc, #516	@ (adr r3, 801e998 <__ieee754_rem_pio2+0x300>)
 801e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e798:	4606      	mov	r6, r0
 801e79a:	460f      	mov	r7, r1
 801e79c:	f7e1 fd8e 	bl	80002bc <__adddf3>
 801e7a0:	4602      	mov	r2, r0
 801e7a2:	460b      	mov	r3, r1
 801e7a4:	4680      	mov	r8, r0
 801e7a6:	4689      	mov	r9, r1
 801e7a8:	4630      	mov	r0, r6
 801e7aa:	4639      	mov	r1, r7
 801e7ac:	f7e1 fd84 	bl	80002b8 <__aeabi_dsub>
 801e7b0:	a379      	add	r3, pc, #484	@ (adr r3, 801e998 <__ieee754_rem_pio2+0x300>)
 801e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7b6:	e7de      	b.n	801e776 <__ieee754_rem_pio2+0xde>
 801e7b8:	4b82      	ldr	r3, [pc, #520]	@ (801e9c4 <__ieee754_rem_pio2+0x32c>)
 801e7ba:	4598      	cmp	r8, r3
 801e7bc:	f200 80d1 	bhi.w	801e962 <__ieee754_rem_pio2+0x2ca>
 801e7c0:	f7ff fbea 	bl	801df98 <fabs>
 801e7c4:	ec57 6b10 	vmov	r6, r7, d0
 801e7c8:	a375      	add	r3, pc, #468	@ (adr r3, 801e9a0 <__ieee754_rem_pio2+0x308>)
 801e7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7ce:	4630      	mov	r0, r6
 801e7d0:	4639      	mov	r1, r7
 801e7d2:	f7e1 ff29 	bl	8000628 <__aeabi_dmul>
 801e7d6:	4b7c      	ldr	r3, [pc, #496]	@ (801e9c8 <__ieee754_rem_pio2+0x330>)
 801e7d8:	2200      	movs	r2, #0
 801e7da:	f7e1 fd6f 	bl	80002bc <__adddf3>
 801e7de:	f7e2 f9d3 	bl	8000b88 <__aeabi_d2iz>
 801e7e2:	4605      	mov	r5, r0
 801e7e4:	f7e1 feb6 	bl	8000554 <__aeabi_i2d>
 801e7e8:	4602      	mov	r2, r0
 801e7ea:	460b      	mov	r3, r1
 801e7ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e7f0:	a363      	add	r3, pc, #396	@ (adr r3, 801e980 <__ieee754_rem_pio2+0x2e8>)
 801e7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7f6:	f7e1 ff17 	bl	8000628 <__aeabi_dmul>
 801e7fa:	4602      	mov	r2, r0
 801e7fc:	460b      	mov	r3, r1
 801e7fe:	4630      	mov	r0, r6
 801e800:	4639      	mov	r1, r7
 801e802:	f7e1 fd59 	bl	80002b8 <__aeabi_dsub>
 801e806:	a360      	add	r3, pc, #384	@ (adr r3, 801e988 <__ieee754_rem_pio2+0x2f0>)
 801e808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e80c:	4682      	mov	sl, r0
 801e80e:	468b      	mov	fp, r1
 801e810:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e814:	f7e1 ff08 	bl	8000628 <__aeabi_dmul>
 801e818:	2d1f      	cmp	r5, #31
 801e81a:	4606      	mov	r6, r0
 801e81c:	460f      	mov	r7, r1
 801e81e:	dc0c      	bgt.n	801e83a <__ieee754_rem_pio2+0x1a2>
 801e820:	4b6a      	ldr	r3, [pc, #424]	@ (801e9cc <__ieee754_rem_pio2+0x334>)
 801e822:	1e6a      	subs	r2, r5, #1
 801e824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e828:	4543      	cmp	r3, r8
 801e82a:	d006      	beq.n	801e83a <__ieee754_rem_pio2+0x1a2>
 801e82c:	4632      	mov	r2, r6
 801e82e:	463b      	mov	r3, r7
 801e830:	4650      	mov	r0, sl
 801e832:	4659      	mov	r1, fp
 801e834:	f7e1 fd40 	bl	80002b8 <__aeabi_dsub>
 801e838:	e00e      	b.n	801e858 <__ieee754_rem_pio2+0x1c0>
 801e83a:	463b      	mov	r3, r7
 801e83c:	4632      	mov	r2, r6
 801e83e:	4650      	mov	r0, sl
 801e840:	4659      	mov	r1, fp
 801e842:	f7e1 fd39 	bl	80002b8 <__aeabi_dsub>
 801e846:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e84a:	9305      	str	r3, [sp, #20]
 801e84c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e850:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e854:	2b10      	cmp	r3, #16
 801e856:	dc02      	bgt.n	801e85e <__ieee754_rem_pio2+0x1c6>
 801e858:	e9c4 0100 	strd	r0, r1, [r4]
 801e85c:	e039      	b.n	801e8d2 <__ieee754_rem_pio2+0x23a>
 801e85e:	a34c      	add	r3, pc, #304	@ (adr r3, 801e990 <__ieee754_rem_pio2+0x2f8>)
 801e860:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e864:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e868:	f7e1 fede 	bl	8000628 <__aeabi_dmul>
 801e86c:	4606      	mov	r6, r0
 801e86e:	460f      	mov	r7, r1
 801e870:	4602      	mov	r2, r0
 801e872:	460b      	mov	r3, r1
 801e874:	4650      	mov	r0, sl
 801e876:	4659      	mov	r1, fp
 801e878:	f7e1 fd1e 	bl	80002b8 <__aeabi_dsub>
 801e87c:	4602      	mov	r2, r0
 801e87e:	460b      	mov	r3, r1
 801e880:	4680      	mov	r8, r0
 801e882:	4689      	mov	r9, r1
 801e884:	4650      	mov	r0, sl
 801e886:	4659      	mov	r1, fp
 801e888:	f7e1 fd16 	bl	80002b8 <__aeabi_dsub>
 801e88c:	4632      	mov	r2, r6
 801e88e:	463b      	mov	r3, r7
 801e890:	f7e1 fd12 	bl	80002b8 <__aeabi_dsub>
 801e894:	a340      	add	r3, pc, #256	@ (adr r3, 801e998 <__ieee754_rem_pio2+0x300>)
 801e896:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e89a:	4606      	mov	r6, r0
 801e89c:	460f      	mov	r7, r1
 801e89e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e8a2:	f7e1 fec1 	bl	8000628 <__aeabi_dmul>
 801e8a6:	4632      	mov	r2, r6
 801e8a8:	463b      	mov	r3, r7
 801e8aa:	f7e1 fd05 	bl	80002b8 <__aeabi_dsub>
 801e8ae:	4602      	mov	r2, r0
 801e8b0:	460b      	mov	r3, r1
 801e8b2:	4606      	mov	r6, r0
 801e8b4:	460f      	mov	r7, r1
 801e8b6:	4640      	mov	r0, r8
 801e8b8:	4649      	mov	r1, r9
 801e8ba:	f7e1 fcfd 	bl	80002b8 <__aeabi_dsub>
 801e8be:	9a05      	ldr	r2, [sp, #20]
 801e8c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e8c4:	1ad3      	subs	r3, r2, r3
 801e8c6:	2b31      	cmp	r3, #49	@ 0x31
 801e8c8:	dc20      	bgt.n	801e90c <__ieee754_rem_pio2+0x274>
 801e8ca:	e9c4 0100 	strd	r0, r1, [r4]
 801e8ce:	46c2      	mov	sl, r8
 801e8d0:	46cb      	mov	fp, r9
 801e8d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e8d6:	4650      	mov	r0, sl
 801e8d8:	4642      	mov	r2, r8
 801e8da:	464b      	mov	r3, r9
 801e8dc:	4659      	mov	r1, fp
 801e8de:	f7e1 fceb 	bl	80002b8 <__aeabi_dsub>
 801e8e2:	463b      	mov	r3, r7
 801e8e4:	4632      	mov	r2, r6
 801e8e6:	f7e1 fce7 	bl	80002b8 <__aeabi_dsub>
 801e8ea:	9b04      	ldr	r3, [sp, #16]
 801e8ec:	2b00      	cmp	r3, #0
 801e8ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e8f2:	f6bf af0e 	bge.w	801e712 <__ieee754_rem_pio2+0x7a>
 801e8f6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e8fa:	6063      	str	r3, [r4, #4]
 801e8fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e900:	f8c4 8000 	str.w	r8, [r4]
 801e904:	60a0      	str	r0, [r4, #8]
 801e906:	60e3      	str	r3, [r4, #12]
 801e908:	426d      	negs	r5, r5
 801e90a:	e702      	b.n	801e712 <__ieee754_rem_pio2+0x7a>
 801e90c:	a326      	add	r3, pc, #152	@ (adr r3, 801e9a8 <__ieee754_rem_pio2+0x310>)
 801e90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e912:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e916:	f7e1 fe87 	bl	8000628 <__aeabi_dmul>
 801e91a:	4606      	mov	r6, r0
 801e91c:	460f      	mov	r7, r1
 801e91e:	4602      	mov	r2, r0
 801e920:	460b      	mov	r3, r1
 801e922:	4640      	mov	r0, r8
 801e924:	4649      	mov	r1, r9
 801e926:	f7e1 fcc7 	bl	80002b8 <__aeabi_dsub>
 801e92a:	4602      	mov	r2, r0
 801e92c:	460b      	mov	r3, r1
 801e92e:	4682      	mov	sl, r0
 801e930:	468b      	mov	fp, r1
 801e932:	4640      	mov	r0, r8
 801e934:	4649      	mov	r1, r9
 801e936:	f7e1 fcbf 	bl	80002b8 <__aeabi_dsub>
 801e93a:	4632      	mov	r2, r6
 801e93c:	463b      	mov	r3, r7
 801e93e:	f7e1 fcbb 	bl	80002b8 <__aeabi_dsub>
 801e942:	a31b      	add	r3, pc, #108	@ (adr r3, 801e9b0 <__ieee754_rem_pio2+0x318>)
 801e944:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e948:	4606      	mov	r6, r0
 801e94a:	460f      	mov	r7, r1
 801e94c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e950:	f7e1 fe6a 	bl	8000628 <__aeabi_dmul>
 801e954:	4632      	mov	r2, r6
 801e956:	463b      	mov	r3, r7
 801e958:	f7e1 fcae 	bl	80002b8 <__aeabi_dsub>
 801e95c:	4606      	mov	r6, r0
 801e95e:	460f      	mov	r7, r1
 801e960:	e764      	b.n	801e82c <__ieee754_rem_pio2+0x194>
 801e962:	4b1b      	ldr	r3, [pc, #108]	@ (801e9d0 <__ieee754_rem_pio2+0x338>)
 801e964:	4598      	cmp	r8, r3
 801e966:	d935      	bls.n	801e9d4 <__ieee754_rem_pio2+0x33c>
 801e968:	4632      	mov	r2, r6
 801e96a:	463b      	mov	r3, r7
 801e96c:	4630      	mov	r0, r6
 801e96e:	4639      	mov	r1, r7
 801e970:	f7e1 fca2 	bl	80002b8 <__aeabi_dsub>
 801e974:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e978:	e9c4 0100 	strd	r0, r1, [r4]
 801e97c:	e69e      	b.n	801e6bc <__ieee754_rem_pio2+0x24>
 801e97e:	bf00      	nop
 801e980:	54400000 	.word	0x54400000
 801e984:	3ff921fb 	.word	0x3ff921fb
 801e988:	1a626331 	.word	0x1a626331
 801e98c:	3dd0b461 	.word	0x3dd0b461
 801e990:	1a600000 	.word	0x1a600000
 801e994:	3dd0b461 	.word	0x3dd0b461
 801e998:	2e037073 	.word	0x2e037073
 801e99c:	3ba3198a 	.word	0x3ba3198a
 801e9a0:	6dc9c883 	.word	0x6dc9c883
 801e9a4:	3fe45f30 	.word	0x3fe45f30
 801e9a8:	2e000000 	.word	0x2e000000
 801e9ac:	3ba3198a 	.word	0x3ba3198a
 801e9b0:	252049c1 	.word	0x252049c1
 801e9b4:	397b839a 	.word	0x397b839a
 801e9b8:	3fe921fb 	.word	0x3fe921fb
 801e9bc:	4002d97b 	.word	0x4002d97b
 801e9c0:	3ff921fb 	.word	0x3ff921fb
 801e9c4:	413921fb 	.word	0x413921fb
 801e9c8:	3fe00000 	.word	0x3fe00000
 801e9cc:	08020e80 	.word	0x08020e80
 801e9d0:	7fefffff 	.word	0x7fefffff
 801e9d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 801e9d8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801e9dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801e9e0:	4630      	mov	r0, r6
 801e9e2:	460f      	mov	r7, r1
 801e9e4:	f7e2 f8d0 	bl	8000b88 <__aeabi_d2iz>
 801e9e8:	f7e1 fdb4 	bl	8000554 <__aeabi_i2d>
 801e9ec:	4602      	mov	r2, r0
 801e9ee:	460b      	mov	r3, r1
 801e9f0:	4630      	mov	r0, r6
 801e9f2:	4639      	mov	r1, r7
 801e9f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e9f8:	f7e1 fc5e 	bl	80002b8 <__aeabi_dsub>
 801e9fc:	4b22      	ldr	r3, [pc, #136]	@ (801ea88 <__ieee754_rem_pio2+0x3f0>)
 801e9fe:	2200      	movs	r2, #0
 801ea00:	f7e1 fe12 	bl	8000628 <__aeabi_dmul>
 801ea04:	460f      	mov	r7, r1
 801ea06:	4606      	mov	r6, r0
 801ea08:	f7e2 f8be 	bl	8000b88 <__aeabi_d2iz>
 801ea0c:	f7e1 fda2 	bl	8000554 <__aeabi_i2d>
 801ea10:	4602      	mov	r2, r0
 801ea12:	460b      	mov	r3, r1
 801ea14:	4630      	mov	r0, r6
 801ea16:	4639      	mov	r1, r7
 801ea18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801ea1c:	f7e1 fc4c 	bl	80002b8 <__aeabi_dsub>
 801ea20:	4b19      	ldr	r3, [pc, #100]	@ (801ea88 <__ieee754_rem_pio2+0x3f0>)
 801ea22:	2200      	movs	r2, #0
 801ea24:	f7e1 fe00 	bl	8000628 <__aeabi_dmul>
 801ea28:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801ea2c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801ea30:	f04f 0803 	mov.w	r8, #3
 801ea34:	2600      	movs	r6, #0
 801ea36:	2700      	movs	r7, #0
 801ea38:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801ea3c:	4632      	mov	r2, r6
 801ea3e:	463b      	mov	r3, r7
 801ea40:	46c2      	mov	sl, r8
 801ea42:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ea46:	f7e2 f857 	bl	8000af8 <__aeabi_dcmpeq>
 801ea4a:	2800      	cmp	r0, #0
 801ea4c:	d1f4      	bne.n	801ea38 <__ieee754_rem_pio2+0x3a0>
 801ea4e:	4b0f      	ldr	r3, [pc, #60]	@ (801ea8c <__ieee754_rem_pio2+0x3f4>)
 801ea50:	9301      	str	r3, [sp, #4]
 801ea52:	2302      	movs	r3, #2
 801ea54:	9300      	str	r3, [sp, #0]
 801ea56:	462a      	mov	r2, r5
 801ea58:	4653      	mov	r3, sl
 801ea5a:	4621      	mov	r1, r4
 801ea5c:	a806      	add	r0, sp, #24
 801ea5e:	f000 f817 	bl	801ea90 <__kernel_rem_pio2>
 801ea62:	9b04      	ldr	r3, [sp, #16]
 801ea64:	2b00      	cmp	r3, #0
 801ea66:	4605      	mov	r5, r0
 801ea68:	f6bf ae53 	bge.w	801e712 <__ieee754_rem_pio2+0x7a>
 801ea6c:	e9d4 2100 	ldrd	r2, r1, [r4]
 801ea70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ea74:	e9c4 2300 	strd	r2, r3, [r4]
 801ea78:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801ea7c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ea80:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801ea84:	e740      	b.n	801e908 <__ieee754_rem_pio2+0x270>
 801ea86:	bf00      	nop
 801ea88:	41700000 	.word	0x41700000
 801ea8c:	08020f00 	.word	0x08020f00

0801ea90 <__kernel_rem_pio2>:
 801ea90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea94:	ed2d 8b02 	vpush	{d8}
 801ea98:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801ea9c:	f112 0f14 	cmn.w	r2, #20
 801eaa0:	9306      	str	r3, [sp, #24]
 801eaa2:	9104      	str	r1, [sp, #16]
 801eaa4:	4bc2      	ldr	r3, [pc, #776]	@ (801edb0 <__kernel_rem_pio2+0x320>)
 801eaa6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801eaa8:	9008      	str	r0, [sp, #32]
 801eaaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801eaae:	9300      	str	r3, [sp, #0]
 801eab0:	9b06      	ldr	r3, [sp, #24]
 801eab2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801eab6:	bfa8      	it	ge
 801eab8:	1ed4      	subge	r4, r2, #3
 801eaba:	9305      	str	r3, [sp, #20]
 801eabc:	bfb2      	itee	lt
 801eabe:	2400      	movlt	r4, #0
 801eac0:	2318      	movge	r3, #24
 801eac2:	fb94 f4f3 	sdivge	r4, r4, r3
 801eac6:	f06f 0317 	mvn.w	r3, #23
 801eaca:	fb04 3303 	mla	r3, r4, r3, r3
 801eace:	eb03 0b02 	add.w	fp, r3, r2
 801ead2:	9b00      	ldr	r3, [sp, #0]
 801ead4:	9a05      	ldr	r2, [sp, #20]
 801ead6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801eda0 <__kernel_rem_pio2+0x310>
 801eada:	eb03 0802 	add.w	r8, r3, r2
 801eade:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801eae0:	1aa7      	subs	r7, r4, r2
 801eae2:	ae20      	add	r6, sp, #128	@ 0x80
 801eae4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801eae8:	2500      	movs	r5, #0
 801eaea:	4545      	cmp	r5, r8
 801eaec:	dd12      	ble.n	801eb14 <__kernel_rem_pio2+0x84>
 801eaee:	9b06      	ldr	r3, [sp, #24]
 801eaf0:	aa20      	add	r2, sp, #128	@ 0x80
 801eaf2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801eaf6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801eafa:	2700      	movs	r7, #0
 801eafc:	9b00      	ldr	r3, [sp, #0]
 801eafe:	429f      	cmp	r7, r3
 801eb00:	dc2e      	bgt.n	801eb60 <__kernel_rem_pio2+0xd0>
 801eb02:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801eda0 <__kernel_rem_pio2+0x310>
 801eb06:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801eb0a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eb0e:	46a8      	mov	r8, r5
 801eb10:	2600      	movs	r6, #0
 801eb12:	e01b      	b.n	801eb4c <__kernel_rem_pio2+0xbc>
 801eb14:	42ef      	cmn	r7, r5
 801eb16:	d407      	bmi.n	801eb28 <__kernel_rem_pio2+0x98>
 801eb18:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801eb1c:	f7e1 fd1a 	bl	8000554 <__aeabi_i2d>
 801eb20:	e8e6 0102 	strd	r0, r1, [r6], #8
 801eb24:	3501      	adds	r5, #1
 801eb26:	e7e0      	b.n	801eaea <__kernel_rem_pio2+0x5a>
 801eb28:	ec51 0b18 	vmov	r0, r1, d8
 801eb2c:	e7f8      	b.n	801eb20 <__kernel_rem_pio2+0x90>
 801eb2e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801eb32:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801eb36:	f7e1 fd77 	bl	8000628 <__aeabi_dmul>
 801eb3a:	4602      	mov	r2, r0
 801eb3c:	460b      	mov	r3, r1
 801eb3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eb42:	f7e1 fbbb 	bl	80002bc <__adddf3>
 801eb46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801eb4a:	3601      	adds	r6, #1
 801eb4c:	9b05      	ldr	r3, [sp, #20]
 801eb4e:	429e      	cmp	r6, r3
 801eb50:	dded      	ble.n	801eb2e <__kernel_rem_pio2+0x9e>
 801eb52:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eb56:	3701      	adds	r7, #1
 801eb58:	ecaa 7b02 	vstmia	sl!, {d7}
 801eb5c:	3508      	adds	r5, #8
 801eb5e:	e7cd      	b.n	801eafc <__kernel_rem_pio2+0x6c>
 801eb60:	9b00      	ldr	r3, [sp, #0]
 801eb62:	f8dd 8000 	ldr.w	r8, [sp]
 801eb66:	aa0c      	add	r2, sp, #48	@ 0x30
 801eb68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801eb6c:	930a      	str	r3, [sp, #40]	@ 0x28
 801eb6e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801eb70:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801eb74:	9309      	str	r3, [sp, #36]	@ 0x24
 801eb76:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801eb7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801eb7c:	ab98      	add	r3, sp, #608	@ 0x260
 801eb7e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801eb82:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801eb86:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eb8a:	ac0c      	add	r4, sp, #48	@ 0x30
 801eb8c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801eb8e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801eb92:	46a1      	mov	r9, r4
 801eb94:	46c2      	mov	sl, r8
 801eb96:	f1ba 0f00 	cmp.w	sl, #0
 801eb9a:	dc77      	bgt.n	801ec8c <__kernel_rem_pio2+0x1fc>
 801eb9c:	4658      	mov	r0, fp
 801eb9e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801eba2:	f000 fac5 	bl	801f130 <scalbn>
 801eba6:	ec57 6b10 	vmov	r6, r7, d0
 801ebaa:	2200      	movs	r2, #0
 801ebac:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801ebb0:	4630      	mov	r0, r6
 801ebb2:	4639      	mov	r1, r7
 801ebb4:	f7e1 fd38 	bl	8000628 <__aeabi_dmul>
 801ebb8:	ec41 0b10 	vmov	d0, r0, r1
 801ebbc:	f000 fb34 	bl	801f228 <floor>
 801ebc0:	4b7c      	ldr	r3, [pc, #496]	@ (801edb4 <__kernel_rem_pio2+0x324>)
 801ebc2:	ec51 0b10 	vmov	r0, r1, d0
 801ebc6:	2200      	movs	r2, #0
 801ebc8:	f7e1 fd2e 	bl	8000628 <__aeabi_dmul>
 801ebcc:	4602      	mov	r2, r0
 801ebce:	460b      	mov	r3, r1
 801ebd0:	4630      	mov	r0, r6
 801ebd2:	4639      	mov	r1, r7
 801ebd4:	f7e1 fb70 	bl	80002b8 <__aeabi_dsub>
 801ebd8:	460f      	mov	r7, r1
 801ebda:	4606      	mov	r6, r0
 801ebdc:	f7e1 ffd4 	bl	8000b88 <__aeabi_d2iz>
 801ebe0:	9002      	str	r0, [sp, #8]
 801ebe2:	f7e1 fcb7 	bl	8000554 <__aeabi_i2d>
 801ebe6:	4602      	mov	r2, r0
 801ebe8:	460b      	mov	r3, r1
 801ebea:	4630      	mov	r0, r6
 801ebec:	4639      	mov	r1, r7
 801ebee:	f7e1 fb63 	bl	80002b8 <__aeabi_dsub>
 801ebf2:	f1bb 0f00 	cmp.w	fp, #0
 801ebf6:	4606      	mov	r6, r0
 801ebf8:	460f      	mov	r7, r1
 801ebfa:	dd6c      	ble.n	801ecd6 <__kernel_rem_pio2+0x246>
 801ebfc:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801ec00:	ab0c      	add	r3, sp, #48	@ 0x30
 801ec02:	9d02      	ldr	r5, [sp, #8]
 801ec04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ec08:	f1cb 0018 	rsb	r0, fp, #24
 801ec0c:	fa43 f200 	asr.w	r2, r3, r0
 801ec10:	4415      	add	r5, r2
 801ec12:	4082      	lsls	r2, r0
 801ec14:	1a9b      	subs	r3, r3, r2
 801ec16:	aa0c      	add	r2, sp, #48	@ 0x30
 801ec18:	9502      	str	r5, [sp, #8]
 801ec1a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ec1e:	f1cb 0217 	rsb	r2, fp, #23
 801ec22:	fa43 f902 	asr.w	r9, r3, r2
 801ec26:	f1b9 0f00 	cmp.w	r9, #0
 801ec2a:	dd64      	ble.n	801ecf6 <__kernel_rem_pio2+0x266>
 801ec2c:	9b02      	ldr	r3, [sp, #8]
 801ec2e:	2200      	movs	r2, #0
 801ec30:	3301      	adds	r3, #1
 801ec32:	9302      	str	r3, [sp, #8]
 801ec34:	4615      	mov	r5, r2
 801ec36:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801ec3a:	4590      	cmp	r8, r2
 801ec3c:	f300 80a1 	bgt.w	801ed82 <__kernel_rem_pio2+0x2f2>
 801ec40:	f1bb 0f00 	cmp.w	fp, #0
 801ec44:	dd07      	ble.n	801ec56 <__kernel_rem_pio2+0x1c6>
 801ec46:	f1bb 0f01 	cmp.w	fp, #1
 801ec4a:	f000 80c1 	beq.w	801edd0 <__kernel_rem_pio2+0x340>
 801ec4e:	f1bb 0f02 	cmp.w	fp, #2
 801ec52:	f000 80c8 	beq.w	801ede6 <__kernel_rem_pio2+0x356>
 801ec56:	f1b9 0f02 	cmp.w	r9, #2
 801ec5a:	d14c      	bne.n	801ecf6 <__kernel_rem_pio2+0x266>
 801ec5c:	4632      	mov	r2, r6
 801ec5e:	463b      	mov	r3, r7
 801ec60:	4955      	ldr	r1, [pc, #340]	@ (801edb8 <__kernel_rem_pio2+0x328>)
 801ec62:	2000      	movs	r0, #0
 801ec64:	f7e1 fb28 	bl	80002b8 <__aeabi_dsub>
 801ec68:	4606      	mov	r6, r0
 801ec6a:	460f      	mov	r7, r1
 801ec6c:	2d00      	cmp	r5, #0
 801ec6e:	d042      	beq.n	801ecf6 <__kernel_rem_pio2+0x266>
 801ec70:	4658      	mov	r0, fp
 801ec72:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801eda8 <__kernel_rem_pio2+0x318>
 801ec76:	f000 fa5b 	bl	801f130 <scalbn>
 801ec7a:	4630      	mov	r0, r6
 801ec7c:	4639      	mov	r1, r7
 801ec7e:	ec53 2b10 	vmov	r2, r3, d0
 801ec82:	f7e1 fb19 	bl	80002b8 <__aeabi_dsub>
 801ec86:	4606      	mov	r6, r0
 801ec88:	460f      	mov	r7, r1
 801ec8a:	e034      	b.n	801ecf6 <__kernel_rem_pio2+0x266>
 801ec8c:	4b4b      	ldr	r3, [pc, #300]	@ (801edbc <__kernel_rem_pio2+0x32c>)
 801ec8e:	2200      	movs	r2, #0
 801ec90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ec94:	f7e1 fcc8 	bl	8000628 <__aeabi_dmul>
 801ec98:	f7e1 ff76 	bl	8000b88 <__aeabi_d2iz>
 801ec9c:	f7e1 fc5a 	bl	8000554 <__aeabi_i2d>
 801eca0:	4b47      	ldr	r3, [pc, #284]	@ (801edc0 <__kernel_rem_pio2+0x330>)
 801eca2:	2200      	movs	r2, #0
 801eca4:	4606      	mov	r6, r0
 801eca6:	460f      	mov	r7, r1
 801eca8:	f7e1 fcbe 	bl	8000628 <__aeabi_dmul>
 801ecac:	4602      	mov	r2, r0
 801ecae:	460b      	mov	r3, r1
 801ecb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ecb4:	f7e1 fb00 	bl	80002b8 <__aeabi_dsub>
 801ecb8:	f7e1 ff66 	bl	8000b88 <__aeabi_d2iz>
 801ecbc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801ecc0:	f849 0b04 	str.w	r0, [r9], #4
 801ecc4:	4639      	mov	r1, r7
 801ecc6:	4630      	mov	r0, r6
 801ecc8:	f7e1 faf8 	bl	80002bc <__adddf3>
 801eccc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801ecd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ecd4:	e75f      	b.n	801eb96 <__kernel_rem_pio2+0x106>
 801ecd6:	d107      	bne.n	801ece8 <__kernel_rem_pio2+0x258>
 801ecd8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ecdc:	aa0c      	add	r2, sp, #48	@ 0x30
 801ecde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ece2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801ece6:	e79e      	b.n	801ec26 <__kernel_rem_pio2+0x196>
 801ece8:	4b36      	ldr	r3, [pc, #216]	@ (801edc4 <__kernel_rem_pio2+0x334>)
 801ecea:	2200      	movs	r2, #0
 801ecec:	f7e1 ff22 	bl	8000b34 <__aeabi_dcmpge>
 801ecf0:	2800      	cmp	r0, #0
 801ecf2:	d143      	bne.n	801ed7c <__kernel_rem_pio2+0x2ec>
 801ecf4:	4681      	mov	r9, r0
 801ecf6:	2200      	movs	r2, #0
 801ecf8:	2300      	movs	r3, #0
 801ecfa:	4630      	mov	r0, r6
 801ecfc:	4639      	mov	r1, r7
 801ecfe:	f7e1 fefb 	bl	8000af8 <__aeabi_dcmpeq>
 801ed02:	2800      	cmp	r0, #0
 801ed04:	f000 80c1 	beq.w	801ee8a <__kernel_rem_pio2+0x3fa>
 801ed08:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ed0c:	2200      	movs	r2, #0
 801ed0e:	9900      	ldr	r1, [sp, #0]
 801ed10:	428b      	cmp	r3, r1
 801ed12:	da70      	bge.n	801edf6 <__kernel_rem_pio2+0x366>
 801ed14:	2a00      	cmp	r2, #0
 801ed16:	f000 808b 	beq.w	801ee30 <__kernel_rem_pio2+0x3a0>
 801ed1a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ed1e:	ab0c      	add	r3, sp, #48	@ 0x30
 801ed20:	f1ab 0b18 	sub.w	fp, fp, #24
 801ed24:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801ed28:	2b00      	cmp	r3, #0
 801ed2a:	d0f6      	beq.n	801ed1a <__kernel_rem_pio2+0x28a>
 801ed2c:	4658      	mov	r0, fp
 801ed2e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801eda8 <__kernel_rem_pio2+0x318>
 801ed32:	f000 f9fd 	bl	801f130 <scalbn>
 801ed36:	f108 0301 	add.w	r3, r8, #1
 801ed3a:	00da      	lsls	r2, r3, #3
 801ed3c:	9205      	str	r2, [sp, #20]
 801ed3e:	ec55 4b10 	vmov	r4, r5, d0
 801ed42:	aa70      	add	r2, sp, #448	@ 0x1c0
 801ed44:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801edbc <__kernel_rem_pio2+0x32c>
 801ed48:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801ed4c:	4646      	mov	r6, r8
 801ed4e:	f04f 0a00 	mov.w	sl, #0
 801ed52:	2e00      	cmp	r6, #0
 801ed54:	f280 80d1 	bge.w	801eefa <__kernel_rem_pio2+0x46a>
 801ed58:	4644      	mov	r4, r8
 801ed5a:	2c00      	cmp	r4, #0
 801ed5c:	f2c0 80ff 	blt.w	801ef5e <__kernel_rem_pio2+0x4ce>
 801ed60:	4b19      	ldr	r3, [pc, #100]	@ (801edc8 <__kernel_rem_pio2+0x338>)
 801ed62:	461f      	mov	r7, r3
 801ed64:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ed66:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ed6a:	9306      	str	r3, [sp, #24]
 801ed6c:	f04f 0a00 	mov.w	sl, #0
 801ed70:	f04f 0b00 	mov.w	fp, #0
 801ed74:	2600      	movs	r6, #0
 801ed76:	eba8 0504 	sub.w	r5, r8, r4
 801ed7a:	e0e4      	b.n	801ef46 <__kernel_rem_pio2+0x4b6>
 801ed7c:	f04f 0902 	mov.w	r9, #2
 801ed80:	e754      	b.n	801ec2c <__kernel_rem_pio2+0x19c>
 801ed82:	f854 3b04 	ldr.w	r3, [r4], #4
 801ed86:	bb0d      	cbnz	r5, 801edcc <__kernel_rem_pio2+0x33c>
 801ed88:	b123      	cbz	r3, 801ed94 <__kernel_rem_pio2+0x304>
 801ed8a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801ed8e:	f844 3c04 	str.w	r3, [r4, #-4]
 801ed92:	2301      	movs	r3, #1
 801ed94:	3201      	adds	r2, #1
 801ed96:	461d      	mov	r5, r3
 801ed98:	e74f      	b.n	801ec3a <__kernel_rem_pio2+0x1aa>
 801ed9a:	bf00      	nop
 801ed9c:	f3af 8000 	nop.w
	...
 801edac:	3ff00000 	.word	0x3ff00000
 801edb0:	08021048 	.word	0x08021048
 801edb4:	40200000 	.word	0x40200000
 801edb8:	3ff00000 	.word	0x3ff00000
 801edbc:	3e700000 	.word	0x3e700000
 801edc0:	41700000 	.word	0x41700000
 801edc4:	3fe00000 	.word	0x3fe00000
 801edc8:	08021008 	.word	0x08021008
 801edcc:	1acb      	subs	r3, r1, r3
 801edce:	e7de      	b.n	801ed8e <__kernel_rem_pio2+0x2fe>
 801edd0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801edd4:	ab0c      	add	r3, sp, #48	@ 0x30
 801edd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801edda:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801edde:	a90c      	add	r1, sp, #48	@ 0x30
 801ede0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801ede4:	e737      	b.n	801ec56 <__kernel_rem_pio2+0x1c6>
 801ede6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801edea:	ab0c      	add	r3, sp, #48	@ 0x30
 801edec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801edf0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801edf4:	e7f3      	b.n	801edde <__kernel_rem_pio2+0x34e>
 801edf6:	a90c      	add	r1, sp, #48	@ 0x30
 801edf8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801edfc:	3b01      	subs	r3, #1
 801edfe:	430a      	orrs	r2, r1
 801ee00:	e785      	b.n	801ed0e <__kernel_rem_pio2+0x27e>
 801ee02:	3401      	adds	r4, #1
 801ee04:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801ee08:	2a00      	cmp	r2, #0
 801ee0a:	d0fa      	beq.n	801ee02 <__kernel_rem_pio2+0x372>
 801ee0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ee0e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ee12:	eb0d 0503 	add.w	r5, sp, r3
 801ee16:	9b06      	ldr	r3, [sp, #24]
 801ee18:	aa20      	add	r2, sp, #128	@ 0x80
 801ee1a:	4443      	add	r3, r8
 801ee1c:	f108 0701 	add.w	r7, r8, #1
 801ee20:	3d98      	subs	r5, #152	@ 0x98
 801ee22:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801ee26:	4444      	add	r4, r8
 801ee28:	42bc      	cmp	r4, r7
 801ee2a:	da04      	bge.n	801ee36 <__kernel_rem_pio2+0x3a6>
 801ee2c:	46a0      	mov	r8, r4
 801ee2e:	e6a2      	b.n	801eb76 <__kernel_rem_pio2+0xe6>
 801ee30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ee32:	2401      	movs	r4, #1
 801ee34:	e7e6      	b.n	801ee04 <__kernel_rem_pio2+0x374>
 801ee36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ee38:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801ee3c:	f7e1 fb8a 	bl	8000554 <__aeabi_i2d>
 801ee40:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801f100 <__kernel_rem_pio2+0x670>
 801ee44:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ee48:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ee4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ee50:	46b2      	mov	sl, r6
 801ee52:	f04f 0800 	mov.w	r8, #0
 801ee56:	9b05      	ldr	r3, [sp, #20]
 801ee58:	4598      	cmp	r8, r3
 801ee5a:	dd05      	ble.n	801ee68 <__kernel_rem_pio2+0x3d8>
 801ee5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ee60:	3701      	adds	r7, #1
 801ee62:	eca5 7b02 	vstmia	r5!, {d7}
 801ee66:	e7df      	b.n	801ee28 <__kernel_rem_pio2+0x398>
 801ee68:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801ee6c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ee70:	f7e1 fbda 	bl	8000628 <__aeabi_dmul>
 801ee74:	4602      	mov	r2, r0
 801ee76:	460b      	mov	r3, r1
 801ee78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ee7c:	f7e1 fa1e 	bl	80002bc <__adddf3>
 801ee80:	f108 0801 	add.w	r8, r8, #1
 801ee84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ee88:	e7e5      	b.n	801ee56 <__kernel_rem_pio2+0x3c6>
 801ee8a:	f1cb 0000 	rsb	r0, fp, #0
 801ee8e:	ec47 6b10 	vmov	d0, r6, r7
 801ee92:	f000 f94d 	bl	801f130 <scalbn>
 801ee96:	ec55 4b10 	vmov	r4, r5, d0
 801ee9a:	4b9b      	ldr	r3, [pc, #620]	@ (801f108 <__kernel_rem_pio2+0x678>)
 801ee9c:	2200      	movs	r2, #0
 801ee9e:	4620      	mov	r0, r4
 801eea0:	4629      	mov	r1, r5
 801eea2:	f7e1 fe47 	bl	8000b34 <__aeabi_dcmpge>
 801eea6:	b300      	cbz	r0, 801eeea <__kernel_rem_pio2+0x45a>
 801eea8:	4b98      	ldr	r3, [pc, #608]	@ (801f10c <__kernel_rem_pio2+0x67c>)
 801eeaa:	2200      	movs	r2, #0
 801eeac:	4620      	mov	r0, r4
 801eeae:	4629      	mov	r1, r5
 801eeb0:	f7e1 fbba 	bl	8000628 <__aeabi_dmul>
 801eeb4:	f7e1 fe68 	bl	8000b88 <__aeabi_d2iz>
 801eeb8:	4606      	mov	r6, r0
 801eeba:	f7e1 fb4b 	bl	8000554 <__aeabi_i2d>
 801eebe:	4b92      	ldr	r3, [pc, #584]	@ (801f108 <__kernel_rem_pio2+0x678>)
 801eec0:	2200      	movs	r2, #0
 801eec2:	f7e1 fbb1 	bl	8000628 <__aeabi_dmul>
 801eec6:	460b      	mov	r3, r1
 801eec8:	4602      	mov	r2, r0
 801eeca:	4629      	mov	r1, r5
 801eecc:	4620      	mov	r0, r4
 801eece:	f7e1 f9f3 	bl	80002b8 <__aeabi_dsub>
 801eed2:	f7e1 fe59 	bl	8000b88 <__aeabi_d2iz>
 801eed6:	ab0c      	add	r3, sp, #48	@ 0x30
 801eed8:	f10b 0b18 	add.w	fp, fp, #24
 801eedc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801eee0:	f108 0801 	add.w	r8, r8, #1
 801eee4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801eee8:	e720      	b.n	801ed2c <__kernel_rem_pio2+0x29c>
 801eeea:	4620      	mov	r0, r4
 801eeec:	4629      	mov	r1, r5
 801eeee:	f7e1 fe4b 	bl	8000b88 <__aeabi_d2iz>
 801eef2:	ab0c      	add	r3, sp, #48	@ 0x30
 801eef4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801eef8:	e718      	b.n	801ed2c <__kernel_rem_pio2+0x29c>
 801eefa:	ab0c      	add	r3, sp, #48	@ 0x30
 801eefc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801ef00:	f7e1 fb28 	bl	8000554 <__aeabi_i2d>
 801ef04:	4622      	mov	r2, r4
 801ef06:	462b      	mov	r3, r5
 801ef08:	f7e1 fb8e 	bl	8000628 <__aeabi_dmul>
 801ef0c:	4652      	mov	r2, sl
 801ef0e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801ef12:	465b      	mov	r3, fp
 801ef14:	4620      	mov	r0, r4
 801ef16:	4629      	mov	r1, r5
 801ef18:	f7e1 fb86 	bl	8000628 <__aeabi_dmul>
 801ef1c:	3e01      	subs	r6, #1
 801ef1e:	4604      	mov	r4, r0
 801ef20:	460d      	mov	r5, r1
 801ef22:	e716      	b.n	801ed52 <__kernel_rem_pio2+0x2c2>
 801ef24:	9906      	ldr	r1, [sp, #24]
 801ef26:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801ef2a:	9106      	str	r1, [sp, #24]
 801ef2c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801ef30:	f7e1 fb7a 	bl	8000628 <__aeabi_dmul>
 801ef34:	4602      	mov	r2, r0
 801ef36:	460b      	mov	r3, r1
 801ef38:	4650      	mov	r0, sl
 801ef3a:	4659      	mov	r1, fp
 801ef3c:	f7e1 f9be 	bl	80002bc <__adddf3>
 801ef40:	3601      	adds	r6, #1
 801ef42:	4682      	mov	sl, r0
 801ef44:	468b      	mov	fp, r1
 801ef46:	9b00      	ldr	r3, [sp, #0]
 801ef48:	429e      	cmp	r6, r3
 801ef4a:	dc01      	bgt.n	801ef50 <__kernel_rem_pio2+0x4c0>
 801ef4c:	42ae      	cmp	r6, r5
 801ef4e:	dde9      	ble.n	801ef24 <__kernel_rem_pio2+0x494>
 801ef50:	ab48      	add	r3, sp, #288	@ 0x120
 801ef52:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ef56:	e9c5 ab00 	strd	sl, fp, [r5]
 801ef5a:	3c01      	subs	r4, #1
 801ef5c:	e6fd      	b.n	801ed5a <__kernel_rem_pio2+0x2ca>
 801ef5e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef60:	2b02      	cmp	r3, #2
 801ef62:	dc0b      	bgt.n	801ef7c <__kernel_rem_pio2+0x4ec>
 801ef64:	2b00      	cmp	r3, #0
 801ef66:	dc35      	bgt.n	801efd4 <__kernel_rem_pio2+0x544>
 801ef68:	d059      	beq.n	801f01e <__kernel_rem_pio2+0x58e>
 801ef6a:	9b02      	ldr	r3, [sp, #8]
 801ef6c:	f003 0007 	and.w	r0, r3, #7
 801ef70:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801ef74:	ecbd 8b02 	vpop	{d8}
 801ef78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef7c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef7e:	2b03      	cmp	r3, #3
 801ef80:	d1f3      	bne.n	801ef6a <__kernel_rem_pio2+0x4da>
 801ef82:	9b05      	ldr	r3, [sp, #20]
 801ef84:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ef88:	eb0d 0403 	add.w	r4, sp, r3
 801ef8c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801ef90:	4625      	mov	r5, r4
 801ef92:	46c2      	mov	sl, r8
 801ef94:	f1ba 0f00 	cmp.w	sl, #0
 801ef98:	dc69      	bgt.n	801f06e <__kernel_rem_pio2+0x5de>
 801ef9a:	4645      	mov	r5, r8
 801ef9c:	2d01      	cmp	r5, #1
 801ef9e:	f300 8087 	bgt.w	801f0b0 <__kernel_rem_pio2+0x620>
 801efa2:	9c05      	ldr	r4, [sp, #20]
 801efa4:	ab48      	add	r3, sp, #288	@ 0x120
 801efa6:	441c      	add	r4, r3
 801efa8:	2000      	movs	r0, #0
 801efaa:	2100      	movs	r1, #0
 801efac:	f1b8 0f01 	cmp.w	r8, #1
 801efb0:	f300 809c 	bgt.w	801f0ec <__kernel_rem_pio2+0x65c>
 801efb4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801efb8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801efbc:	f1b9 0f00 	cmp.w	r9, #0
 801efc0:	f040 80a6 	bne.w	801f110 <__kernel_rem_pio2+0x680>
 801efc4:	9b04      	ldr	r3, [sp, #16]
 801efc6:	e9c3 5600 	strd	r5, r6, [r3]
 801efca:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801efce:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801efd2:	e7ca      	b.n	801ef6a <__kernel_rem_pio2+0x4da>
 801efd4:	9d05      	ldr	r5, [sp, #20]
 801efd6:	ab48      	add	r3, sp, #288	@ 0x120
 801efd8:	441d      	add	r5, r3
 801efda:	4644      	mov	r4, r8
 801efdc:	2000      	movs	r0, #0
 801efde:	2100      	movs	r1, #0
 801efe0:	2c00      	cmp	r4, #0
 801efe2:	da35      	bge.n	801f050 <__kernel_rem_pio2+0x5c0>
 801efe4:	f1b9 0f00 	cmp.w	r9, #0
 801efe8:	d038      	beq.n	801f05c <__kernel_rem_pio2+0x5cc>
 801efea:	4602      	mov	r2, r0
 801efec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eff0:	9c04      	ldr	r4, [sp, #16]
 801eff2:	e9c4 2300 	strd	r2, r3, [r4]
 801eff6:	4602      	mov	r2, r0
 801eff8:	460b      	mov	r3, r1
 801effa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801effe:	f7e1 f95b 	bl	80002b8 <__aeabi_dsub>
 801f002:	ad4a      	add	r5, sp, #296	@ 0x128
 801f004:	2401      	movs	r4, #1
 801f006:	45a0      	cmp	r8, r4
 801f008:	da2b      	bge.n	801f062 <__kernel_rem_pio2+0x5d2>
 801f00a:	f1b9 0f00 	cmp.w	r9, #0
 801f00e:	d002      	beq.n	801f016 <__kernel_rem_pio2+0x586>
 801f010:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f014:	4619      	mov	r1, r3
 801f016:	9b04      	ldr	r3, [sp, #16]
 801f018:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801f01c:	e7a5      	b.n	801ef6a <__kernel_rem_pio2+0x4da>
 801f01e:	9c05      	ldr	r4, [sp, #20]
 801f020:	ab48      	add	r3, sp, #288	@ 0x120
 801f022:	441c      	add	r4, r3
 801f024:	2000      	movs	r0, #0
 801f026:	2100      	movs	r1, #0
 801f028:	f1b8 0f00 	cmp.w	r8, #0
 801f02c:	da09      	bge.n	801f042 <__kernel_rem_pio2+0x5b2>
 801f02e:	f1b9 0f00 	cmp.w	r9, #0
 801f032:	d002      	beq.n	801f03a <__kernel_rem_pio2+0x5aa>
 801f034:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f038:	4619      	mov	r1, r3
 801f03a:	9b04      	ldr	r3, [sp, #16]
 801f03c:	e9c3 0100 	strd	r0, r1, [r3]
 801f040:	e793      	b.n	801ef6a <__kernel_rem_pio2+0x4da>
 801f042:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f046:	f7e1 f939 	bl	80002bc <__adddf3>
 801f04a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801f04e:	e7eb      	b.n	801f028 <__kernel_rem_pio2+0x598>
 801f050:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801f054:	f7e1 f932 	bl	80002bc <__adddf3>
 801f058:	3c01      	subs	r4, #1
 801f05a:	e7c1      	b.n	801efe0 <__kernel_rem_pio2+0x550>
 801f05c:	4602      	mov	r2, r0
 801f05e:	460b      	mov	r3, r1
 801f060:	e7c6      	b.n	801eff0 <__kernel_rem_pio2+0x560>
 801f062:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801f066:	f7e1 f929 	bl	80002bc <__adddf3>
 801f06a:	3401      	adds	r4, #1
 801f06c:	e7cb      	b.n	801f006 <__kernel_rem_pio2+0x576>
 801f06e:	ed35 7b02 	vldmdb	r5!, {d7}
 801f072:	ed8d 7b00 	vstr	d7, [sp]
 801f076:	ed95 7b02 	vldr	d7, [r5, #8]
 801f07a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f07e:	ec53 2b17 	vmov	r2, r3, d7
 801f082:	ed8d 7b06 	vstr	d7, [sp, #24]
 801f086:	f7e1 f919 	bl	80002bc <__adddf3>
 801f08a:	4602      	mov	r2, r0
 801f08c:	460b      	mov	r3, r1
 801f08e:	4606      	mov	r6, r0
 801f090:	460f      	mov	r7, r1
 801f092:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f096:	f7e1 f90f 	bl	80002b8 <__aeabi_dsub>
 801f09a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f09e:	f7e1 f90d 	bl	80002bc <__adddf3>
 801f0a2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801f0a6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801f0aa:	e9c5 6700 	strd	r6, r7, [r5]
 801f0ae:	e771      	b.n	801ef94 <__kernel_rem_pio2+0x504>
 801f0b0:	ed34 7b02 	vldmdb	r4!, {d7}
 801f0b4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801f0b8:	ec51 0b17 	vmov	r0, r1, d7
 801f0bc:	4652      	mov	r2, sl
 801f0be:	465b      	mov	r3, fp
 801f0c0:	ed8d 7b00 	vstr	d7, [sp]
 801f0c4:	f7e1 f8fa 	bl	80002bc <__adddf3>
 801f0c8:	4602      	mov	r2, r0
 801f0ca:	460b      	mov	r3, r1
 801f0cc:	4606      	mov	r6, r0
 801f0ce:	460f      	mov	r7, r1
 801f0d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f0d4:	f7e1 f8f0 	bl	80002b8 <__aeabi_dsub>
 801f0d8:	4652      	mov	r2, sl
 801f0da:	465b      	mov	r3, fp
 801f0dc:	f7e1 f8ee 	bl	80002bc <__adddf3>
 801f0e0:	3d01      	subs	r5, #1
 801f0e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801f0e6:	e9c4 6700 	strd	r6, r7, [r4]
 801f0ea:	e757      	b.n	801ef9c <__kernel_rem_pio2+0x50c>
 801f0ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f0f0:	f7e1 f8e4 	bl	80002bc <__adddf3>
 801f0f4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801f0f8:	e758      	b.n	801efac <__kernel_rem_pio2+0x51c>
 801f0fa:	bf00      	nop
 801f0fc:	f3af 8000 	nop.w
	...
 801f108:	41700000 	.word	0x41700000
 801f10c:	3e700000 	.word	0x3e700000
 801f110:	9b04      	ldr	r3, [sp, #16]
 801f112:	9a04      	ldr	r2, [sp, #16]
 801f114:	601d      	str	r5, [r3, #0]
 801f116:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801f11a:	605c      	str	r4, [r3, #4]
 801f11c:	609f      	str	r7, [r3, #8]
 801f11e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801f122:	60d3      	str	r3, [r2, #12]
 801f124:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f128:	6110      	str	r0, [r2, #16]
 801f12a:	6153      	str	r3, [r2, #20]
 801f12c:	e71d      	b.n	801ef6a <__kernel_rem_pio2+0x4da>
 801f12e:	bf00      	nop

0801f130 <scalbn>:
 801f130:	b570      	push	{r4, r5, r6, lr}
 801f132:	ec55 4b10 	vmov	r4, r5, d0
 801f136:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801f13a:	4606      	mov	r6, r0
 801f13c:	462b      	mov	r3, r5
 801f13e:	b991      	cbnz	r1, 801f166 <scalbn+0x36>
 801f140:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f144:	4323      	orrs	r3, r4
 801f146:	d03b      	beq.n	801f1c0 <scalbn+0x90>
 801f148:	4b33      	ldr	r3, [pc, #204]	@ (801f218 <scalbn+0xe8>)
 801f14a:	4620      	mov	r0, r4
 801f14c:	4629      	mov	r1, r5
 801f14e:	2200      	movs	r2, #0
 801f150:	f7e1 fa6a 	bl	8000628 <__aeabi_dmul>
 801f154:	4b31      	ldr	r3, [pc, #196]	@ (801f21c <scalbn+0xec>)
 801f156:	429e      	cmp	r6, r3
 801f158:	4604      	mov	r4, r0
 801f15a:	460d      	mov	r5, r1
 801f15c:	da0f      	bge.n	801f17e <scalbn+0x4e>
 801f15e:	a326      	add	r3, pc, #152	@ (adr r3, 801f1f8 <scalbn+0xc8>)
 801f160:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f164:	e01e      	b.n	801f1a4 <scalbn+0x74>
 801f166:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801f16a:	4291      	cmp	r1, r2
 801f16c:	d10b      	bne.n	801f186 <scalbn+0x56>
 801f16e:	4622      	mov	r2, r4
 801f170:	4620      	mov	r0, r4
 801f172:	4629      	mov	r1, r5
 801f174:	f7e1 f8a2 	bl	80002bc <__adddf3>
 801f178:	4604      	mov	r4, r0
 801f17a:	460d      	mov	r5, r1
 801f17c:	e020      	b.n	801f1c0 <scalbn+0x90>
 801f17e:	460b      	mov	r3, r1
 801f180:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801f184:	3936      	subs	r1, #54	@ 0x36
 801f186:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801f18a:	4296      	cmp	r6, r2
 801f18c:	dd0d      	ble.n	801f1aa <scalbn+0x7a>
 801f18e:	2d00      	cmp	r5, #0
 801f190:	a11b      	add	r1, pc, #108	@ (adr r1, 801f200 <scalbn+0xd0>)
 801f192:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f196:	da02      	bge.n	801f19e <scalbn+0x6e>
 801f198:	a11b      	add	r1, pc, #108	@ (adr r1, 801f208 <scalbn+0xd8>)
 801f19a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f19e:	a318      	add	r3, pc, #96	@ (adr r3, 801f200 <scalbn+0xd0>)
 801f1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f1a4:	f7e1 fa40 	bl	8000628 <__aeabi_dmul>
 801f1a8:	e7e6      	b.n	801f178 <scalbn+0x48>
 801f1aa:	1872      	adds	r2, r6, r1
 801f1ac:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801f1b0:	428a      	cmp	r2, r1
 801f1b2:	dcec      	bgt.n	801f18e <scalbn+0x5e>
 801f1b4:	2a00      	cmp	r2, #0
 801f1b6:	dd06      	ble.n	801f1c6 <scalbn+0x96>
 801f1b8:	f36f 531e 	bfc	r3, #20, #11
 801f1bc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f1c0:	ec45 4b10 	vmov	d0, r4, r5
 801f1c4:	bd70      	pop	{r4, r5, r6, pc}
 801f1c6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801f1ca:	da08      	bge.n	801f1de <scalbn+0xae>
 801f1cc:	2d00      	cmp	r5, #0
 801f1ce:	a10a      	add	r1, pc, #40	@ (adr r1, 801f1f8 <scalbn+0xc8>)
 801f1d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f1d4:	dac3      	bge.n	801f15e <scalbn+0x2e>
 801f1d6:	a10e      	add	r1, pc, #56	@ (adr r1, 801f210 <scalbn+0xe0>)
 801f1d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f1dc:	e7bf      	b.n	801f15e <scalbn+0x2e>
 801f1de:	3236      	adds	r2, #54	@ 0x36
 801f1e0:	f36f 531e 	bfc	r3, #20, #11
 801f1e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f1e8:	4620      	mov	r0, r4
 801f1ea:	4b0d      	ldr	r3, [pc, #52]	@ (801f220 <scalbn+0xf0>)
 801f1ec:	4629      	mov	r1, r5
 801f1ee:	2200      	movs	r2, #0
 801f1f0:	e7d8      	b.n	801f1a4 <scalbn+0x74>
 801f1f2:	bf00      	nop
 801f1f4:	f3af 8000 	nop.w
 801f1f8:	c2f8f359 	.word	0xc2f8f359
 801f1fc:	01a56e1f 	.word	0x01a56e1f
 801f200:	8800759c 	.word	0x8800759c
 801f204:	7e37e43c 	.word	0x7e37e43c
 801f208:	8800759c 	.word	0x8800759c
 801f20c:	fe37e43c 	.word	0xfe37e43c
 801f210:	c2f8f359 	.word	0xc2f8f359
 801f214:	81a56e1f 	.word	0x81a56e1f
 801f218:	43500000 	.word	0x43500000
 801f21c:	ffff3cb0 	.word	0xffff3cb0
 801f220:	3c900000 	.word	0x3c900000
 801f224:	00000000 	.word	0x00000000

0801f228 <floor>:
 801f228:	ec51 0b10 	vmov	r0, r1, d0
 801f22c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801f230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f234:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801f238:	2e13      	cmp	r6, #19
 801f23a:	460c      	mov	r4, r1
 801f23c:	4605      	mov	r5, r0
 801f23e:	4680      	mov	r8, r0
 801f240:	dc34      	bgt.n	801f2ac <floor+0x84>
 801f242:	2e00      	cmp	r6, #0
 801f244:	da17      	bge.n	801f276 <floor+0x4e>
 801f246:	a332      	add	r3, pc, #200	@ (adr r3, 801f310 <floor+0xe8>)
 801f248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f24c:	f7e1 f836 	bl	80002bc <__adddf3>
 801f250:	2200      	movs	r2, #0
 801f252:	2300      	movs	r3, #0
 801f254:	f7e1 fc78 	bl	8000b48 <__aeabi_dcmpgt>
 801f258:	b150      	cbz	r0, 801f270 <floor+0x48>
 801f25a:	2c00      	cmp	r4, #0
 801f25c:	da55      	bge.n	801f30a <floor+0xe2>
 801f25e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801f262:	432c      	orrs	r4, r5
 801f264:	2500      	movs	r5, #0
 801f266:	42ac      	cmp	r4, r5
 801f268:	4c2b      	ldr	r4, [pc, #172]	@ (801f318 <floor+0xf0>)
 801f26a:	bf08      	it	eq
 801f26c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801f270:	4621      	mov	r1, r4
 801f272:	4628      	mov	r0, r5
 801f274:	e023      	b.n	801f2be <floor+0x96>
 801f276:	4f29      	ldr	r7, [pc, #164]	@ (801f31c <floor+0xf4>)
 801f278:	4137      	asrs	r7, r6
 801f27a:	ea01 0307 	and.w	r3, r1, r7
 801f27e:	4303      	orrs	r3, r0
 801f280:	d01d      	beq.n	801f2be <floor+0x96>
 801f282:	a323      	add	r3, pc, #140	@ (adr r3, 801f310 <floor+0xe8>)
 801f284:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f288:	f7e1 f818 	bl	80002bc <__adddf3>
 801f28c:	2200      	movs	r2, #0
 801f28e:	2300      	movs	r3, #0
 801f290:	f7e1 fc5a 	bl	8000b48 <__aeabi_dcmpgt>
 801f294:	2800      	cmp	r0, #0
 801f296:	d0eb      	beq.n	801f270 <floor+0x48>
 801f298:	2c00      	cmp	r4, #0
 801f29a:	bfbe      	ittt	lt
 801f29c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801f2a0:	4133      	asrlt	r3, r6
 801f2a2:	18e4      	addlt	r4, r4, r3
 801f2a4:	ea24 0407 	bic.w	r4, r4, r7
 801f2a8:	2500      	movs	r5, #0
 801f2aa:	e7e1      	b.n	801f270 <floor+0x48>
 801f2ac:	2e33      	cmp	r6, #51	@ 0x33
 801f2ae:	dd0a      	ble.n	801f2c6 <floor+0x9e>
 801f2b0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801f2b4:	d103      	bne.n	801f2be <floor+0x96>
 801f2b6:	4602      	mov	r2, r0
 801f2b8:	460b      	mov	r3, r1
 801f2ba:	f7e0 ffff 	bl	80002bc <__adddf3>
 801f2be:	ec41 0b10 	vmov	d0, r0, r1
 801f2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f2c6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801f2ca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801f2ce:	40df      	lsrs	r7, r3
 801f2d0:	4207      	tst	r7, r0
 801f2d2:	d0f4      	beq.n	801f2be <floor+0x96>
 801f2d4:	a30e      	add	r3, pc, #56	@ (adr r3, 801f310 <floor+0xe8>)
 801f2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f2da:	f7e0 ffef 	bl	80002bc <__adddf3>
 801f2de:	2200      	movs	r2, #0
 801f2e0:	2300      	movs	r3, #0
 801f2e2:	f7e1 fc31 	bl	8000b48 <__aeabi_dcmpgt>
 801f2e6:	2800      	cmp	r0, #0
 801f2e8:	d0c2      	beq.n	801f270 <floor+0x48>
 801f2ea:	2c00      	cmp	r4, #0
 801f2ec:	da0a      	bge.n	801f304 <floor+0xdc>
 801f2ee:	2e14      	cmp	r6, #20
 801f2f0:	d101      	bne.n	801f2f6 <floor+0xce>
 801f2f2:	3401      	adds	r4, #1
 801f2f4:	e006      	b.n	801f304 <floor+0xdc>
 801f2f6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801f2fa:	2301      	movs	r3, #1
 801f2fc:	40b3      	lsls	r3, r6
 801f2fe:	441d      	add	r5, r3
 801f300:	4545      	cmp	r5, r8
 801f302:	d3f6      	bcc.n	801f2f2 <floor+0xca>
 801f304:	ea25 0507 	bic.w	r5, r5, r7
 801f308:	e7b2      	b.n	801f270 <floor+0x48>
 801f30a:	2500      	movs	r5, #0
 801f30c:	462c      	mov	r4, r5
 801f30e:	e7af      	b.n	801f270 <floor+0x48>
 801f310:	8800759c 	.word	0x8800759c
 801f314:	7e37e43c 	.word	0x7e37e43c
 801f318:	bff00000 	.word	0xbff00000
 801f31c:	000fffff 	.word	0x000fffff

0801f320 <_init>:
 801f320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f322:	bf00      	nop
 801f324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f326:	bc08      	pop	{r3}
 801f328:	469e      	mov	lr, r3
 801f32a:	4770      	bx	lr

0801f32c <_fini>:
 801f32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f32e:	bf00      	nop
 801f330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f332:	bc08      	pop	{r3}
 801f334:	469e      	mov	lr, r3
 801f336:	4770      	bx	lr
