Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun May 07 12:53:34 2017
| Host         : MARINOXAVIEB6B8 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_level_init_control_sets_placed.rpt
| Design       : top_level_init
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    53 |
| Minimum Number of register sites lost to control set restrictions |    20 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              89 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             147 |           89 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | bloc4/sread_idx_mem[4]_i_1_n_0      | reset_IBUF       |                3 |              5 |
|  clk_IBUF_BUFG | bloc3/cpt_sclk[4]_i_1_n_0           | reset_IBUF       |                2 |              5 |
|  clk_IBUF_BUFG | bloc4/E[0]                          | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | bloc2/mem_reg_896_1023_0_0_i_1_n_0  |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_768_895_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_640_767_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_6016_6143_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_512_639_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5760_5887_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5632_5759_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5504_5631_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5376_5503_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5248_5375_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5120_5247_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4992_5119_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4864_4991_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4736_4863_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4608_4735_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4480_4607_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4352_4479_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4224_4351_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_4096_4223_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3968_4095_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_384_511_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3840_3967_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3712_3839_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3584_3711_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3456_3583_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3328_3455_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3200_3327_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_3072_3199_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2944_3071_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2816_2943_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2688_2815_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_256_383_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2560_2687_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2432_2559_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2304_2431_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2176_2303_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_2048_2175_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1792_1919_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1664_1791_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1536_1663_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1408_1535_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_128_255_0_0_i_1_n_0   |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1920_2047_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1152_1279_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1024_1151_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_0_127_0_0_i_1_n_0     |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_5888_6015_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG | bloc2/mem_reg_1280_1407_0_0_i_1_n_0 |                  |               16 |             64 |
|  clk_IBUF_BUFG |                                     | reset_IBUF       |               39 |             89 |
|  clk_IBUF_BUFG | bloc4/sread_idx_ram[0]_i_1_n_0      | reset_IBUF       |               81 |            129 |
+----------------+-------------------------------------+------------------+------------------+----------------+


