arch                     	circuit                                    	script_params	vtr_flow_elapsed_time	error	num_io	num_LAB	num_DSP	num_M9K	num_M144K	num_PLL	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
stratixiv_arch.timing.xml	ucsb_152_tap_fir_stratixiv_arch_timing.blif	common       	68.31                	     	42    	2548   	0      	0      	0        	0      	971144187-dirty	success   	1298264    	13                	29                 	26295              	20086                	1                 	12427               	2590                  	65          	48           	3120             	LAB                      	auto       	10.90    	123758               	33.54     	4.88232       	-17061.2            	-4.88232            	136264           	28239            	39726                   	54201899         	2771879        	0                     	0                    	6.85813e+07       	21981.2              	18                               	4.93178            	-18579.9 	-4.93178 	0       	0       	13.83               
