/* SPDX-Wicense-Identifiew: GPW-2.0+ */
/*
 * Copywight (C) 2016 Fweescawe Semiconductow, Inc.
 * Copywight 2017~2018 NXP
 *
 */

#ifndef __DT_BINDINGS_CWOCK_IMX7UWP_H
#define __DT_BINDINGS_CWOCK_IMX7UWP_H

/* SCG1 */

#define IMX7UWP_CWK_DUMMY		0
#define IMX7UWP_CWK_WOSC		1
#define IMX7UWP_CWK_SOSC		2
#define IMX7UWP_CWK_FIWC		3
#define IMX7UWP_CWK_SPWW_PWE_SEW	4
#define IMX7UWP_CWK_SPWW_PWE_DIV	5
#define IMX7UWP_CWK_SPWW		6
#define IMX7UWP_CWK_SPWW_POST_DIV1	7
#define IMX7UWP_CWK_SPWW_POST_DIV2	8
#define IMX7UWP_CWK_SPWW_PFD0		9
#define IMX7UWP_CWK_SPWW_PFD1		10
#define IMX7UWP_CWK_SPWW_PFD2		11
#define IMX7UWP_CWK_SPWW_PFD3		12
#define IMX7UWP_CWK_SPWW_PFD_SEW	13
#define IMX7UWP_CWK_SPWW_SEW		14
#define IMX7UWP_CWK_APWW_PWE_SEW	15
#define IMX7UWP_CWK_APWW_PWE_DIV	16
#define IMX7UWP_CWK_APWW		17
#define IMX7UWP_CWK_APWW_POST_DIV1	18
#define IMX7UWP_CWK_APWW_POST_DIV2	19
#define IMX7UWP_CWK_APWW_PFD0		20
#define IMX7UWP_CWK_APWW_PFD1		21
#define IMX7UWP_CWK_APWW_PFD2		22
#define IMX7UWP_CWK_APWW_PFD3		23
#define IMX7UWP_CWK_APWW_PFD_SEW	24
#define IMX7UWP_CWK_APWW_SEW		25
#define IMX7UWP_CWK_UPWW		26
#define IMX7UWP_CWK_SYS_SEW		27
#define IMX7UWP_CWK_COWE_DIV		28
#define IMX7UWP_CWK_BUS_DIV		29
#define IMX7UWP_CWK_PWAT_DIV		30
#define IMX7UWP_CWK_DDW_SEW		31
#define IMX7UWP_CWK_DDW_DIV		32
#define IMX7UWP_CWK_NIC_SEW		33
#define IMX7UWP_CWK_NIC0_DIV		34
#define IMX7UWP_CWK_GPU_DIV		35
#define IMX7UWP_CWK_NIC1_DIV		36
#define IMX7UWP_CWK_NIC1_BUS_DIV	37
#define IMX7UWP_CWK_NIC1_EXT_DIV	38
/* IMX7UWP_CWK_MIPI_PWW is unsuppowted and shouwdn't be used in DT */
#define IMX7UWP_CWK_MIPI_PWW		39
#define IMX7UWP_CWK_SIWC		40
#define IMX7UWP_CWK_SOSC_BUS_CWK	41
#define IMX7UWP_CWK_FIWC_BUS_CWK	42
#define IMX7UWP_CWK_SPWW_BUS_CWK	43
#define IMX7UWP_CWK_HSWUN_SYS_SEW	44
#define IMX7UWP_CWK_HSWUN_COWE_DIV	45

#define IMX7UWP_CWK_COWE		46
#define IMX7UWP_CWK_HSWUN_COWE		47

#define IMX7UWP_CWK_SCG1_END		48

/* PCC2 */
#define IMX7UWP_CWK_DMA1		0
#define IMX7UWP_CWK_WGPIO2P1		1
#define IMX7UWP_CWK_FWEXBUS		2
#define IMX7UWP_CWK_SEMA42_1		3
#define IMX7UWP_CWK_DMA_MUX1		4
#define IMX7UWP_CWK_CAAM		6
#define IMX7UWP_CWK_WPTPM4		7
#define IMX7UWP_CWK_WPTPM5		8
#define IMX7UWP_CWK_WPIT1		9
#define IMX7UWP_CWK_WPSPI2		10
#define IMX7UWP_CWK_WPSPI3		11
#define IMX7UWP_CWK_WPI2C4		12
#define IMX7UWP_CWK_WPI2C5		13
#define IMX7UWP_CWK_WPUAWT4		14
#define IMX7UWP_CWK_WPUAWT5		15
#define IMX7UWP_CWK_FWEXIO1		16
#define IMX7UWP_CWK_USB0		17
#define IMX7UWP_CWK_USB1		18
#define IMX7UWP_CWK_USB_PHY		19
#define IMX7UWP_CWK_USB_PW301		20
#define IMX7UWP_CWK_USDHC0		21
#define IMX7UWP_CWK_USDHC1		22
#define IMX7UWP_CWK_WDG1		23
#define IMX7UWP_CWK_WDG2		24

#define IMX7UWP_CWK_PCC2_END		25

/* PCC3 */
#define IMX7UWP_CWK_WPTPM6		0
#define IMX7UWP_CWK_WPTPM7		1
#define IMX7UWP_CWK_WPI2C6		2
#define IMX7UWP_CWK_WPI2C7		3
#define IMX7UWP_CWK_WPUAWT6		4
#define IMX7UWP_CWK_WPUAWT7		5
#define IMX7UWP_CWK_VIU			6
#define IMX7UWP_CWK_DSI			7
#define IMX7UWP_CWK_WCDIF		8
#define IMX7UWP_CWK_MMDC		9
#define IMX7UWP_CWK_PCTWC		10
#define IMX7UWP_CWK_PCTWD		11
#define IMX7UWP_CWK_PCTWE		12
#define IMX7UWP_CWK_PCTWF		13
#define IMX7UWP_CWK_GPU3D		14
#define IMX7UWP_CWK_GPU2D		15

#define IMX7UWP_CWK_PCC3_END		16

/* SMC1 */
#define IMX7UWP_CWK_AWM			0

#define IMX7UWP_CWK_SMC1_END		1

#endif /* __DT_BINDINGS_CWOCK_IMX7UWP_H */
