Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: microprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microprocessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microprocessor"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : microprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "microprocessor.v" in library work
Module <microprocessor> compiled
No errors in compilation
Analysis of file <"microprocessor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <microprocessor> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <microprocessor>.
Module <microprocessor> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <microprocessor>.
    Related source file is "microprocessor.v".
    Found 8-bit register for signal <B_Bypass>.
    Found 5-bit register for signal <RW_ex>.
    Found 8-bit register for signal <ans_ex>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <mem_en_ex>.
    Found 1-bit register for signal <mem_mux_sel_ex>.
    Found 1-bit register for signal <mem_rw_ex>.
    Found 1-bit adder carry out for signal <AUX_10$addsub0001> created at line 210.
    Found 1-bit adder carry out for signal <AUX_11$addsub0001> created at line 211.
    Found 1-bit adder carry out for signal <AUX_12$addsub0001> created at line 212.
    Found 1-bit adder carry out for signal <AUX_13$addsub0001> created at line 213.
    Found 1-bit adder carry out for signal <AUX_14$addsub0001> created at line 214.
    Found 1-bit adder carry out for signal <AUX_15$addsub0001> created at line 215.
    Found 1-bit adder carry out for signal <AUX_16$addsub0001> created at line 216.
    Found 1-bit adder carry out for signal <AUX_17$addsub0000>.
    Found 1-bit adder carry out for signal <AUX_2$addsub0000> created at line 194.
    Found 1-bit adder carry out for signal <AUX_25$addsub0000>.
    Found 1-bit adder carry out for signal <AUX_26$addsub0001> created at line 267.
    Found 1-bit adder carry out for signal <AUX_27$addsub0001> created at line 268.
    Found 1-bit adder carry out for signal <AUX_28$addsub0001> created at line 269.
    Found 1-bit adder carry out for signal <AUX_29$addsub0001> created at line 270.
    Found 1-bit adder carry out for signal <AUX_3$addsub0000> created at line 195.
    Found 1-bit adder carry out for signal <AUX_30$addsub0001> created at line 271.
    Found 1-bit adder carry out for signal <AUX_31$addsub0001> created at line 272.
    Found 1-bit adder carry out for signal <AUX_32$addsub0001> created at line 273.
    Found 1-bit adder carry out for signal <AUX_4$addsub0000> created at line 196.
    Found 1-bit adder carry out for signal <AUX_5$addsub0000> created at line 197.
    Found 1-bit adder carry out for signal <AUX_6$addsub0000> created at line 198.
    Found 1-bit adder carry out for signal <AUX_7$addsub0000> created at line 199.
    Found 1-bit adder carry out for signal <AUX_8$addsub0000> created at line 200.
    Found 1-bit adder carry out for signal <AUX_9$addsub0000>.
    Found 8-bit adder for signal <D2>.
    Found 1-bit 32-to-1 multiplexer for signal <flag<3>>.
    Found 1-bit 32-to-1 multiplexer for signal <flag<1>>.
    Found 8-bit shifter logical left for signal <Ls$shift0000>.
    Found 4-bit xor2 for signal <overflow>.
    Found 4-bit xor8 for signal <parity<17:14>>.
    Found 3-bit xor8 for signal <parity<12:10>>.
    Found 2-bit xor8 for signal <parity<8:7>>.
    Found 6-bit xor8 for signal <parity<5:0>>.
    Found 1-bit xor2 for signal <parity_6$xor0000>.
    Found 1-bit xor2 for signal <parity_6$xor0001>.
    Found 1-bit xor2 for signal <parity_6$xor0002>.
    Found 1-bit xor2 for signal <parity_6$xor0003>.
    Found 1-bit xor2 for signal <parity_6$xor0004>.
    Found 1-bit xor2 for signal <parity_6$xor0005>.
    Found 1-bit xor2 for signal <parity_6$xor0006>.
    Found 8-bit shifter logical right for signal <Rs$shift0000>.
    Found 8-bit 8-to-1 multiplexer for signal <Rsa>.
    Found 8-bit xor2 for signal <Xor1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  53 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred  15 Xor(s).
Unit <microprocessor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 53
 1-bit adder carry out                                 : 24
 2-bit adder                                           : 28
 8-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 27
 1-bit xor2                                            : 11
 1-bit xor8                                            : 15
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 53
 1-bit adder carry out                                 : 24
 2-bit adder                                           : 28
 8-bit adder                                           : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 3
 1-bit 32-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 27
 1-bit xor2                                            : 11
 1-bit xor8                                            : 15
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit microprocessor : the following signal(s) form a combinatorial loop: Mmux_flag<3>_6_f5, op_dec<1>11, Mmux_flag<3>_81, flag_ex<3>.
WARNING:Xst:2170 - Unit microprocessor : the following signal(s) form a combinatorial loop: op_dec<1>1, Mmux_flag<1>_6_f5, Mmux_flag<1>_81, flag_ex<1>.
WARNING:Xst:2170 - Unit microprocessor : the following signal(s) form a combinatorial loop: ans_temp<0>.
WARNING:Xst:2170 - Unit microprocessor : the following signal(s) form a combinatorial loop: flag_ex<2>.
WARNING:Xst:2170 - Unit microprocessor : the following signal(s) form a combinatorial loop: flag_ex<0>.

Optimizing unit <microprocessor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microprocessor, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : microprocessor.ngr
Top Level Output File Name         : microprocessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 75

Cell Usage :
# BELS                             : 348
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 43
#      LUT3                        : 68
#      LUT4                        : 193
#      MUXF5                       : 34
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 32
#      FDR                         : 25
#      FDRS                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 38
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      170  out of   4656     3%  
 Number of Slice Flip Flops:              8  out of   9312     0%  
 Number of 4 input LUTs:                306  out of   9312     3%  
 Number of IOs:                          75
 Number of bonded IOBs:                  75  out of    232    32%  
    IOB Flip Flops:                      24
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.777ns (Maximum Frequency: 562.762MHz)
   Minimum input arrival time before clock: 13.256ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: 18.897ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.777ns (frequency: 562.762MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            data_out_0 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: data_out_0 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.383  data_out_0 (data_out_0)
     LUT4:I3->O            1   0.612   0.000  data_out_buff<0>2 (data_out_buff<0>)
     FDR:D                     0.268          data_out_0
    ----------------------------------------
    Total                      1.777ns (1.394ns logic, 0.383ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1109 / 71
-------------------------------------------------------------------------
Offset:              13.256ns (Levels of Logic = 11)
  Source:            B<2> (PAD)
  Destination:       ans_ex_7 (FF)
  Destination Clock: clk rising

  Data Path: B<2> to ans_ex_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.106   1.145  B_2_IBUF (B_2_IBUF)
     LUT2:I1->O            5   0.612   0.690  Madd_AUX_3_addsub0000_lut<0>1 (Madd_AUX_3_addsub0000_lut<0>)
     LUT4:I0->O            2   0.612   0.410  Madd__AUX_19_lut<0>1 (Madd__AUX_19_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_20_lut<0>1 (Madd__AUX_20_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_21_lut<0>1 (Madd__AUX_21_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_22_lut<0>1 (Madd__AUX_22_lut<0>)
     LUT4:I2->O            4   0.612   0.568  Madd__AUX_23_lut<0>1 (Madd__AUX_23_lut<0>)
     LUT3:I1->O            3   0.612   0.481  cin_add1<6>1 (cin_add1<6>)
     LUT3:I2->O            3   0.612   0.520  Madd__AUX_24_lut<0>1 (Madd__AUX_24_lut<0>)
     LUT4:I1->O            1   0.612   0.360  ans_temp<7>82_SW0 (N222)
     LUT4:I3->O            1   0.612   0.000  ans_temp<7>82 (ans_temp<7>82)
     FDRS:D                    0.268          ans_ex_7
    ----------------------------------------
    Total                     13.256ns (7.494ns logic, 5.762ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  data_out_7 (data_out_7)
     OBUF:I->O                 3.169          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2337 / 4
-------------------------------------------------------------------------
Delay:               18.897ns (Levels of Logic = 16)
  Source:            B<2> (PAD)
  Destination:       flag_ex<3> (PAD)

  Data Path: B<2> to flag_ex<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.106   1.145  B_2_IBUF (B_2_IBUF)
     LUT2:I1->O            5   0.612   0.690  Madd_AUX_3_addsub0000_lut<0>1 (Madd_AUX_3_addsub0000_lut<0>)
     LUT4:I0->O            2   0.612   0.410  Madd__AUX_19_lut<0>1 (Madd__AUX_19_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_20_lut<0>1 (Madd__AUX_20_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_21_lut<0>1 (Madd__AUX_21_lut<0>)
     LUT4:I2->O            4   0.612   0.529  Madd__AUX_22_lut<0>1 (Madd__AUX_22_lut<0>)
     LUT4:I2->O            4   0.612   0.568  Madd__AUX_23_lut<0>1 (Madd__AUX_23_lut<0>)
     LUT3:I1->O            3   0.612   0.481  cin_add1<6>1 (cin_add1<6>)
     LUT3:I2->O            3   0.612   0.454  Madd__AUX_24_lut<0>1 (Madd__AUX_24_lut<0>)
     LUT4:I3->O            2   0.612   0.449  zero<0>55 (zero<0>)
     LUT3:I1->O            1   0.612   0.000  Mmux_flag<1>_11 (Mmux_flag<1>_10)
     MUXF5:I0->O           1   0.278   0.000  Mmux_flag<1>_8_f5 (Mmux_flag<1>_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Mmux_flag<1>_6_f6 (Mmux_flag<1>_6_f6)
     MUXF7:I1->O           1   0.451   0.426  Mmux_flag<1>_5_f7 (Mmux_flag<1>_5_f7)
     LUT3:I1->O            4   0.612   0.499  op_dec<4>1 (flag_ex_1_OBUF)
     OBUF:I->O                 3.169          flag_ex_1_OBUF (flag_ex<1>)
    ----------------------------------------
    Total                     18.897ns (12.187ns logic, 6.710ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.63 secs
 
--> 

Total memory usage is 309804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

