/*
 * The DS CPU and system, as far as NitroSDK's OS library needs them.
 *
 * - The status register (interrupt enable bits, CPU mode) is a variable.
 * - Interrupts are raised by the port's emulated hardware, which runs
 *   OS_IrqHandler just like the real interrupt vector would, in the CPU's
 *   interrupt mode.
 * - OS_Halt ("sleep until the next interrupt") advances one frame.
 * - Thread switching is in port_thread.c. Reset and OS_Terminate have hooks
 *   for the main program.
 * - Replacements for SDK files that only configure the DS's ARM946 CPU
 *   (caches, tightly-coupled memory, the protection unit): there is nothing
 *   to configure on the 3DS, so they do nothing.
 */

#include <nitro.h>
#include <nitro_port.h>
#include <nitro_port_gx3d.h>
#include <stdlib.h>
#include <string.h>

/* libctru's tick counter, for the H-blank split (NitroPort_HBlankSplit). This
 * library does not include libctru's headers -- they clash with the SDK's --
 * so the one prototype it needs is declared here. Host builds (tests, tools)
 * have no counter: timings read 0, the same pattern as port_render2d.c. */
#ifdef __3DS__
extern u64 svcGetSystemTick(void);
#define PORT_NOW() svcGetSystemTick()
#else
#define PORT_NOW() 0
#endif

extern unsigned char NitroPort_IoReg[];

/* ---------------------------------------------------------------- the CPU */

/* System mode, interrupts enabled: how the DS CPU is set up before main. */
u32 OSi_PortCpsr = HW_PSR_SYS_MODE;

/* ------------------------------------------------------------- interrupts */

/* Per-interrupt-bit time in the last H-blank walk (NitroPort_HBlankIrqByBit):
 * which handler the walk's interrupts ran -- bit 1 is the game's H-blank
 * callback -- in ARM11 ticks, and how many times. Only dispatches made inside
 * NitroPort_HBlankLines are counted; the one deferred scheduler switch at the
 * end of the walk is not a handler and stays in the walk's total. */
static u64 sHBlankIrqBitTicks[NITRO_PORT_IRQ_BITS];
static u32 sHBlankIrqBitCalls[NITRO_PORT_IRQ_BITS];
static int sHBlankWalking;

/* `refresh` is off for the 192 raises of an H-blank walk.
 *
 * NitroPort_GxRefresh re-raises the GXFIFO level interrupt whenever the FIFO
 * is under half. Doing that once per scanline means the GXFIFO handler runs
 * 192 times a frame as well as the H-blank one, and on an Old 3DS the walk
 * measures 9.5-13.8 ms with 87% of it inside these raises (hb_irq_us), while
 * the H-blank callback itself is a field wipe task that is usually idle. The
 * FIFO is refreshed once before the walk instead (NitroPort_HBlankLines).
 */
static void raise_irq(u32 mask, int refresh)
{
    int guard;
    u32 saved;

    reg_OS_IF |= mask;

    /* Run handlers while interrupts are enabled and something is pending,
     * one interrupt per call, lowest number first, as on the DS. The guard
     * only stops a handler that never clears its interrupt from hanging the
     * program; level-triggered ones (the 3D FIFO's) legitimately come back
     * many times in a row. */
    for (guard = 0; guard < 65536; guard++) {
        if (refresh) {
            NitroPort_GxRefresh();   /* GXSTAT, and the GXFIFO level interrupt */
        }
        if (OSi_PortCpsr & HW_PSR_IRQ_DISABLE) {
            return;
        }
        if (reg_OS_IME == 0 || (reg_OS_IE & reg_OS_IF) == 0) {
            return;
        }
        /* Taking an interrupt puts the CPU in interrupt mode with further
         * interrupts masked until the handler returns, as the ARM CPU does.
         * Anything raised meanwhile stays pending and runs on the next pass
         * of this loop. In interrupt mode the SDK's scheduler only notes
         * that a switch is wanted; OS_IrqHandler switches at its end
         * (port_thread.c), and this thread carries on from there when it's
         * switched back to. */
        saved = OSi_PortCpsr;
        OSi_PortCpsr = (saved & ~HW_PSR_CPU_MODE_MASK) | HW_PSR_IRQ_MODE | HW_PSR_IRQ_DISABLE;
        if (sHBlankWalking) {
            /* The bit OS_IrqHandler will run: the lowest pending, enabled one. */
            u32 pending = reg_OS_IE & reg_OS_IF;
            int bit = (pending != 0) ? __builtin_ctz(pending) : -1;
            u64 t = PORT_NOW();

            OS_IrqHandler();
            if (bit >= 0 && bit < NITRO_PORT_IRQ_BITS) {
                sHBlankIrqBitTicks[bit] += PORT_NOW() - t;
                sHBlankIrqBitCalls[bit]++;
            }
        } else {
            OS_IrqHandler();
        }
        OSi_PortCpsr = saved;
    }
}

void NitroPort_RaiseIrq(u32 mask)
{
    raise_irq(mask, 1);
}

/* --------------------------------------------------- H-blank, line by line */

NitroLineRegs NitroPort_LineRegs;

/* The last walk's three parts, in ARM11 ticks (NitroPort_HBlankSplit). */
static u64 sHBlankKeepTicks, sHBlankDmaTicks, sHBlankIrqTicks;
#ifndef HGSS_PROFILE_OFF
/* P1: the parts outside the keep/dma/irq split: the per-walk refresh, the
 * thread-switch step, and the line compare scan. */
static u64 sHBlankRefreshTicks, sHBlankSwitchTicks, sHBlankCmpTicks;
#endif
#ifdef HGSS_A0_DIAG
/* P6: the walks checked (the fused compare against the old scan) and the
 * ones where the two answers differed. */
static u64 sHBlankScans, sHBlankScanMismatch;
#endif

/* A line's registers; not DISPSTAT and VCOUNT (0x04-0x07: they draw
 * nothing, and the V-count is each line's own: every frame with the
 * H-blank interrupt on, as the field has it, would have its lines differ). */
static void KeepLine(int y)
{
    memcpy(NitroPort_LineRegs.regs[0][y], NitroPort_IoReg, NITRO_LINE_REGS);
    memcpy(NitroPort_LineRegs.regs[1][y], NitroPort_IoReg + 0x1000, NITRO_LINE_REGS);
    memset(NitroPort_LineRegs.regs[0][y] + 4, 0, 4);
    memset(NitroPort_LineRegs.regs[1][y] + 4, 0, 4);
}

/* P6: do two lines' register blocks differ? The word at 0x04 (DISPSTAT and
 * VCOUNT) is zeroed in every copy, so it never differs and is skipped; the
 * rest is compared a word at a time, not byte at a time: the same question,
 * a tenth of the instructions (a 112-byte memcmp is about 330 ARM11 cycles,
 * and the scan this replaces did 384 of them per walk). */
static int LineRegsDiffer(int engine, int y, int y0)
{
    const u32 *a = (const u32 *)NitroPort_LineRegs.regs[engine][y];
    const u32 *b = (const u32 *)NitroPort_LineRegs.regs[engine][y0];
    int i;

    if (a[0] != b[0]) {
        return 1;
    }
    for (i = 2; i < NITRO_LINE_REGS / 4; i++) {
        if (a[i] != b[i]) {
            return 1;
        }
    }
    return 0;
}

/* One H-blank, of line `line` (the V-count the game reads meanwhile, and
 * DISPSTAT's H-blank flag set: some handlers do nothing without it, e.g.
 * the field's poison wave and the window wipes): its DMAs (only on the 192
 * lines drawn, as on the DS), then its interrupt. */
static void HBlank(int line, BOOL irq, BOOL dma)
{
    reg_GX_VCOUNT = (u16)line;
    reg_GX_DISPSTAT |= REG_GX_DISPSTAT_HBLK_MASK;
    if (dma && line < NITRO_PORT_SCREEN_H) {
        u64 t = PORT_NOW();

        NitroPort_DmaHBlank();
        sHBlankDmaTicks += PORT_NOW() - t;
    }
    if (irq) {
        u64 t = PORT_NOW();

        raise_irq(OS_IE_H_BLANK, 0);
        sHBlankIrqTicks += PORT_NOW() - t;
    }
}

/* The H-blank interrupt is taken if the display asks for it (DISPSTAT),
 * it's enabled (IE, IME) and the CPU takes interrupts now. */
static BOOL HBlankIrq(void)
{
    return (reg_GX_DISPSTAT & REG_GX_DISPSTAT_HBI_MASK) && (reg_OS_IE & OS_IE_H_BLANK) && reg_OS_IME &&
           !(OSi_PortCpsr & HW_PSR_IRQ_DISABLE);
}

void NitroPort_HBlankLines(void)
{
    BOOL irq = HBlankIrq();
    BOOL dma = NitroPort_DmaHBlankArmed();
    u16 vcount = reg_GX_VCOUNT;
    u64 t0, t1;
    int y;

    NitroPort_LineRegs.serial++;
    if (!irq && !dma) {
        NitroPort_LineRegs.active = 0;
        return;
    }
    /* Where the 9.5-13.8 ms an Old 3DS spends in the hand-off goes. The three
     * candidates are the DMA copies, the interrupt handlers (192 of them,
     * through the SDK's dispatcher) and the per-line register copy; guessing
     * between them has already been wrong once. */
    sHBlankKeepTicks = sHBlankDmaTicks = sHBlankIrqTicks = 0;
#ifndef HGSS_PROFILE_OFF
    sHBlankRefreshTicks = sHBlankSwitchTicks = sHBlankCmpTicks = 0;
#endif
    memset(sHBlankIrqBitTicks, 0, sizeof(sHBlankIrqBitTicks));
    memset(sHBlankIrqBitCalls, 0, sizeof(sHBlankIrqBitCalls));
    /* (GXSTAT and the GXFIFO level interrupt once, not once a scanline: see
     * raise_irq) */
#ifndef HGSS_PROFILE_OFF
    { u64 tR = PORT_NOW(); NitroPort_GxRefresh(); sHBlankRefreshTicks += PORT_NOW() - tR; }
#else
    NitroPort_GxRefresh();
#endif
    /* One scheduler switch for the whole walk, not 192: see
     * NitroPort_IrqThreadSwitch. */
    NitroPort_IrqSwitchWanted = 0;
    NitroPort_IrqSwitchDeferred = 1;
    /* Line 0 has what the last H-blank before it left (the frame's last
     * line's, in the V-blank: its interrupt only), then each line what
     * the H-blank of the line before did. */
    sHBlankWalking = 1;
    HBlank(262, irq, FALSE);
    /* P6: whether the lines differ is decided during the walk, below. */
    NitroPort_LineRegs.active = 0;
    for (y = 0; y < NITRO_PORT_SCREEN_H; y++) {
        t0 = PORT_NOW();
        KeepLine(y);
        /* P6: "do the lines differ?" is answered here, as each line is
         * kept: the line before's copy is still in cache, so this is a
         * cheap compare instead of the separate pass over all 192 lines
         * that followed the walk (43 KB read back from RAM: 0.77 ms of
         * the 2.6 ms the H-blank phase took on an Old 3DS). "Some line
         * differs from the first" and "some line differs from the one
         * before it" are the same question, and the compare stops at the
         * first difference, as the old scan did. */
        if (!NitroPort_LineRegs.active && y > 0) {
            NitroPort_LineRegs.active = LineRegsDiffer(0, y, y - 1) ||
                                        LineRegsDiffer(1, y, y - 1);
        }
        t1 = PORT_NOW();
        sHBlankKeepTicks += t1 - t0;
        HBlank(y, irq, dma);   /* (the last one's: for the DMAs' source, as on the DS) */
    }
    sHBlankWalking = 0;
    reg_OS_IF &= ~OS_IE_H_BLANK;   /* (not left pending for later) */
    NitroPort_IrqSwitchDeferred = 0;
    if (NitroPort_IrqSwitchWanted) {
#ifndef HGSS_PROFILE_OFF
        u64 tS = PORT_NOW();
#endif
        NitroPort_IrqSwitchWanted = 0;
        NitroPort_IrqThreadSwitch();
#ifndef HGSS_PROFILE_OFF
        sHBlankSwitchTicks += PORT_NOW() - tS;
#endif
    }
    reg_GX_DISPSTAT &= (u16)~REG_GX_DISPSTAT_HBLK_MASK;
    reg_GX_VCOUNT = vcount;
#ifdef HGSS_A0_DIAG
    /* P6: the fused compare and the old scan over all the lines must
     * agree, on every walk: the old way is computed here and the two
     * answers compared. (The line-register array itself is unchanged by
     * the change: the same KeepLine calls, in the same order.) */
    {
        int differ = 0;

        for (y = 1; y < NITRO_PORT_SCREEN_H && !differ; y++) {
            differ = memcmp(NitroPort_LineRegs.regs[0][y], NitroPort_LineRegs.regs[0][0], NITRO_LINE_REGS) != 0 ||
                     memcmp(NitroPort_LineRegs.regs[1][y], NitroPort_LineRegs.regs[1][0], NITRO_LINE_REGS) != 0;
        }
        sHBlankScans++;
        if (differ != NitroPort_LineRegs.active) {
            sHBlankScanMismatch++;
        }
    }
#endif
}

/* The last walk's three parts, in ARM11 ticks (NitroPort_HBlankLines). */
void NitroPort_HBlankSplit(u64 *keep, u64 *dma, u64 *irq)
{
    *keep = sHBlankKeepTicks;
    *dma = sHBlankDmaTicks;
    *irq = sHBlankIrqTicks;
}
#ifndef HGSS_PROFILE_OFF
/* P1: the parts outside the keep/dma/irq split: the per-walk refresh, the
 * thread-switch step, and the line compare scan. */
void NitroPort_HBlankSplit2(u64 *refresh, u64 *sw, u64 *cmp)
{
    if (refresh != NULL) *refresh = sHBlankRefreshTicks;
    if (sw != NULL) *sw = sHBlankSwitchTicks;
    if (cmp != NULL) *cmp = sHBlankCmpTicks;
}
#endif
#ifdef HGSS_A0_DIAG
/* P6: the walks where the fused compare and the old scan were compared,
 * and the ones where they disagreed (must be none). */
void NitroPort_HBlankScanCheck(u64 *walks, u64 *mismatch)
{
    if (walks != NULL) *walks = sHBlankScans;
    if (mismatch != NULL) *mismatch = sHBlankScanMismatch;
}
#endif

/* The last walk's interrupt handlers, by IRQ bit (NitroPort_HBlankLines). */
void NitroPort_HBlankIrqByBit(NitroPortIrqTime *out)
{
    int bit;

    for (bit = 0; bit < NITRO_PORT_IRQ_BITS; bit++) {
        out[bit].ticks = sHBlankIrqBitTicks[bit];
        out[bit].calls = sHBlankIrqBitCalls[bit];
    }
}

/* The V-blanks so far (StartVBlank), and the one whose lines were last
 * worked out (NitroPort_HBlankLinesOnce). */
static u32 sVBlanks, sLinesVBlank = 0xFFFFFFFFu;

BOOL NitroPort_LineRegsActive(void)
{
    return NitroPort_LineRegs.active != 0;
}

BOOL NitroPort_HBlankLinesDue(void)
{
    return sLinesVBlank != sVBlanks && (HBlankIrq() || NitroPort_DmaHBlankArmed());
}

BOOL NitroPort_HBlankLinesOnce(void)
{
    /* The game arms its H-blank DMAs again only in its V-blank interrupt:
     * a second time, they'd carry on past their tables (and the handlers
     * run twice as often). */
    if (sLinesVBlank == sVBlanks) {
        return FALSE;
    }
    sLinesVBlank = sVBlanks;
    NitroPort_HBlankLines();
    return TRUE;
}

__attribute__((weak)) void NitroPort_OnFrame(void)
{
}

__attribute__((weak)) void NitroPort_VBlankWorkDone(void)
{
}

/* V-blank starts: its interrupt is requested and V-blank DMAs run (masked
 * meanwhile, so the interrupts are then taken lowest first). */
static void StartVBlank(void)
{
    u32 saved = OSi_PortCpsr;

    OSi_PortCpsr |= HW_PSR_IRQ_DISABLE;
    sVBlanks++;
    NitroPort_VBlankStarts();
    NitroPort_GxRefresh();
    reg_OS_IF |= OS_IE_V_BLANK;
    NitroPort_DmaVBlank();
    OSi_PortCpsr = saved;
    NitroPort_RaiseIrq(0);
}

/* DS time spent this frame on work the port does instantly (game card
 * reads); see NitroPort_SpendDsTime. */
static u64 sWorkCycles;

/* NitroSystem's VRAM transfer manager, when the program has it
 * (patches/NitroSystem/0004): the 3D transfers queued for the V-blank. */
extern void NNSi_GfdDoVramTransfer3D(void) __attribute__((weak));

__attribute__((weak)) void NitroPort_Halt(void)
{
    /* The DS sleeps until an interrupt arrives. In a game the next one is
     * (almost always) V-blank, so: finish this frame, then raise it. If the
     * CPU has interrupts masked (OS_WaitInterrupt, OS_Terminate), it wakes
     * up but doesn't take them: they stay pending until it unmasks them. */

    /* The DS draws the 3D scene the game has just ended after the V-blank
     * work, which does the texture transfers the game queued for it; the
     * port draws it now. So those are done now. Unless the 3D drawing is
     * behind and a scene from before may still be drawn: that one would
     * get them too, so the V-blank work does them then, as on the DS. */
    if (NNSi_GfdDoVramTransfer3D != NULL && !NitroPort_Gx3dEarlierSceneUnread()) {
        NNSi_GfdDoVramTransfer3D();
    }
    NitroPort_OnFrame();
    sWorkCycles = 0;
    StartVBlank();
}

void NitroPort_SpendDsTime(u64 cycles)
{
    /* A long load takes the DS several frames, and V-blank interrupts keep
     * coming meanwhile: the game relies on them, e.g. its V-blank task
     * list (32 entries) is emptied by the V-blank handler while a field
     * loads dozens of models that each queue a texture upload there. The
     * port reads instantly, so it raises those V-blanks itself: one for
     * every frame's worth of DS time the work in this frame adds up to.
     * The frame isn't shown; the next OS_Halt still ends it. */
    sWorkCycles += cycles;
    while (sWorkCycles >= NITRO_PORT_CYCLES_PER_FRAME) {
        sWorkCycles -= NITRO_PORT_CYCLES_PER_FRAME;
        StartVBlank();
    }
}

/* ----------------------------------------------------------- OS_Terminate */

__attribute__((weak, noreturn)) void NitroPort_Terminate(void)
{
    NitroPort_Log("[nitro] OS_Terminate: the game stopped itself");
    abort();
}

void OS_Terminate(void)
{
    /* The DS stops here for good (interrupts off, halted). The port tells
     * the main program, which reports it. */
    (void)OS_DisableInterrupts();
    NitroPort_Terminate();
}

/* ----------------------------------------------------- reset (os_reset.c) */

static BOOL sResetInitialized;

void OS_InitReset(void)
{
    sResetInitialized = TRUE;
}

BOOL OS_IsResetOccurred(void)
{
    return FALSE;
}

__attribute__((weak, noreturn)) void NitroPort_ResetSystem(u32 parameter)
{
    NitroPort_Log("[nitro] OS_ResetSystem(%lu): restarting isn't implemented yet",
                  (unsigned long)parameter);
    abort();
}

void OS_ResetSystem(u32 parameter)
{
    /* The DS keeps the parameter in main memory across the reset;
     * OS_GetResetParameter reads it back after the restart. */
    *(u32 *)HW_RESET_PARAMETER_BUF = parameter;
    NitroPort_ResetSystem(parameter);
}

/* ---------------------------------------------- exceptions (os_exception.c) */

static OSExceptionHandler sUserExceptionHandler;
static void *sUserExceptionArg;

void OS_InitException(void)
{
}

void OS_SetUserExceptionHandler(OSExceptionHandler handler, void *arg)
{
    /* Stored for completeness; crashes on the 3DS are reported by the 3DS. */
    sUserExceptionHandler = handler;
    sUserExceptionArg = arg;
}

void OS_EnableUserExceptionHandlerOnDebugger(void)
{
}

void OS_SetExceptionVectorUpper(void)
{
}

void OS_SetExceptionVectorLower(void)
{
}

/* ------------------------------------- CPU configuration (os_cache.c etc.) */
/* The DS's ARM946 has caches that must be flushed before DMA and the GPU
 * read memory, tightly-coupled memories, and a protection unit. The port's
 * "DMA" and "GPU" are ordinary code reading ordinary memory, so none of
 * this is needed. */

BOOL DC_Enable(void) { return TRUE; }
BOOL DC_Disable(void) { return TRUE; }
BOOL DC_Restore(BOOL enable) { (void)enable; return TRUE; }
void DC_InvalidateAll(void) {}
void DC_StoreAll(void) {}
void DC_FlushAll(void) {}
void DC_InvalidateRange(void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void DC_StoreRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void DC_FlushRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void DC_TouchRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void DC_LockdownRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void DC_UnlockdownAll(void) {}
void DC_Unlockdown(u32 num) { (void)num; }
void DC_WaitWriteBufferEmpty(void) {}

BOOL IC_Enable(void) { return TRUE; }
BOOL IC_Disable(void) { return TRUE; }
BOOL IC_Restore(BOOL enable) { (void)enable; return TRUE; }
void IC_InvalidateAll(void) {}
void IC_InvalidateRange(void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void IC_PrefetchRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void IC_LockdownRange(const void *startAddr, u32 nBytes) { (void)startAddr; (void)nBytes; }
void IC_UnlockdownAll(void) {}
void IC_Unlockdown(u32 num) { (void)num; }

void OS_EnableITCM(void) {}
void OS_DisableITCM(void) {}
void OS_SetITCMParam(u32 param) { (void)param; }
u32 OS_GetITCMParam(void) { return 0; }
void OS_EnableDTCM(void) {}
void OS_DisableDTCM(void) {}
void OS_SetDTCMParam(u32 param) { (void)param; }
u32 OS_GetDTCMParam(void) { return 0; }
void OS_SetDTCMAddress(u32 address) { (void)address; }
u32 OS_GetDTCMAddress(void) { return HW_DTCM; }

void OS_EnableProtectionUnit(void) {}
void OS_DisableProtectionUnit(void) {}
void OS_EnableICacheForProtectionRegion(u32 flags) { (void)flags; }
void OS_DisableICacheForProtectionRegion(u32 flags) { (void)flags; }
u32 OS_GetICacheEnableFlagsForProtectionRegion(void) { return 0; }
void OS_SetIPermissionsForProtectionRegion(u32 setMask, u32 flags) { (void)setMask; (void)flags; }
u32 OS_GetIPermissionsForProtectionRegion(void) { return 0; }
void OS_EnableDCacheForProtectionRegion(u32 flags) { (void)flags; }
void OS_DisableDCacheForProtectionRegion(u32 flags) { (void)flags; }
u32 OS_GetDCacheEnableFlagsForProtectionRegion(u32 flags) { (void)flags; return 0; }
void OS_SetDPermissionsForProtectionRegion(u32 setMask, u32 flags) { (void)setMask; (void)flags; }
u32 OS_GetDPermissionsForProtectionRegion(void) { return 0; }
void OS_EnableWriteBufferForProtectionRegion(u32 flags) { (void)flags; }
void OS_DisableWriteBufferForProtectionRegion(u32 flags) { (void)flags; }
u32 OS_GetWriteBufferEnableFlagsForProtectionRegion(u32 flags) { (void)flags; return 0; }
void OS_SetProtectionRegion0(u32 param) { (void)param; }
void OS_SetProtectionRegion1(u32 param) { (void)param; }
void OS_SetProtectionRegion2(u32 param) { (void)param; }
void OS_SetProtectionRegion3(u32 param) { (void)param; }
void OS_SetProtectionRegion4(u32 param) { (void)param; }
void OS_SetProtectionRegion5(u32 param) { (void)param; }
void OS_SetProtectionRegion6(u32 param) { (void)param; }
void OS_SetProtectionRegion7(u32 param) { (void)param; }
u32 OS_GetProtectionRegion0(void) { return 0; }
u32 OS_GetProtectionRegion1(void) { return 0; }
u32 OS_GetProtectionRegion2(void) { return 0; }
u32 OS_GetProtectionRegion3(void) { return 0; }
u32 OS_GetProtectionRegion4(void) { return 0; }
u32 OS_GetProtectionRegion5(void) { return 0; }
u32 OS_GetProtectionRegion6(void) { return 0; }
u32 OS_GetProtectionRegion7(void) { return 0; }
