#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 27 09:40:52 2024
# Process ID: 4656
# Current directory: D:/FPGA_CPU/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 D:\FPGA_CPU\vivado\Integration\Integration.xpr
# Log file: D:/FPGA_CPU/vivado/Integration/vivado.log
# Journal file: D:/FPGA_CPU/vivado/Integration\vivado.jou
# Running On        :8x8-Bit
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) m3-8100Y CPU @ 1.10GHz
# CPU Frequency     :1608 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8453 MB
# Swap memory       :8453 MB
# Total Virtual     :16907 MB
# Available Virtual :12272 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_CPU/vivado/Integration/Integration.xpr
open_bd_design {D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  main_clk_wiz_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_clk_wiz_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects [get_files D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=D:/FPGA_CPU/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation -simset [get_filesets debugger ]
open_wave_config D:/FPGA_CPU/vivado/Integration/Integration.srcs/debugger/new/CPUSim_behav.wcfg
source CPUSim.tcl
run 1 ms
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
save_wave_config {D:/FPGA_CPU/vivado/Integration/Integration.srcs/debugger/new/CPUSim_behav.wcfg}
close_sim
