*******************************************************************

  Device    [ADC]

  Author    [leiyang]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of ADC // pragma PAP_ARC_COLOR="64:64:128"
{
    // The bounding box
    generate ( 80 # 200 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 200 ]  <
                              
                              DCLK                       @[ ,26],
                              RST_N                      @[ ,28],
                              
                              TEST_CLK                   @[ ,32],
                              TEST_SE_N                  @[ ,34],
                              TEST_MODE_N                @[ ,36],
                              TEST_SI0                   @[ ,38],
                              TEST_SI1                   @[ ,40],
                              TEST_SI2                   @[ ,42],
                              TEST_RSTN                  @[ ,44],
                              
                              AD_EN                      @[ ,48],
                              CONVST                     @[ ,50],
                              LOADN_SC                   @[ ,52],
                              
                              DADDR[7]                   @[ ,56],
                              DADDR[6]                   @[ ,58],
                              DADDR[5]                   @[ ,60],
                              DADDR[4]                   @[ ,62],
                              DADDR[3]                   @[ ,64],
                              DADDR[2]                   @[ ,66],
                              DADDR[1]                   @[ ,68],
                              DADDR[0]                   @[ ,70],
                              
                              DWE                        @[ ,74],
                              DEN                        @[ ,76],
                              
                              DI[0]                      @[ ,80],
                              DI[1]                      @[ ,82],
                              DI[2]                      @[ ,84],
                              DI[3]                      @[ ,86],
                              DI[4]                      @[ ,88],
                              DI[5]                      @[ ,90],
                              DI[6]                      @[ ,92],
                              DI[7]                      @[ ,94],
                              DI[8]                      @[ ,96],
                              DI[9]                      @[ ,98],
                              DI[10]                     @[ ,100],
                              DI[11]                     @[ ,102],
                              DI[12]                     @[ ,104],
                              DI[13]                     @[ ,106],
                              DI[14]                     @[ ,108],
                              DI[15]                     @[ ,110],
                              
                              VAUX[0]                    @[ ,120],
                              VAUX[1]                    @[ ,122],      
                              VAUX[2]                    @[ ,124],
                              VAUX[3]                    @[ ,126],
                              VAUX[4]                    @[ ,128],
                              VAUX[5]                    @[ ,130],
                              VAUX[6]                    @[ ,132],
                              VAUX[7]                    @[ ,134],
                              VAUX[8]                    @[ ,136],
                              VAUX[9]                    @[ ,138]
                              
                             >
              ->  [ 80, ]                                                                 

              ->  [ , 0] 
                             <         
                              DBUSY                      @[ ,20],
                              DO[0]                      @[ ,50],
                              DO[1]                      @[ ,52],
                              DO[2]                      @[ ,54],
                              DO[3]                      @[ ,56],
                              DO[4]                      @[ ,58],
                              DO[5]                      @[ ,60],
                              DO[6]                      @[ ,62],
                              DO[7]                      @[ ,64],
                              DO[8]                      @[ ,66],
                              DO[9]                      @[ ,68],
                              DO[10]                     @[ ,70],
                              DO[11]                     @[ ,72],
                              DO[12]                     @[ ,74],
                              DO[13]                     @[ ,76],
                              DO[14]                     @[ ,78],
                              DO[15]                     @[ ,80],
                              DRDY                       @[ ,90],
                              DMODIFIED                  @[ ,100],
                              LOGIC_DONE                 @[ ,110],
                              OVER_TEMP                  @[ ,112],
                              TEST_SO0                   @[ ,114],
                              TEST_SO1                   @[ ,116],
                              TEST_SO2                   @[ ,118],
                              
                              VA[0]                      @[ ,140],
                              VA[1]                      @[ ,142]
                              
                             >  

              ->  [ 0, ]  ;

}; // symbol logsym of ADC

symbol fpsym of ADC // pragma PAP_ARC_COLOR="0:128:192"
{
    // The bounding box
    generate ( 80 # 150 );

    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [  0, 150 ]   
              ->  [ 80, 150 ]
              ->  [ 80,  0 ]   
              ->  [  0,  0 ]  ;

    //
    // Free-hanging text and edge
    //
    "ADC" @ [40, 100];


}; // end of symbol fpsym of ADC
                   