$date
	Sun Dec  8 21:15:14 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux_test $end
$scope module mux0 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ sel $end
$var wire 1 % w0 $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$scope module not0 $end
$var wire 1 $ in $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#1
0#
1&
1'
1%
0"
0!
0$
#2
1"
#3
1#
0&
0"
1!
#4
1"
#5
0#
1&
0%
0"
0!
1$
#6
1#
0'
1"
#7
0#
1'
0"
1!
#8
1#
0'
1"
#9
