###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       350270   # Number of WRITE/WRITEP commands
num_reads_done                 =      1095503   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       823905   # Number of read row buffer hits
num_read_cmds                  =      1095492   # Number of READ/READP commands
num_writes_done                =       350289   # Number of read requests issued
num_write_row_hits             =       288217   # Number of write row buffer hits
num_act_cmds                   =       335943   # Number of ACT commands
num_pre_cmds                   =       335911   # Number of PRE commands
num_ondemand_pres              =       310008   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9543168   # Cyles of rank active rank.0
rank_active_cycles.1           =      9340524   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       456832   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       659476   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1386611   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17944   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3338   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2220   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2652   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3044   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4162   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1750   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          613   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          620   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22841   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           75   # Write cmd latency (cycles)
write_latency[20-39]           =          551   # Write cmd latency (cycles)
write_latency[40-59]           =          780   # Write cmd latency (cycles)
write_latency[60-79]           =         1289   # Write cmd latency (cycles)
write_latency[80-99]           =         2182   # Write cmd latency (cycles)
write_latency[100-119]         =         3150   # Write cmd latency (cycles)
write_latency[120-139]         =         4759   # Write cmd latency (cycles)
write_latency[140-159]         =         6653   # Write cmd latency (cycles)
write_latency[160-179]         =         8349   # Write cmd latency (cycles)
write_latency[180-199]         =         9768   # Write cmd latency (cycles)
write_latency[200-]            =       312714   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       281593   # Read request latency (cycles)
read_latency[40-59]            =       109467   # Read request latency (cycles)
read_latency[60-79]            =       137640   # Read request latency (cycles)
read_latency[80-99]            =        74573   # Read request latency (cycles)
read_latency[100-119]          =        59999   # Read request latency (cycles)
read_latency[120-139]          =        51276   # Read request latency (cycles)
read_latency[140-159]          =        38479   # Read request latency (cycles)
read_latency[160-179]          =        31541   # Read request latency (cycles)
read_latency[180-199]          =        26170   # Read request latency (cycles)
read_latency[200-]             =       284754   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.74855e+09   # Write energy
read_energy                    =  4.41702e+09   # Read energy
act_energy                     =   9.1914e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.19279e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.16548e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95494e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82849e+09   # Active standby energy rank.1
average_read_latency           =      187.987   # Average read request latency (cycles)
average_interarrival           =      6.91652   # Average request interarrival latency (cycles)
total_energy                   =  2.01086e+10   # Total energy (pJ)
average_power                  =      2010.86   # Average power (mW)
average_bandwidth              =      12.3374   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       349021   # Number of WRITE/WRITEP commands
num_reads_done                 =      1078557   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       794417   # Number of read row buffer hits
num_read_cmds                  =      1078554   # Number of READ/READP commands
num_writes_done                =       349048   # Number of read requests issued
num_write_row_hits             =       280711   # Number of write row buffer hits
num_act_cmds                   =       354569   # Number of ACT commands
num_pre_cmds                   =       354545   # Number of PRE commands
num_ondemand_pres              =       328661   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9453686   # Cyles of rank active rank.0
rank_active_cycles.1           =      9419735   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       546314   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       580265   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1366383   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20021   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3357   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2190   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3011   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4163   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1750   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          600   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          602   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22838   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           76   # Write cmd latency (cycles)
write_latency[20-39]           =          621   # Write cmd latency (cycles)
write_latency[40-59]           =          738   # Write cmd latency (cycles)
write_latency[60-79]           =         1266   # Write cmd latency (cycles)
write_latency[80-99]           =         2082   # Write cmd latency (cycles)
write_latency[100-119]         =         3367   # Write cmd latency (cycles)
write_latency[120-139]         =         5051   # Write cmd latency (cycles)
write_latency[140-159]         =         7017   # Write cmd latency (cycles)
write_latency[160-179]         =         8872   # Write cmd latency (cycles)
write_latency[180-199]         =        10651   # Write cmd latency (cycles)
write_latency[200-]            =       309280   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       280704   # Read request latency (cycles)
read_latency[40-59]            =       109414   # Read request latency (cycles)
read_latency[60-79]            =       146242   # Read request latency (cycles)
read_latency[80-99]            =        76652   # Read request latency (cycles)
read_latency[100-119]          =        61570   # Read request latency (cycles)
read_latency[120-139]          =        52711   # Read request latency (cycles)
read_latency[140-159]          =        37924   # Read request latency (cycles)
read_latency[160-179]          =        30810   # Read request latency (cycles)
read_latency[180-199]          =        25388   # Read request latency (cycles)
read_latency[200-]             =       257138   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.74231e+09   # Write energy
read_energy                    =  4.34873e+09   # Read energy
act_energy                     =  9.70101e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.62231e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78527e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8991e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87791e+09   # Active standby energy rank.1
average_read_latency           =      173.592   # Average read request latency (cycles)
average_interarrival           =      7.00464   # Average request interarrival latency (cycles)
total_energy                   =  2.00836e+10   # Total energy (pJ)
average_power                  =      2008.36   # Average power (mW)
average_bandwidth              =      12.1822   # Average bandwidth
