[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/montgomery_step.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/montgomery_step.v
%3Cclass%3E=100
%3Cbasename%3E=montgomery_step
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, valid_in, a, b, n, s_prev, n_c, s, valid_out, busy, b_req, a_out, n_out, c_step, stop
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
a\category=117
a\port=1
a\alias=a
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
a_out\category=117
a_out\port=2
a_out\alias=a_out
a_out\type\Subtype\mark1=ieee::std_logic_vector
a_out\type\Subtype\mark2=ieee::std_logic_vector
a_out\type\Subtype\constraint\0\Range\dir=false
a_out\type\Subtype\constraint\0\Range\left\Constant\value=15
a_out\type\Subtype\constraint\0\Range\left\Constant\units=
a_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a_out\type\Subtype\constraint\0\Range\right\Constant\value=0
a_out\type\Subtype\constraint\0\Range\right\Constant\units=
a_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ab_valid\category=117
ab_valid\port=0
ab_valid\alias=ab_valid
ab_valid\type\Subtype\mark1=ieee::std_logic
ab_valid\type\Subtype\mark2=ieee::std_logic
b\category=117
b\port=1
b\alias=b
b\type\Subtype\mark1=ieee::std_logic_vector
b\type\Subtype\mark2=ieee::std_logic_vector
b\type\Subtype\constraint\0\Range\dir=false
b\type\Subtype\constraint\0\Range\left\Constant\value=15
b\type\Subtype\constraint\0\Range\left\Constant\units=
b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b\type\Subtype\constraint\0\Range\right\Constant\value=0
b\type\Subtype\constraint\0\Range\right\Constant\units=
b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b_req\category=117
b_req\port=2
b_req\alias=b_req
b_req\type\Subtype\mark1=ieee::std_logic
b_req\type\Subtype\mark2=ieee::std_logic
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
busy\category=117
busy\port=2
busy\alias=busy
busy\type\Subtype\mark1=ieee::std_logic
busy\type\Subtype\mark2=ieee::std_logic
c_step\category=117
c_step\port=2
c_step\alias=c_step
c_step\type\Subtype\mark1=ieee::std_logic
c_step\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
counter\category=117
counter\port=0
counter\alias=counter
counter\type\Subtype\mark1=ieee::std_logic_vector
counter\type\Subtype\mark2=ieee::std_logic_vector
counter\type\Subtype\constraint\0\Range\dir=false
counter\type\Subtype\constraint\0\Range\left\Constant\value=7
counter\type\Subtype\constraint\0\Range\left\Constant\units=
counter\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
counter\type\Subtype\constraint\0\Range\right\Constant\value=0
counter\type\Subtype\constraint\0\Range\right\Constant\units=
counter\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fifo_read\category=117
fifo_read\port=0
fifo_read\alias=fifo_read
fifo_read\type\Subtype\mark1=ieee::std_logic
fifo_read\type\Subtype\mark2=ieee::std_logic
m_val\category=117
m_val\port=0
m_val\alias=m_val
m_val\type\Subtype\mark1=ieee::std_logic
m_val\type\Subtype\mark2=ieee::std_logic
mont\category=105
mont\port=0
mont\alias=mont
mont_input_a\category=117
mont_input_a\port=0
mont_input_a\alias=mont_input_a
mont_input_a\type\Subtype\mark1=ieee::std_logic_vector
mont_input_a\type\Subtype\mark2=ieee::std_logic_vector
mont_input_a\type\Subtype\constraint\0\Range\dir=false
mont_input_a\type\Subtype\constraint\0\Range\left\Constant\value=15
mont_input_a\type\Subtype\constraint\0\Range\left\Constant\units=
mont_input_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mont_input_a\type\Subtype\constraint\0\Range\right\Constant\value=0
mont_input_a\type\Subtype\constraint\0\Range\right\Constant\units=
mont_input_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mont_input_n\category=117
mont_input_n\port=0
mont_input_n\alias=mont_input_n
mont_input_n\type\Subtype\mark1=ieee::std_logic_vector
mont_input_n\type\Subtype\mark2=ieee::std_logic_vector
mont_input_n\type\Subtype\constraint\0\Range\dir=false
mont_input_n\type\Subtype\constraint\0\Range\left\Constant\value=15
mont_input_n\type\Subtype\constraint\0\Range\left\Constant\units=
mont_input_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mont_input_n\type\Subtype\constraint\0\Range\right\Constant\value=0
mont_input_n\type\Subtype\constraint\0\Range\right\Constant\units=
mont_input_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mont_input_s\category=117
mont_input_s\port=0
mont_input_s\alias=mont_input_s
mont_input_s\type\Subtype\mark1=ieee::std_logic_vector
mont_input_s\type\Subtype\mark2=ieee::std_logic_vector
mont_input_s\type\Subtype\constraint\0\Range\dir=false
mont_input_s\type\Subtype\constraint\0\Range\left\Constant\value=15
mont_input_s\type\Subtype\constraint\0\Range\left\Constant\units=
mont_input_s\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mont_input_s\type\Subtype\constraint\0\Range\right\Constant\value=0
mont_input_s\type\Subtype\constraint\0\Range\right\Constant\units=
mont_input_s\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
montgomery_step\category=100
montgomery_step\port=0
montgomery_step\alias=montgomery_step
n\category=117
n\port=1
n\alias=n
n\type\Subtype\mark1=ieee::std_logic_vector
n\type\Subtype\mark2=ieee::std_logic_vector
n\type\Subtype\constraint\0\Range\dir=false
n\type\Subtype\constraint\0\Range\left\Constant\value=15
n\type\Subtype\constraint\0\Range\left\Constant\units=
n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n\type\Subtype\constraint\0\Range\right\Constant\value=0
n\type\Subtype\constraint\0\Range\right\Constant\units=
n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_c\category=117
n_c\port=1
n_c\alias=n_c
n_c\type\Subtype\mark1=ieee::std_logic_vector
n_c\type\Subtype\mark2=ieee::std_logic_vector
n_c\type\Subtype\constraint\0\Range\dir=false
n_c\type\Subtype\constraint\0\Range\left\Constant\value=15
n_c\type\Subtype\constraint\0\Range\left\Constant\units=
n_c\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_c\type\Subtype\constraint\0\Range\right\Constant\value=0
n_c\type\Subtype\constraint\0\Range\right\Constant\units=
n_c\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_out\category=117
n_out\port=2
n_out\alias=n_out
n_out\type\Subtype\mark1=ieee::std_logic_vector
n_out\type\Subtype\mark2=ieee::std_logic_vector
n_out\type\Subtype\constraint\0\Range\dir=false
n_out\type\Subtype\constraint\0\Range\left\Constant\value=15
n_out\type\Subtype\constraint\0\Range\left\Constant\units=
n_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_out\type\Subtype\constraint\0\Range\right\Constant\value=0
n_out\type\Subtype\constraint\0\Range\right\Constant\units=
n_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_counter\category=117
next_counter\port=0
next_counter\alias=next_counter
next_counter\type\Subtype\mark1=ieee::std_logic_vector
next_counter\type\Subtype\mark2=ieee::std_logic_vector
next_counter\type\Subtype\constraint\0\Range\dir=false
next_counter\type\Subtype\constraint\0\Range\left\Constant\value=7
next_counter\type\Subtype\constraint\0\Range\left\Constant\units=
next_counter\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_counter\type\Subtype\constraint\0\Range\right\Constant\value=0
next_counter\type\Subtype\constraint\0\Range\right\Constant\units=
next_counter\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_reg_constant\category=117
next_reg_constant\port=0
next_reg_constant\alias=next_reg_constant
next_reg_constant\type\Subtype\mark1=ieee::std_logic_vector
next_reg_constant\type\Subtype\mark2=ieee::std_logic_vector
next_reg_constant\type\Subtype\constraint\0\Range\dir=false
next_reg_constant\type\Subtype\constraint\0\Range\left\Constant\value=47
next_reg_constant\type\Subtype\constraint\0\Range\left\Constant\units=
next_reg_constant\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_reg_constant\type\Subtype\constraint\0\Range\right\Constant\value=0
next_reg_constant\type\Subtype\constraint\0\Range\right\Constant\units=
next_reg_constant\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_reg_input\category=117
next_reg_input\port=0
next_reg_input\alias=next_reg_input
next_reg_input\type\Subtype\mark1=ieee::std_logic_vector
next_reg_input\type\Subtype\mark2=ieee::std_logic_vector
next_reg_input\type\Subtype\constraint\0\Range\dir=false
next_reg_input\type\Subtype\constraint\0\Range\left\Constant\value=47
next_reg_input\type\Subtype\constraint\0\Range\left\Constant\units=
next_reg_input\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_reg_input\type\Subtype\constraint\0\Range\right\Constant\value=0
next_reg_input\type\Subtype\constraint\0\Range\right\Constant\units=
next_reg_input\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_reg_out\category=117
next_reg_out\port=0
next_reg_out\alias=next_reg_out
next_reg_out\type\Subtype\mark1=ieee::std_logic_vector
next_reg_out\type\Subtype\mark2=ieee::std_logic_vector
next_reg_out\type\Subtype\constraint\0\Range\dir=false
next_reg_out\type\Subtype\constraint\0\Range\left\Constant\value=31
next_reg_out\type\Subtype\constraint\0\Range\left\Constant\units=
next_reg_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_reg_out\type\Subtype\constraint\0\Range\right\Constant\value=0
next_reg_out\type\Subtype\constraint\0\Range\right\Constant\units=
next_reg_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_state\category=117
next_state\port=0
next_state\alias=next_state
next_state\type\Subtype\mark1=montgomery_step::state_type
next_state\type\Subtype\mark2=montgomery_step::state_type
pe_wrapper\category=105
pe_wrapper\port=0
pe_wrapper\alias=pe_wrapper
reg_constant\category=117
reg_constant\port=0
reg_constant\alias=reg_constant
reg_constant\type\Subtype\mark1=ieee::std_logic_vector
reg_constant\type\Subtype\mark2=ieee::std_logic_vector
reg_constant\type\Subtype\constraint\0\Range\dir=false
reg_constant\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_constant\type\Subtype\constraint\0\Range\left\Constant\units=
reg_constant\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_constant\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_constant\type\Subtype\constraint\0\Range\right\Constant\units=
reg_constant\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input\category=117
reg_input\port=0
reg_input\alias=reg_input
reg_input\type\Subtype\mark1=ieee::std_logic_vector
reg_input\type\Subtype\mark2=ieee::std_logic_vector
reg_input\type\Subtype\constraint\0\Range\dir=false
reg_input\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input_1\category=117
reg_input_1\port=0
reg_input_1\alias=reg_input_1
reg_input_1\type\Subtype\mark1=ieee::std_logic_vector
reg_input_1\type\Subtype\mark2=ieee::std_logic_vector
reg_input_1\type\Subtype\constraint\0\Range\dir=false
reg_input_1\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input_1\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input_1\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input_1\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input_2\category=117
reg_input_2\port=0
reg_input_2\alias=reg_input_2
reg_input_2\type\Subtype\mark1=ieee::std_logic_vector
reg_input_2\type\Subtype\mark2=ieee::std_logic_vector
reg_input_2\type\Subtype\constraint\0\Range\dir=false
reg_input_2\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input_2\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input_2\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input_2\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input_3\category=117
reg_input_3\port=0
reg_input_3\alias=reg_input_3
reg_input_3\type\Subtype\mark1=ieee::std_logic_vector
reg_input_3\type\Subtype\mark2=ieee::std_logic_vector
reg_input_3\type\Subtype\constraint\0\Range\dir=false
reg_input_3\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input_3\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input_3\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input_3\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input_3\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input_3\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input_4\category=117
reg_input_4\port=0
reg_input_4\alias=reg_input_4
reg_input_4\type\Subtype\mark1=ieee::std_logic_vector
reg_input_4\type\Subtype\mark2=ieee::std_logic_vector
reg_input_4\type\Subtype\constraint\0\Range\dir=false
reg_input_4\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input_4\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input_4\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input_4\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input_4\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input_4\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_input_5\category=117
reg_input_5\port=0
reg_input_5\alias=reg_input_5
reg_input_5\type\Subtype\mark1=ieee::std_logic_vector
reg_input_5\type\Subtype\mark2=ieee::std_logic_vector
reg_input_5\type\Subtype\constraint\0\Range\dir=false
reg_input_5\type\Subtype\constraint\0\Range\left\Constant\value=47
reg_input_5\type\Subtype\constraint\0\Range\left\Constant\units=
reg_input_5\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_input_5\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_input_5\type\Subtype\constraint\0\Range\right\Constant\units=
reg_input_5\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_out\category=117
reg_out\port=0
reg_out\alias=reg_out
reg_out\type\Subtype\mark1=ieee::std_logic_vector
reg_out\type\Subtype\mark2=ieee::std_logic_vector
reg_out\type\Subtype\constraint\0\Range\dir=false
reg_out\type\Subtype\constraint\0\Range\left\Constant\value=31
reg_out\type\Subtype\constraint\0\Range\left\Constant\units=
reg_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_out\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_out\type\Subtype\constraint\0\Range\right\Constant\units=
reg_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_out_1\category=117
reg_out_1\port=0
reg_out_1\alias=reg_out_1
reg_out_1\type\Subtype\mark1=ieee::std_logic_vector
reg_out_1\type\Subtype\mark2=ieee::std_logic_vector
reg_out_1\type\Subtype\constraint\0\Range\dir=false
reg_out_1\type\Subtype\constraint\0\Range\left\Constant\value=31
reg_out_1\type\Subtype\constraint\0\Range\left\Constant\units=
reg_out_1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_out_1\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_out_1\type\Subtype\constraint\0\Range\right\Constant\units=
reg_out_1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_out_2\category=117
reg_out_2\port=0
reg_out_2\alias=reg_out_2
reg_out_2\type\Subtype\mark1=ieee::std_logic_vector
reg_out_2\type\Subtype\mark2=ieee::std_logic_vector
reg_out_2\type\Subtype\constraint\0\Range\dir=false
reg_out_2\type\Subtype\constraint\0\Range\left\Constant\value=31
reg_out_2\type\Subtype\constraint\0\Range\left\Constant\units=
reg_out_2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_out_2\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_out_2\type\Subtype\constraint\0\Range\right\Constant\units=
reg_out_2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_out_3\category=117
reg_out_3\port=0
reg_out_3\alias=reg_out_3
reg_out_3\type\Subtype\mark1=ieee::std_logic_vector
reg_out_3\type\Subtype\mark2=ieee::std_logic_vector
reg_out_3\type\Subtype\constraint\0\Range\dir=false
reg_out_3\type\Subtype\constraint\0\Range\left\Constant\value=31
reg_out_3\type\Subtype\constraint\0\Range\left\Constant\units=
reg_out_3\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_out_3\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_out_3\type\Subtype\constraint\0\Range\right\Constant\units=
reg_out_3\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_out_4\category=117
reg_out_4\port=0
reg_out_4\alias=reg_out_4
reg_out_4\type\Subtype\mark1=ieee::std_logic_vector
reg_out_4\type\Subtype\mark2=ieee::std_logic_vector
reg_out_4\type\Subtype\constraint\0\Range\dir=false
reg_out_4\type\Subtype\constraint\0\Range\left\Constant\value=31
reg_out_4\type\Subtype\constraint\0\Range\left\Constant\units=
reg_out_4\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_out_4\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_out_4\type\Subtype\constraint\0\Range\right\Constant\units=
reg_out_4\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_pe\category=117
reset_pe\port=0
reset_pe\alias=reset_pe
reset_pe\type\Subtype\mark1=ieee::std_logic
reset_pe\type\Subtype\mark2=ieee::std_logic
s\category=117
s\port=2
s\alias=s
s\type\Subtype\mark1=ieee::std_logic_vector
s\type\Subtype\mark2=ieee::std_logic_vector
s\type\Subtype\constraint\0\Range\dir=false
s\type\Subtype\constraint\0\Range\left\Constant\value=15
s\type\Subtype\constraint\0\Range\left\Constant\units=
s\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s\type\Subtype\constraint\0\Range\right\Constant\value=0
s\type\Subtype\constraint\0\Range\right\Constant\units=
s\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_prev\category=117
s_prev\port=1
s_prev\alias=s_prev
s_prev\type\Subtype\mark1=ieee::std_logic_vector
s_prev\type\Subtype\mark2=ieee::std_logic_vector
s_prev\type\Subtype\constraint\0\Range\dir=false
s_prev\type\Subtype\constraint\0\Range\left\Constant\value=15
s_prev\type\Subtype\constraint\0\Range\left\Constant\units=
s_prev\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_prev\type\Subtype\constraint\0\Range\right\Constant\value=0
s_prev\type\Subtype\constraint\0\Range\right\Constant\units=
s_prev\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=montgomery_step::state_type
state\type\Subtype\mark2=montgomery_step::state_type
state_type\category=119
state_type\port=0
state_type\alias=state_type
state_type\type\Type\entry=montgomery_step::state_type
state_type\type\Type\tclass=303
state_type\type\Type\name=
state_type\type\Type\values=wait_valid, wait_m, mont_proc, getting_results, prep_m, b_stable
stop\category=117
stop\port=1
stop\alias=stop
stop\type\Subtype\mark1=ieee::std_logic
stop\type\Subtype\mark2=ieee::std_logic
valid_in\category=117
valid_in\port=1
valid_in\alias=valid_in
valid_in\type\Subtype\mark1=ieee::std_logic
valid_in\type\Subtype\mark2=ieee::std_logic
valid_mont\category=117
valid_mont\port=0
valid_mont\alias=valid_mont
valid_mont\type\Subtype\mark1=ieee::std_logic
valid_mont\type\Subtype\mark2=ieee::std_logic
valid_mont_out\category=117
valid_mont_out\port=0
valid_mont_out\alias=valid_mont_out
valid_mont_out\type\Subtype\mark1=ieee::std_logic
valid_mont_out\type\Subtype\mark2=ieee::std_logic
valid_out\category=117
valid_out\port=2
valid_out\alias=valid_out
valid_out\type\Subtype\mark1=ieee::std_logic
valid_out\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
