/usr/bin/env time -v /home/chem3000/Programs/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+cd8fb2b97
	Revision: v8.0.0-5310-gcd8fb2b97
	Compiled: 2022-03-29T14:07:53
	Compiler: GNU 9.4.0 on Linux-5.4.0-105-generic x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: short_bug_github.xml
Reading FPGA Architecture file
Using Lut input width of: 6
--------------------------------------------------------------------
High-level Synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file stereovision3.v to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	sv_chip3_hierarchy_no_mem
==========================

Elaboration Time: 12.4ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 6.1ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 2.9ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II
Outputting the netlist to the specified output format

	==== Stats ====
Number of <FF_NODE> node:                 102
Number of <INPUT_NODE> node:              9
Number of <OUTPUT_NODE> node:             30
Number of <CLOCK_NODE> node:              2
Number of <LOGICAL_NOT> node:             37
Number of <LOGICAL_OR> node:              1
Number of <LOGICAL_AND> node:             157
Number of <LOGICAL_NOR> node:             1
Number of <LOGICAL_XNOR> node:            743
Number of <LOGICAL_XOR> node:             13
Number of <MUX_2> node:                   280
Number of <GENERIC> node:                 1273
Total estimated number of lut:            1806
Total number of node:                     1377
Longest path:                             99
Average path:                             5

	BLIF file available at stereovision3.odin.blif

Total Synthesis Time: 21.5ms
--------------------------------------------------------------------
Odin_II synthesis has finished with code: 0

--------------------------------------------------------------------
Total time: 25.1ms
Odin ran with exit status: 0
Odin II took 0.03 seconds (max_rss 8.9 MiB)
	Command being timed: "/home/chem3000/Programs/vtr-verilog-to-routing/ODIN_II/odin_II --adder_type default --elaborator odin -U0 -c odin_config.xml"
	User time (seconds): 0.01
	System time (seconds): 0.01
	Percent of CPU this job got: 82%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.02
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 9568
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 11
	Minor (reclaiming a frame) page faults: 1261
	Voluntary context switches: 21
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 3888
	File system outputs: 2720
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
