pub const P0_0_GPIO:u8 = 0 ;
pub const P0_0_AMUXA:u8 = 4 ;
pub const P0_0_AMUXB:u8 = 5 ;
pub const P0_0_AMUXA_DSI:u8 = 6 ;
pub const P0_0_AMUXB_DSI:u8 = 7 ;
pub const P0_0_TCPWM0_LINE0:u8 = 8 ;
pub const P0_0_TCPWM1_LINE0:u8 = 9 ;
pub const P0_0_CSD_CSD_TX:u8 = 10 ;
pub const P0_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_0_LCD_COM0:u8 = 12 ;
pub const P0_0_LCD_SEG0:u8 = 13 ;
pub const P0_0_SRSS_EXT_CLK:u8 = 16 ;
pub const P0_0_SCB0_SPI_SELECT1:u8 = 20 ;
pub const P0_0_PERI_TR_IO_INPUT0:u8 = 24 ;

    /* P0.1 */
pub const P0_1_GPIO:u8 = 0 ;
pub const P0_1_AMUXA:u8 = 4 ;
pub const P0_1_AMUXB:u8 = 5 ;
pub const P0_1_AMUXA_DSI:u8 = 6 ;
pub const P0_1_AMUXB_DSI:u8 = 7 ;
pub const P0_1_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P0_1_TCPWM1_LINE_COMPL0:u8 = 9 ;
pub const P0_1_CSD_CSD_TX:u8 = 10 ;
pub const P0_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_1_LCD_COM1:u8 = 12 ;
pub const P0_1_LCD_SEG1:u8 = 13 ;
pub const P0_1_SCB0_SPI_SELECT2:u8 = 20 ;
pub const P0_1_PERI_TR_IO_INPUT1:u8 = 24 ;
pub const P0_1_CPUSS_SWJ_TRSTN:u8 = 29 ;

    /* P0.2 */
pub const P0_2_GPIO:u8 = 0 ;
pub const P0_2_AMUXA:u8 = 4 ;
pub const P0_2_AMUXB:u8 = 5 ;
pub const P0_2_AMUXA_DSI:u8 = 6 ;
pub const P0_2_AMUXB_DSI:u8 = 7 ;
pub const P0_2_TCPWM0_LINE1:u8 = 8 ;
pub const P0_2_TCPWM1_LINE1:u8 = 9 ;
pub const P0_2_CSD_CSD_TX:u8 = 10 ;
pub const P0_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_2_LCD_COM2:u8 = 12 ;
pub const P0_2_LCD_SEG2:u8 = 13 ;
pub const P0_2_SCB0_UART_RX:u8 = 18 ;
pub const P0_2_SCB0_I2C_SCL:u8 = 19 ;
pub const P0_2_SCB0_SPI_MOSI:u8 = 20 ;

    /* P0.3 */
pub const P0_3_GPIO:u8 = 0 ;
pub const P0_3_AMUXA:u8 = 4 ;
pub const P0_3_AMUXB:u8 = 5 ;
pub const P0_3_AMUXA_DSI:u8 = 6 ;
pub const P0_3_AMUXB_DSI:u8 = 7 ;
pub const P0_3_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P0_3_TCPWM1_LINE_COMPL1:u8 = 9 ;
pub const P0_3_CSD_CSD_TX:u8 = 10 ;
pub const P0_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_3_LCD_COM3:u8 = 12 ;
pub const P0_3_LCD_SEG3:u8 = 13 ;
pub const P0_3_SCB0_UART_TX:u8 = 18 ;
pub const P0_3_SCB0_I2C_SDA:u8 = 19 ;
pub const P0_3_SCB0_SPI_MISO:u8 = 20 ;

    /* P0.4 */
pub const P0_4_GPIO:u8 = 0 ;
pub const P0_4_AMUXA:u8 = 4 ;
pub const P0_4_AMUXB:u8 = 5 ;
pub const P0_4_AMUXA_DSI:u8 = 6 ;
pub const P0_4_AMUXB_DSI:u8 = 7 ;
pub const P0_4_TCPWM0_LINE2:u8 = 8 ;
pub const P0_4_TCPWM1_LINE2:u8 = 9 ;
pub const P0_4_CSD_CSD_TX:u8 = 10 ;
pub const P0_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_4_LCD_COM4:u8 = 12 ;
pub const P0_4_LCD_SEG4:u8 = 13 ;
pub const P0_4_SCB0_UART_RTS:u8 = 18 ;
pub const P0_4_SCB0_SPI_CLK:u8 = 20 ;
pub const P0_4_PERI_TR_IO_OUTPUT0:u8 = 25 ;

    /* P0.5 */
pub const P0_5_GPIO:u8 = 0 ;
pub const P0_5_AMUXA:u8 = 4 ;
pub const P0_5_AMUXB:u8 = 5 ;
pub const P0_5_AMUXA_DSI:u8 = 6 ;
pub const P0_5_AMUXB_DSI:u8 = 7 ;
pub const P0_5_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P0_5_TCPWM1_LINE_COMPL2:u8 = 9 ;
pub const P0_5_CSD_CSD_TX:u8 = 10 ;
pub const P0_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P0_5_LCD_COM5:u8 = 12 ;
pub const P0_5_LCD_SEG5:u8 = 13 ;
pub const P0_5_SRSS_EXT_CLK:u8 = 16 ;
pub const P0_5_SCB0_UART_CTS:u8 = 18 ;
pub const P0_5_SCB0_SPI_SELECT0:u8 = 20 ;
pub const P0_5_PERI_TR_IO_OUTPUT1:u8 = 25 ;

    /* P1.0 */
pub const P1_0_GPIO:u8 = 0 ;
pub const P1_0_AMUXA:u8 = 4 ;
pub const P1_0_AMUXB:u8 = 5 ;
pub const P1_0_AMUXA_DSI:u8 = 6 ;
pub const P1_0_AMUXB_DSI:u8 = 7 ;
pub const P1_0_TCPWM0_LINE3:u8 = 8 ;
pub const P1_0_TCPWM1_LINE3:u8 = 9 ;
pub const P1_0_CSD_CSD_TX:u8 = 10 ;
pub const P1_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_0_LCD_COM6:u8 = 12 ;
pub const P1_0_LCD_SEG6:u8 = 13 ;
pub const P1_0_SCB7_UART_RX:u8 = 18 ;
pub const P1_0_SCB7_I2C_SCL:u8 = 19 ;
pub const P1_0_SCB7_SPI_MOSI:u8 = 20 ;
pub const P1_0_PERI_TR_IO_INPUT2:u8 = 24 ;

    /* P1.1 */
pub const P1_1_GPIO:u8 = 0 ;
pub const P1_1_AMUXA:u8 = 4 ;
pub const P1_1_AMUXB:u8 = 5 ;
pub const P1_1_AMUXA_DSI:u8 = 6 ;
pub const P1_1_AMUXB_DSI:u8 = 7 ;
pub const P1_1_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P1_1_TCPWM1_LINE_COMPL3:u8 = 9 ;
pub const P1_1_CSD_CSD_TX:u8 = 10 ;
pub const P1_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_1_LCD_COM7:u8 = 12 ;
pub const P1_1_LCD_SEG7:u8 = 13 ;
pub const P1_1_SCB7_UART_TX:u8 = 18 ;
pub const P1_1_SCB7_I2C_SDA:u8 = 19 ;
pub const P1_1_SCB7_SPI_MISO:u8 = 20 ;
pub const P1_1_PERI_TR_IO_INPUT3:u8 = 24 ;

    /* P1.2 */
pub const P1_2_GPIO:u8 = 0 ;
pub const P1_2_AMUXA:u8 = 4 ;
pub const P1_2_AMUXB:u8 = 5 ;
pub const P1_2_AMUXA_DSI:u8 = 6 ;
pub const P1_2_AMUXB_DSI:u8 = 7 ;
pub const P1_2_TCPWM0_LINE4:u8 = 8 ;
pub const P1_2_TCPWM1_LINE12:u8 = 9 ;
pub const P1_2_CSD_CSD_TX:u8 = 10 ;
pub const P1_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_2_LCD_COM8:u8 = 12 ;
pub const P1_2_LCD_SEG8:u8 = 13 ;
pub const P1_2_SCB7_UART_RTS:u8 = 18 ;
pub const P1_2_SCB7_SPI_CLK:u8 = 20 ;

    /* P1.3 */
pub const P1_3_GPIO:u8 = 0 ;
pub const P1_3_AMUXA:u8 = 4 ;
pub const P1_3_AMUXB:u8 = 5 ;
pub const P1_3_AMUXA_DSI:u8 = 6 ;
pub const P1_3_AMUXB_DSI:u8 = 7 ;
pub const P1_3_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P1_3_TCPWM1_LINE_COMPL12:u8 = 9 ;
pub const P1_3_CSD_CSD_TX:u8 = 10 ;
pub const P1_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_3_LCD_COM9:u8 = 12 ;
pub const P1_3_LCD_SEG9:u8 = 13 ;
pub const P1_3_SCB7_UART_CTS:u8 = 18 ;
pub const P1_3_SCB7_SPI_SELECT0:u8 = 20 ;

    /* P1.4 */
pub const P1_4_GPIO:u8 = 0 ;
pub const P1_4_AMUXA:u8 = 4 ;
pub const P1_4_AMUXB:u8 = 5 ;
pub const P1_4_AMUXA_DSI:u8 = 6 ;
pub const P1_4_AMUXB_DSI:u8 = 7 ;
pub const P1_4_TCPWM0_LINE5:u8 = 8 ;
pub const P1_4_TCPWM1_LINE13:u8 = 9 ;
pub const P1_4_CSD_CSD_TX:u8 = 10 ;
pub const P1_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_4_LCD_COM10:u8 = 12 ;
pub const P1_4_LCD_SEG10:u8 = 13 ;
pub const P1_4_SCB7_SPI_SELECT1:u8 = 20 ;

    /* P1.5 */
pub const P1_5_GPIO:u8 = 0 ;
pub const P1_5_AMUXA:u8 = 4 ;
pub const P1_5_AMUXB:u8 = 5 ;
pub const P1_5_AMUXA_DSI:u8 = 6 ;
pub const P1_5_AMUXB_DSI:u8 = 7 ;
pub const P1_5_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P1_5_TCPWM1_LINE_COMPL14:u8 = 9 ;
pub const P1_5_CSD_CSD_TX:u8 = 10 ;
pub const P1_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P1_5_LCD_COM11:u8 = 12 ;
pub const P1_5_LCD_SEG11:u8 = 13 ;
pub const P1_5_SCB7_SPI_SELECT2:u8 = 20 ;

    /* P2.0 */
pub const P2_0_GPIO:u8 = 0 ;
pub const P2_0_AMUXA:u8 = 4 ;
pub const P2_0_AMUXB:u8 = 5 ;
pub const P2_0_AMUXA_DSI:u8 = 6 ;
pub const P2_0_AMUXB_DSI:u8 = 7 ;
pub const P2_0_TCPWM0_LINE6:u8 = 8 ;
pub const P2_0_TCPWM1_LINE15:u8 = 9 ;
pub const P2_0_CSD_CSD_TX:u8 = 10 ;
pub const P2_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_0_LCD_COM12:u8 = 12 ;
pub const P2_0_LCD_SEG12:u8 = 13 ;
pub const P2_0_SCB1_UART_RX:u8 = 18 ;
pub const P2_0_SCB1_I2C_SCL:u8 = 19 ;
pub const P2_0_SCB1_SPI_MOSI:u8 = 20 ;
pub const P2_0_PERI_TR_IO_INPUT4:u8 = 24 ;
pub const P2_0_SDHC0_CARD_DAT_3TO00:u8 = 26 ;

    /* P2.1 */
pub const P2_1_GPIO:u8 = 0 ;
pub const P2_1_AMUXA:u8 = 4 ;
pub const P2_1_AMUXB:u8 = 5 ;
pub const P2_1_AMUXA_DSI:u8 = 6 ;
pub const P2_1_AMUXB_DSI:u8 = 7 ;
pub const P2_1_TCPWM0_LINE_COMPL6:u8 = 8 ;
pub const P2_1_TCPWM1_LINE_COMPL15:u8 = 9 ;
pub const P2_1_CSD_CSD_TX:u8 = 10 ;
pub const P2_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_1_LCD_COM13:u8 = 12 ;
pub const P2_1_LCD_SEG13:u8 = 13 ;
pub const P2_1_SCB1_UART_TX:u8 = 18 ;
pub const P2_1_SCB1_I2C_SDA:u8 = 19 ;
pub const P2_1_SCB1_SPI_MISO:u8 = 20 ;
pub const P2_1_PERI_TR_IO_INPUT5:u8 = 24 ;
pub const P2_1_SDHC0_CARD_DAT_3TO01:u8 = 26 ;

    /* P2.2 */
pub const P2_2_GPIO:u8 = 0 ;
pub const P2_2_AMUXA:u8 = 4 ;
pub const P2_2_AMUXB:u8 = 5 ;
pub const P2_2_AMUXA_DSI:u8 = 6 ;
pub const P2_2_AMUXB_DSI:u8 = 7 ;
pub const P2_2_TCPWM0_LINE7:u8 = 8 ;
pub const P2_2_TCPWM1_LINE16:u8 = 9 ;
pub const P2_2_CSD_CSD_TX:u8 = 10 ;
pub const P2_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_2_LCD_COM14:u8 = 12 ;
pub const P2_2_LCD_SEG14:u8 = 13 ;
pub const P2_2_SCB1_UART_RTS:u8 = 18 ;
pub const P2_2_SCB1_SPI_CLK:u8 = 20 ;
pub const P2_2_SDHC0_CARD_DAT_3TO02:u8 = 26 ;

    /* P2.3 */
pub const P2_3_GPIO:u8 = 0 ;
pub const P2_3_AMUXA:u8 = 4 ;
pub const P2_3_AMUXB:u8 = 5 ;
pub const P2_3_AMUXA_DSI:u8 = 6 ;
pub const P2_3_AMUXB_DSI:u8 = 7 ;
pub const P2_3_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P2_3_TCPWM1_LINE_COMPL16:u8 = 9 ;
pub const P2_3_CSD_CSD_TX:u8 = 10 ;
pub const P2_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_3_LCD_COM15:u8 = 12 ;
pub const P2_3_LCD_SEG15:u8 = 13 ;
pub const P2_3_SCB1_UART_CTS:u8 = 18 ;
pub const P2_3_SCB1_SPI_SELECT0:u8 = 20 ;
pub const P2_3_SDHC0_CARD_DAT_3TO03:u8 = 26 ;

    /* P2.4 */
pub const P2_4_GPIO:u8 = 0 ;
pub const P2_4_AMUXA:u8 = 4 ;
pub const P2_4_AMUXB:u8 = 5 ;
pub const P2_4_AMUXA_DSI:u8 = 6 ;
pub const P2_4_AMUXB_DSI:u8 = 7 ;
pub const P2_4_TCPWM0_LINE0:u8 = 8 ;
pub const P2_4_TCPWM1_LINE17:u8 = 9 ;
pub const P2_4_CSD_CSD_TX:u8 = 10 ;
pub const P2_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_4_LCD_COM16:u8 = 12 ;
pub const P2_4_LCD_SEG16:u8 = 13 ;
pub const P2_4_SCB9_UART_RX:u8 = 18 ;
pub const P2_4_SCB9_I2C_SCL:u8 = 19 ;
pub const P2_4_SCB1_SPI_SELECT1:u8 = 20 ;
pub const P2_4_SDHC0_CARD_CMD:u8 = 26 ;

    /* P2.5 */
pub const P2_5_GPIO:u8 = 0 ;
pub const P2_5_AMUXA:u8 = 4 ;
pub const P2_5_AMUXB:u8 = 5 ;
pub const P2_5_AMUXA_DSI:u8 = 6 ;
pub const P2_5_AMUXB_DSI:u8 = 7 ;
pub const P2_5_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P2_5_TCPWM1_LINE_COMPL17:u8 = 9 ;
pub const P2_5_CSD_CSD_TX:u8 = 10 ;
pub const P2_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_5_LCD_COM17:u8 = 12 ;
pub const P2_5_LCD_SEG17:u8 = 13 ;
pub const P2_5_SCB9_UART_TX:u8 = 18 ;
pub const P2_5_SCB9_I2C_SDA:u8 = 19 ;
pub const P2_5_SCB1_SPI_SELECT2:u8 = 20 ;
pub const P2_5_SDHC0_CLK_CARD:u8 = 26 ;

    /* P2.6 */
pub const P2_6_GPIO:u8 = 0 ;
pub const P2_6_AMUXA:u8 = 4 ;
pub const P2_6_AMUXB:u8 = 5 ;
pub const P2_6_AMUXA_DSI:u8 = 6 ;
pub const P2_6_AMUXB_DSI:u8 = 7 ;
pub const P2_6_TCPWM0_LINE1:u8 = 8 ;
pub const P2_6_TCPWM1_LINE18:u8 = 9 ;
pub const P2_6_CSD_CSD_TX:u8 = 10 ;
pub const P2_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_6_LCD_COM18:u8 = 12 ;
pub const P2_6_LCD_SEG18:u8 = 13 ;
pub const P2_6_SCB9_UART_RTS:u8 = 18 ;
pub const P2_6_SCB1_SPI_SELECT3:u8 = 20 ;
pub const P2_6_SDHC0_CARD_DETECT_N:u8 = 26 ;

    /* P2.7 */
pub const P2_7_GPIO:u8 = 0 ;
pub const P2_7_AMUXA:u8 = 4 ;
pub const P2_7_AMUXB:u8 = 5 ;
pub const P2_7_AMUXA_DSI:u8 = 6 ;
pub const P2_7_AMUXB_DSI:u8 = 7 ;
pub const P2_7_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P2_7_TCPWM1_LINE_COMPL18:u8 = 9 ;
pub const P2_7_CSD_CSD_TX:u8 = 10 ;
pub const P2_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P2_7_LCD_COM19:u8 = 12 ;
pub const P2_7_LCD_SEG19:u8 = 13 ;
pub const P2_7_SCB9_UART_CTS:u8 = 18 ;
pub const P2_7_SDHC0_CARD_MECH_WRITE_PROT:u8 = 26 ;

    /* P3.0 */
pub const P3_0_GPIO:u8 = 0 ;
pub const P3_0_AMUXA:u8 = 4 ;
pub const P3_0_AMUXB:u8 = 5 ;
pub const P3_0_AMUXA_DSI:u8 = 6 ;
pub const P3_0_AMUXB_DSI:u8 = 7 ;
pub const P3_0_TCPWM0_LINE2:u8 = 8 ;
pub const P3_0_TCPWM1_LINE19:u8 = 9 ;
pub const P3_0_CSD_CSD_TX:u8 = 10 ;
pub const P3_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_0_LCD_COM20:u8 = 12 ;
pub const P3_0_LCD_SEG20:u8 = 13 ;
pub const P3_0_SCB2_UART_RX:u8 = 18 ;
pub const P3_0_SCB2_I2C_SCL:u8 = 19 ;
pub const P3_0_SCB2_SPI_MOSI:u8 = 20 ;
pub const P3_0_PERI_TR_IO_INPUT6:u8 = 24 ;
pub const P3_0_SDHC0_IO_VOLT_SEL:u8 = 26 ;

    /* P3.1 */
pub const P3_1_GPIO:u8 = 0 ;
pub const P3_1_AMUXA:u8 = 4 ;
pub const P3_1_AMUXB:u8 = 5 ;
pub const P3_1_AMUXA_DSI:u8 = 6 ;
pub const P3_1_AMUXB_DSI:u8 = 7 ;
pub const P3_1_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P3_1_TCPWM1_LINE_COMPL19:u8 = 9 ;
pub const P3_1_CSD_CSD_TX:u8 = 10 ;
pub const P3_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_1_LCD_COM21:u8 = 12 ;
pub const P3_1_LCD_SEG21:u8 = 13 ;
pub const P3_1_SCB2_UART_TX:u8 = 18 ;
pub const P3_1_SCB2_I2C_SDA:u8 = 19 ;
pub const P3_1_SCB2_SPI_MISO:u8 = 20 ;
pub const P3_1_PERI_TR_IO_INPUT7:u8 = 24 ;
pub const P3_1_SDHC0_CARD_IF_PWR_EN:u8 = 26 ;

    /* P3.2 */
pub const P3_2_GPIO:u8 = 0 ;
pub const P3_2_AMUXA:u8 = 4 ;
pub const P3_2_AMUXB:u8 = 5 ;
pub const P3_2_AMUXA_DSI:u8 = 6 ;
pub const P3_2_AMUXB_DSI:u8 = 7 ;
pub const P3_2_TCPWM0_LINE3:u8 = 8 ;
pub const P3_2_TCPWM1_LINE20:u8 = 9 ;
pub const P3_2_CSD_CSD_TX:u8 = 10 ;
pub const P3_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_2_LCD_COM22:u8 = 12 ;
pub const P3_2_LCD_SEG22:u8 = 13 ;
pub const P3_2_SCB2_UART_RTS:u8 = 18 ;
pub const P3_2_SCB2_SPI_CLK:u8 = 20 ;

    /* P3.3 */
pub const P3_3_GPIO:u8 = 0 ;
pub const P3_3_AMUXA:u8 = 4 ;
pub const P3_3_AMUXB:u8 = 5 ;
pub const P3_3_AMUXA_DSI:u8 = 6 ;
pub const P3_3_AMUXB_DSI:u8 = 7 ;
pub const P3_3_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P3_3_TCPWM1_LINE_COMPL20:u8 = 9 ;
pub const P3_3_CSD_CSD_TX:u8 = 10 ;
pub const P3_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_3_LCD_COM23:u8 = 12 ;
pub const P3_3_LCD_SEG23:u8 = 13 ;
pub const P3_3_SCB2_UART_CTS:u8 = 18 ;
pub const P3_3_SCB2_SPI_SELECT0:u8 = 20 ;

    /* P3.4 */
pub const P3_4_GPIO:u8 = 0 ;
pub const P3_4_AMUXA:u8 = 4 ;
pub const P3_4_AMUXB:u8 = 5 ;
pub const P3_4_AMUXA_DSI:u8 = 6 ;
pub const P3_4_AMUXB_DSI:u8 = 7 ;
pub const P3_4_TCPWM0_LINE4:u8 = 8 ;
pub const P3_4_TCPWM1_LINE21:u8 = 9 ;
pub const P3_4_CSD_CSD_TX:u8 = 10 ;
pub const P3_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_4_LCD_COM24:u8 = 12 ;
pub const P3_4_LCD_SEG24:u8 = 13 ;
pub const P3_4_SCB2_SPI_SELECT1:u8 = 20 ;

    /* P3.5 */
pub const P3_5_GPIO:u8 = 0 ;
pub const P3_5_AMUXA:u8 = 4 ;
pub const P3_5_AMUXB:u8 = 5 ;
pub const P3_5_AMUXA_DSI:u8 = 6 ;
pub const P3_5_AMUXB_DSI:u8 = 7 ;
pub const P3_5_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P3_5_TCPWM1_LINE_COMPL21:u8 = 9 ;
pub const P3_5_CSD_CSD_TX:u8 = 10 ;
pub const P3_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P3_5_LCD_COM25:u8 = 12 ;
pub const P3_5_LCD_SEG25:u8 = 13 ;
pub const P3_5_SCB2_SPI_SELECT2:u8 = 20 ;

    /* P4.0 */
pub const P4_0_GPIO:u8 = 0 ;
pub const P4_0_AMUXA:u8 = 4 ;
pub const P4_0_AMUXB:u8 = 5 ;
pub const P4_0_AMUXA_DSI:u8 = 6 ;
pub const P4_0_AMUXB_DSI:u8 = 7 ;
pub const P4_0_TCPWM0_LINE5:u8 = 8 ;
pub const P4_0_TCPWM1_LINE22:u8 = 9 ;
pub const P4_0_CSD_CSD_TX:u8 = 10 ;
pub const P4_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P4_0_LCD_COM26:u8 = 12 ;
pub const P4_0_LCD_SEG26:u8 = 13 ;
pub const P4_0_SCB7_UART_RX:u8 = 18 ;
pub const P4_0_SCB7_I2C_SCL:u8 = 19 ;
pub const P4_0_SCB7_SPI_MOSI:u8 = 20 ;
pub const P4_0_PERI_TR_IO_INPUT8:u8 = 24 ;

    /* P4.1 */
pub const P4_1_GPIO:u8 = 0 ;
pub const P4_1_AMUXA:u8 = 4 ;
pub const P4_1_AMUXB:u8 = 5 ;
pub const P4_1_AMUXA_DSI:u8 = 6 ;
pub const P4_1_AMUXB_DSI:u8 = 7 ;
pub const P4_1_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P4_1_TCPWM1_LINE_COMPL22:u8 = 9 ;
pub const P4_1_CSD_CSD_TX:u8 = 10 ;
pub const P4_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P4_1_LCD_COM27:u8 = 12 ;
pub const P4_1_LCD_SEG27:u8 = 13 ;
pub const P4_1_SCB7_UART_TX:u8 = 18 ;
pub const P4_1_SCB7_I2C_SDA:u8 = 19 ;
pub const P4_1_SCB7_SPI_MISO:u8 = 20 ;
pub const P4_1_PERI_TR_IO_INPUT9:u8 = 24 ;

    /* P5.0 */
pub const P5_0_GPIO:u8 = 0 ;
pub const P5_0_AMUXA:u8 = 4 ;
pub const P5_0_AMUXB:u8 = 5 ;
pub const P5_0_AMUXA_DSI:u8 = 6 ;
pub const P5_0_AMUXB_DSI:u8 = 7 ;
pub const P5_0_TCPWM0_LINE4:u8 = 8 ;
pub const P5_0_TCPWM1_LINE4:u8 = 9 ;
pub const P5_0_CSD_CSD_TX:u8 = 10 ;
pub const P5_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_0_LCD_COM30:u8 = 12 ;
pub const P5_0_LCD_SEG30:u8 = 13 ;
pub const P5_0_SCB5_UART_RX:u8 = 18 ;
pub const P5_0_SCB5_I2C_SCL:u8 = 19 ;
pub const P5_0_SCB5_SPI_MOSI:u8 = 20 ;
pub const P5_0_AUDIOSS0_CLK_I2S_IF:u8 = 22 ;
pub const P5_0_PERI_TR_IO_INPUT10:u8 = 24 ;

    /* P5.1 */
pub const P5_1_GPIO:u8 = 0 ;
pub const P5_1_AMUXA:u8 = 4 ;
pub const P5_1_AMUXB:u8 = 5 ;
pub const P5_1_AMUXA_DSI:u8 = 6 ;
pub const P5_1_AMUXB_DSI:u8 = 7 ;
pub const P5_1_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P5_1_TCPWM1_LINE_COMPL4:u8 = 9 ;
pub const P5_1_CSD_CSD_TX:u8 = 10 ;
pub const P5_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_1_LCD_COM31:u8 = 12 ;
pub const P5_1_LCD_SEG31:u8 = 13 ;
pub const P5_1_SCB5_UART_TX:u8 = 18 ;
pub const P5_1_SCB5_I2C_SDA:u8 = 19 ;
pub const P5_1_SCB5_SPI_MISO:u8 = 20 ;
pub const P5_1_AUDIOSS0_TX_SCK:u8 = 22 ;
pub const P5_1_PERI_TR_IO_INPUT11:u8 = 24 ;

    /* P5.2 */
pub const P5_2_GPIO:u8 = 0 ;
pub const P5_2_AMUXA:u8 = 4 ;
pub const P5_2_AMUXB:u8 = 5 ;
pub const P5_2_AMUXA_DSI:u8 = 6 ;
pub const P5_2_AMUXB_DSI:u8 = 7 ;
pub const P5_2_TCPWM0_LINE5:u8 = 8 ;
pub const P5_2_TCPWM1_LINE5:u8 = 9 ;
pub const P5_2_CSD_CSD_TX:u8 = 10 ;
pub const P5_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_2_LCD_COM32:u8 = 12 ;
pub const P5_2_LCD_SEG32:u8 = 13 ;
pub const P5_2_SCB5_UART_RTS:u8 = 18 ;
pub const P5_2_SCB5_SPI_CLK:u8 = 20 ;
pub const P5_2_AUDIOSS0_TX_WS:u8 = 22 ;

    /* P5.3 */
pub const P5_3_GPIO:u8 = 0 ;
pub const P5_3_AMUXA:u8 = 4 ;
pub const P5_3_AMUXB:u8 = 5 ;
pub const P5_3_AMUXA_DSI:u8 = 6 ;
pub const P5_3_AMUXB_DSI:u8 = 7 ;
pub const P5_3_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P5_3_TCPWM1_LINE_COMPL5:u8 = 9 ;
pub const P5_3_CSD_CSD_TX:u8 = 10 ;
pub const P5_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_3_LCD_COM33:u8 = 12 ;
pub const P5_3_LCD_SEG33:u8 = 13 ;
pub const P5_3_SCB5_UART_CTS:u8 = 18 ;
pub const P5_3_SCB5_SPI_SELECT0:u8 = 20 ;
pub const P5_3_AUDIOSS0_TX_SDO:u8 = 22 ;

    /* P5.4 */
pub const P5_4_GPIO:u8 = 0 ;
pub const P5_4_AMUXA:u8 = 4 ;
pub const P5_4_AMUXB:u8 = 5 ;
pub const P5_4_AMUXA_DSI:u8 = 6 ;
pub const P5_4_AMUXB_DSI:u8 = 7 ;
pub const P5_4_TCPWM0_LINE6:u8 = 8 ;
pub const P5_4_TCPWM1_LINE6:u8 = 9 ;
pub const P5_4_CSD_CSD_TX:u8 = 10 ;
pub const P5_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_4_LCD_COM34:u8 = 12 ;
pub const P5_4_LCD_SEG34:u8 = 13 ;
pub const P5_4_SCB10_UART_RX:u8 = 18 ;
pub const P5_4_SCB10_I2C_SCL:u8 = 19 ;
pub const P5_4_SCB5_SPI_SELECT1:u8 = 20 ;
pub const P5_4_AUDIOSS0_RX_SCK:u8 = 22 ;

    /* P5.5 */
pub const P5_5_GPIO:u8 = 0 ;
pub const P5_5_AMUXA:u8 = 4 ;
pub const P5_5_AMUXB:u8 = 5 ;
pub const P5_5_AMUXA_DSI:u8 = 6 ;
pub const P5_5_AMUXB_DSI:u8 = 7 ;
pub const P5_5_TCPWM0_LINE_COMPL6:u8 = 8 ;
pub const P5_5_TCPWM1_LINE_COMPL6:u8 = 9 ;
pub const P5_5_CSD_CSD_TX:u8 = 10 ;
pub const P5_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_5_LCD_COM35:u8 = 12 ;
pub const P5_5_LCD_SEG35:u8 = 13 ;
pub const P5_5_SCB10_UART_TX:u8 = 18 ;
pub const P5_5_SCB10_I2C_SDA:u8 = 19 ;
pub const P5_5_SCB5_SPI_SELECT2:u8 = 20 ;
pub const P5_5_AUDIOSS0_RX_WS:u8 = 22 ;

    /* P5.6 */
pub const P5_6_GPIO:u8 = 0 ;
pub const P5_6_AMUXA:u8 = 4 ;
pub const P5_6_AMUXB:u8 = 5 ;
pub const P5_6_AMUXA_DSI:u8 = 6 ;
pub const P5_6_AMUXB_DSI:u8 = 7 ;
pub const P5_6_TCPWM0_LINE7:u8 = 8 ;
pub const P5_6_TCPWM1_LINE7:u8 = 9 ;
pub const P5_6_CSD_CSD_TX:u8 = 10 ;
pub const P5_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_6_LCD_COM36:u8 = 12 ;
pub const P5_6_LCD_SEG36:u8 = 13 ;
pub const P5_6_SCB10_UART_RTS:u8 = 18 ;
pub const P5_6_SCB5_SPI_SELECT3:u8 = 20 ;
pub const P5_6_AUDIOSS0_RX_SDI:u8 = 22 ;

    /* P5.7 */
pub const P5_7_GPIO:u8 = 0 ;
pub const P5_7_AMUXA:u8 = 4 ;
pub const P5_7_AMUXB:u8 = 5 ;
pub const P5_7_AMUXA_DSI:u8 = 6 ;
pub const P5_7_AMUXB_DSI:u8 = 7 ;
pub const P5_7_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P5_7_TCPWM1_LINE_COMPL7:u8 = 9 ;
pub const P5_7_CSD_CSD_TX:u8 = 10 ;
pub const P5_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P5_7_LCD_COM37:u8 = 12 ;
pub const P5_7_LCD_SEG37:u8 = 13 ;
pub const P5_7_SCB10_UART_CTS:u8 = 18 ;
pub const P5_7_SCB3_SPI_SELECT3:u8 = 20 ;

    /* P6.0 */
pub const P6_0_GPIO:u8 = 0 ;
pub const P6_0_AMUXA:u8 = 4 ;
pub const P6_0_AMUXB:u8 = 5 ;
pub const P6_0_AMUXA_DSI:u8 = 6 ;
pub const P6_0_AMUXB_DSI:u8 = 7 ;
pub const P6_0_TCPWM0_LINE0:u8 = 8 ;
pub const P6_0_TCPWM1_LINE8:u8 = 9 ;
pub const P6_0_CSD_CSD_TX:u8 = 10 ;
pub const P6_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_0_LCD_COM38:u8 = 12 ;
pub const P6_0_LCD_SEG38:u8 = 13 ;
pub const P6_0_SCB8_I2C_SCL:u8 = 14 ;
pub const P6_0_SCB3_UART_RX:u8 = 18 ;
pub const P6_0_SCB3_I2C_SCL:u8 = 19 ;
pub const P6_0_SCB3_SPI_MOSI:u8 = 20 ;
pub const P6_0_CPUSS_FAULT_OUT0:u8 = 25 ;
pub const P6_0_SCB8_SPI_MOSI:u8 = 30 ;

    /* P6.1 */
pub const P6_1_GPIO:u8 = 0 ;
pub const P6_1_AMUXA:u8 = 4 ;
pub const P6_1_AMUXB:u8 = 5 ;
pub const P6_1_AMUXA_DSI:u8 = 6 ;
pub const P6_1_AMUXB_DSI:u8 = 7 ;
pub const P6_1_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P6_1_TCPWM1_LINE_COMPL8:u8 = 9 ;
pub const P6_1_CSD_CSD_TX:u8 = 10 ;
pub const P6_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_1_LCD_COM39:u8 = 12 ;
pub const P6_1_LCD_SEG39:u8 = 13 ;
pub const P6_1_SCB8_I2C_SDA:u8 = 14 ;
pub const P6_1_SCB3_UART_TX:u8 = 18 ;
pub const P6_1_SCB3_I2C_SDA:u8 = 19 ;
pub const P6_1_SCB3_SPI_MISO:u8 = 20 ;
pub const P6_1_CPUSS_FAULT_OUT1:u8 = 25 ;
pub const P6_1_SCB8_SPI_MISO:u8 = 30 ;

    /* P6.2 */
pub const P6_2_GPIO:u8 = 0 ;
pub const P6_2_AMUXA:u8 = 4 ;
pub const P6_2_AMUXB:u8 = 5 ;
pub const P6_2_AMUXA_DSI:u8 = 6 ;
pub const P6_2_AMUXB_DSI:u8 = 7 ;
pub const P6_2_TCPWM0_LINE1:u8 = 8 ;
pub const P6_2_TCPWM1_LINE9:u8 = 9 ;
pub const P6_2_CSD_CSD_TX:u8 = 10 ;
pub const P6_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_2_LCD_COM40:u8 = 12 ;
pub const P6_2_LCD_SEG40:u8 = 13 ;
pub const P6_2_SCB3_UART_RTS:u8 = 18 ;
pub const P6_2_SCB3_SPI_CLK:u8 = 20 ;
pub const P6_2_SCB8_SPI_CLK:u8 = 30 ;

    /* P6.3 */
pub const P6_3_GPIO:u8 = 0 ;
pub const P6_3_AMUXA:u8 = 4 ;
pub const P6_3_AMUXB:u8 = 5 ;
pub const P6_3_AMUXA_DSI:u8 = 6 ;
pub const P6_3_AMUXB_DSI:u8 = 7 ;
pub const P6_3_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P6_3_TCPWM1_LINE_COMPL9:u8 = 9 ;
pub const P6_3_CSD_CSD_TX:u8 = 10 ;
pub const P6_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_3_LCD_COM41:u8 = 12 ;
pub const P6_3_LCD_SEG41:u8 = 13 ;
pub const P6_3_SCB3_UART_CTS:u8 = 18 ;
pub const P6_3_SCB3_SPI_SELECT0:u8 = 20 ;
pub const P6_3_SCB8_SPI_SELECT0:u8 = 30 ;

    /* P6.4 */
pub const P6_4_GPIO:u8 = 0 ;
pub const P6_4_AMUXA:u8 = 4 ;
pub const P6_4_AMUXB:u8 = 5 ;
pub const P6_4_AMUXA_DSI:u8 = 6 ;
pub const P6_4_AMUXB_DSI:u8 = 7 ;
pub const P6_4_TCPWM0_LINE2:u8 = 8 ;
pub const P6_4_TCPWM1_LINE10:u8 = 9 ;
pub const P6_4_CSD_CSD_TX:u8 = 10 ;
pub const P6_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_4_LCD_COM42:u8 = 12 ;
pub const P6_4_LCD_SEG42:u8 = 13 ;
pub const P6_4_SCB8_I2C_SCL:u8 = 14 ;
pub const P6_4_SCB6_UART_RX:u8 = 18 ;
pub const P6_4_SCB6_I2C_SCL:u8 = 19 ;
pub const P6_4_SCB6_SPI_MOSI:u8 = 20 ;
pub const P6_4_PERI_TR_IO_INPUT12:u8 = 24 ;
pub const P6_4_PERI_TR_IO_OUTPUT0:u8 = 25 ;
pub const P6_4_CPUSS_SWJ_SWO_TDO:u8 = 29 ;
pub const P6_4_SCB8_SPI_MOSI:u8 = 30 ;
pub const P6_4_SRSS_DDFT_PIN_IN0:u8 = 31 ;

    /* P6.5 */
pub const P6_5_GPIO:u8 = 0 ;
pub const P6_5_AMUXA:u8 = 4 ;
pub const P6_5_AMUXB:u8 = 5 ;
pub const P6_5_AMUXA_DSI:u8 = 6 ;
pub const P6_5_AMUXB_DSI:u8 = 7 ;
pub const P6_5_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P6_5_TCPWM1_LINE_COMPL10:u8 = 9 ;
pub const P6_5_CSD_CSD_TX:u8 = 10 ;
pub const P6_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_5_LCD_COM43:u8 = 12 ;
pub const P6_5_LCD_SEG43:u8 = 13 ;
pub const P6_5_SCB8_I2C_SDA:u8 = 14 ;
pub const P6_5_SCB6_UART_TX:u8 = 18 ;
pub const P6_5_SCB6_I2C_SDA:u8 = 19 ;
pub const P6_5_SCB6_SPI_MISO:u8 = 20 ;
pub const P6_5_PERI_TR_IO_INPUT13:u8 = 24 ;
pub const P6_5_PERI_TR_IO_OUTPUT1:u8 = 25 ;
pub const P6_5_CPUSS_SWJ_SWDOE_TDI:u8 = 29 ;
pub const P6_5_SCB8_SPI_MISO:u8 = 30 ;
pub const P6_5_SRSS_DDFT_PIN_IN1:u8 = 31 ;

    /* P6.6 */
pub const P6_6_GPIO:u8 = 0 ;
pub const P6_6_AMUXA:u8 = 4 ;
pub const P6_6_AMUXB:u8 = 5 ;
pub const P6_6_AMUXA_DSI:u8 = 6 ;
pub const P6_6_AMUXB_DSI:u8 = 7 ;
pub const P6_6_TCPWM0_LINE3:u8 = 8 ;
pub const P6_6_TCPWM1_LINE11:u8 = 9 ;
pub const P6_6_CSD_CSD_TX:u8 = 10 ;
pub const P6_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_6_LCD_COM44:u8 = 12 ;
pub const P6_6_LCD_SEG44:u8 = 13 ;
pub const P6_6_SCB6_UART_RTS:u8 = 18 ;
pub const P6_6_SCB6_SPI_CLK:u8 = 20 ;
pub const P6_6_CPUSS_SWJ_SWDIO_TMS:u8 = 29 ;
pub const P6_6_SCB8_SPI_CLK:u8 = 30 ;

    /* P6.7 */
pub const P6_7_GPIO:u8 = 0 ;
pub const P6_7_AMUXA:u8 = 4 ;
pub const P6_7_AMUXB:u8 = 5 ;
pub const P6_7_AMUXA_DSI:u8 = 6 ;
pub const P6_7_AMUXB_DSI:u8 = 7 ;
pub const P6_7_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P6_7_TCPWM1_LINE_COMPL11:u8 = 9 ;
pub const P6_7_CSD_CSD_TX:u8 = 10 ;
pub const P6_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P6_7_LCD_COM45:u8 = 12 ;
pub const P6_7_LCD_SEG45:u8 = 13 ;
pub const P6_7_SCB6_UART_CTS:u8 = 18 ;
pub const P6_7_SCB6_SPI_SELECT0:u8 = 20 ;
pub const P6_7_CPUSS_SWJ_SWCLK_TCLK:u8 = 29 ;
pub const P6_7_SCB8_SPI_SELECT0:u8 = 30 ;

    /* P7.0 */
pub const P7_0_GPIO:u8 = 0 ;
pub const P7_0_AMUXA:u8 = 4 ;
pub const P7_0_AMUXB:u8 = 5 ;
pub const P7_0_AMUXA_DSI:u8 = 6 ;
pub const P7_0_AMUXB_DSI:u8 = 7 ;
pub const P7_0_TCPWM0_LINE4:u8 = 8 ;
pub const P7_0_TCPWM1_LINE12:u8 = 9 ;
pub const P7_0_CSD_CSD_TX:u8 = 10 ;
pub const P7_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_0_LCD_COM46:u8 = 12 ;
pub const P7_0_LCD_SEG46:u8 = 13 ;
pub const P7_0_SCB4_UART_RX:u8 = 18 ;
pub const P7_0_SCB4_I2C_SCL:u8 = 19 ;
pub const P7_0_SCB4_SPI_MOSI:u8 = 20 ;
pub const P7_0_PERI_TR_IO_INPUT14:u8 = 24 ;
pub const P7_0_CPUSS_TRACE_CLOCK:u8 = 26 ;

    /* P7.1 */
pub const P7_1_GPIO:u8 = 0 ;
pub const P7_1_AMUXA:u8 = 4 ;
pub const P7_1_AMUXB:u8 = 5 ;
pub const P7_1_AMUXA_DSI:u8 = 6 ;
pub const P7_1_AMUXB_DSI:u8 = 7 ;
pub const P7_1_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P7_1_TCPWM1_LINE_COMPL12:u8 = 9 ;
pub const P7_1_CSD_CSD_TX:u8 = 10 ;
pub const P7_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_1_LCD_COM47:u8 = 12 ;
pub const P7_1_LCD_SEG47:u8 = 13 ;
pub const P7_1_SCB4_UART_TX:u8 = 18 ;
pub const P7_1_SCB4_I2C_SDA:u8 = 19 ;
pub const P7_1_SCB4_SPI_MISO:u8 = 20 ;
pub const P7_1_PERI_TR_IO_INPUT15:u8 = 24 ;

    /* P7.2 */
pub const P7_2_GPIO:u8 = 0 ;
pub const P7_2_AMUXA:u8 = 4 ;
pub const P7_2_AMUXB:u8 = 5 ;
pub const P7_2_AMUXA_DSI:u8 = 6 ;
pub const P7_2_AMUXB_DSI:u8 = 7 ;
pub const P7_2_TCPWM0_LINE5:u8 = 8 ;
pub const P7_2_TCPWM1_LINE13:u8 = 9 ;
pub const P7_2_CSD_CSD_TX:u8 = 10 ;
pub const P7_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_2_LCD_COM48:u8 = 12 ;
pub const P7_2_LCD_SEG48:u8 = 13 ;
pub const P7_2_SCB4_UART_RTS:u8 = 18 ;
pub const P7_2_SCB4_SPI_CLK:u8 = 20 ;

    /* P7.3 */
pub const P7_3_GPIO:u8 = 0 ;
pub const P7_3_AMUXA:u8 = 4 ;
pub const P7_3_AMUXB:u8 = 5 ;
pub const P7_3_AMUXA_DSI:u8 = 6 ;
pub const P7_3_AMUXB_DSI:u8 = 7 ;
pub const P7_3_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P7_3_TCPWM1_LINE_COMPL13:u8 = 9 ;
pub const P7_3_CSD_CSD_TX:u8 = 10 ;
pub const P7_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_3_LCD_COM49:u8 = 12 ;
pub const P7_3_LCD_SEG49:u8 = 13 ;
pub const P7_3_SCB4_UART_CTS:u8 = 18 ;
pub const P7_3_SCB4_SPI_SELECT0:u8 = 20 ;

    /* P7.4 */
pub const P7_4_GPIO:u8 = 0 ;
pub const P7_4_AMUXA:u8 = 4 ;
pub const P7_4_AMUXB:u8 = 5 ;
pub const P7_4_AMUXA_DSI:u8 = 6 ;
pub const P7_4_AMUXB_DSI:u8 = 7 ;
pub const P7_4_TCPWM0_LINE6:u8 = 8 ;
pub const P7_4_TCPWM1_LINE14:u8 = 9 ;
pub const P7_4_CSD_CSD_TX:u8 = 10 ;
pub const P7_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_4_LCD_COM50:u8 = 12 ;
pub const P7_4_LCD_SEG50:u8 = 13 ;
pub const P7_4_SCB4_SPI_SELECT1:u8 = 20 ;
pub const P7_4_CPUSS_TRACE_DATA3:u8 = 27 ;

    /* P7.5 */
pub const P7_5_GPIO:u8 = 0 ;
pub const P7_5_AMUXA:u8 = 4 ;
pub const P7_5_AMUXB:u8 = 5 ;
pub const P7_5_AMUXA_DSI:u8 = 6 ;
pub const P7_5_AMUXB_DSI:u8 = 7 ;
pub const P7_5_TCPWM0_LINE_COMPL6:u8 = 8 ;
pub const P7_5_TCPWM1_LINE_COMPL14:u8 = 9 ;
pub const P7_5_CSD_CSD_TX:u8 = 10 ;
pub const P7_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_5_LCD_COM51:u8 = 12 ;
pub const P7_5_LCD_SEG51:u8 = 13 ;
pub const P7_5_SCB4_SPI_SELECT2:u8 = 20 ;
pub const P7_5_CPUSS_TRACE_DATA2:u8 = 27 ;

    /* P7.6 */
pub const P7_6_GPIO:u8 = 0 ;
pub const P7_6_AMUXA:u8 = 4 ;
pub const P7_6_AMUXB:u8 = 5 ;
pub const P7_6_AMUXA_DSI:u8 = 6 ;
pub const P7_6_AMUXB_DSI:u8 = 7 ;
pub const P7_6_TCPWM0_LINE7:u8 = 8 ;
pub const P7_6_TCPWM1_LINE15:u8 = 9 ;
pub const P7_6_CSD_CSD_TX:u8 = 10 ;
pub const P7_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_6_LCD_COM52:u8 = 12 ;
pub const P7_6_LCD_SEG52:u8 = 13 ;
pub const P7_6_SCB4_SPI_SELECT3:u8 = 20 ;
pub const P7_6_CPUSS_TRACE_DATA1:u8 = 27 ;

    /* P7.7 */
pub const P7_7_GPIO:u8 = 0 ;
pub const P7_7_AMUXA:u8 = 4 ;
pub const P7_7_AMUXB:u8 = 5 ;
pub const P7_7_AMUXA_DSI:u8 = 6 ;
pub const P7_7_AMUXB_DSI:u8 = 7 ;
pub const P7_7_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P7_7_TCPWM1_LINE_COMPL15:u8 = 9 ;
pub const P7_7_CSD_CSD_TX:u8 = 10 ;
pub const P7_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P7_7_LCD_COM53:u8 = 12 ;
pub const P7_7_LCD_SEG53:u8 = 13 ;
pub const P7_7_SCB3_SPI_SELECT1:u8 = 20 ;
pub const P7_7_CPUSS_CLK_FM_PUMP:u8 = 21 ;
pub const P7_7_CPUSS_TRACE_DATA0:u8 = 27 ;

    /* P8.0 */
pub const P8_0_GPIO:u8 = 0 ;
pub const P8_0_AMUXA:u8 = 4 ;
pub const P8_0_AMUXB:u8 = 5 ;
pub const P8_0_AMUXA_DSI:u8 = 6 ;
pub const P8_0_AMUXB_DSI:u8 = 7 ;
pub const P8_0_TCPWM0_LINE0:u8 = 8 ;
pub const P8_0_TCPWM1_LINE16:u8 = 9 ;
pub const P8_0_CSD_CSD_TX:u8 = 10 ;
pub const P8_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_0_LCD_COM54:u8 = 12 ;
pub const P8_0_LCD_SEG54:u8 = 13 ;
pub const P8_0_SCB4_UART_RX:u8 = 18 ;
pub const P8_0_SCB4_I2C_SCL:u8 = 19 ;
pub const P8_0_SCB4_SPI_MOSI:u8 = 20 ;
pub const P8_0_PERI_TR_IO_INPUT16:u8 = 24 ;

    /* P8.1 */
pub const P8_1_GPIO:u8 = 0 ;
pub const P8_1_AMUXA:u8 = 4 ;
pub const P8_1_AMUXB:u8 = 5 ;
pub const P8_1_AMUXA_DSI:u8 = 6 ;
pub const P8_1_AMUXB_DSI:u8 = 7 ;
pub const P8_1_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P8_1_TCPWM1_LINE_COMPL16:u8 = 9 ;
pub const P8_1_CSD_CSD_TX:u8 = 10 ;
pub const P8_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_1_LCD_COM55:u8 = 12 ;
pub const P8_1_LCD_SEG55:u8 = 13 ;
pub const P8_1_SCB4_UART_TX:u8 = 18 ;
pub const P8_1_SCB4_I2C_SDA:u8 = 19 ;
pub const P8_1_SCB4_SPI_MISO:u8 = 20 ;
pub const P8_1_PERI_TR_IO_INPUT17:u8 = 24 ;

    /* P8.2 */
pub const P8_2_GPIO:u8 = 0 ;
pub const P8_2_AMUXA:u8 = 4 ;
pub const P8_2_AMUXB:u8 = 5 ;
pub const P8_2_AMUXA_DSI:u8 = 6 ;
pub const P8_2_AMUXB_DSI:u8 = 7 ;
pub const P8_2_TCPWM0_LINE1:u8 = 8 ;
pub const P8_2_TCPWM1_LINE17:u8 = 9 ;
pub const P8_2_CSD_CSD_TX:u8 = 10 ;
pub const P8_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_2_LCD_COM56:u8 = 12 ;
pub const P8_2_LCD_SEG56:u8 = 13 ;
pub const P8_2_LPCOMP_DSI_COMP0:u8 = 15 ;
pub const P8_2_SCB4_UART_RTS:u8 = 18 ;
pub const P8_2_SCB4_SPI_CLK:u8 = 20 ;

    /* P8.3 */
pub const P8_3_GPIO:u8 = 0 ;
pub const P8_3_AMUXA:u8 = 4 ;
pub const P8_3_AMUXB:u8 = 5 ;
pub const P8_3_AMUXA_DSI:u8 = 6 ;
pub const P8_3_AMUXB_DSI:u8 = 7 ;
pub const P8_3_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P8_3_TCPWM1_LINE_COMPL17:u8 = 9 ;
pub const P8_3_CSD_CSD_TX:u8 = 10 ;
pub const P8_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_3_LCD_COM57:u8 = 12 ;
pub const P8_3_LCD_SEG57:u8 = 13 ;
pub const P8_3_LPCOMP_DSI_COMP1:u8 = 15 ;
pub const P8_3_SCB4_UART_CTS:u8 = 18 ;
pub const P8_3_SCB4_SPI_SELECT0:u8 = 20 ;

    /* P8.4 */
pub const P8_4_GPIO:u8 = 0 ;
pub const P8_4_AMUXA:u8 = 4 ;
pub const P8_4_AMUXB:u8 = 5 ;
pub const P8_4_AMUXA_DSI:u8 = 6 ;
pub const P8_4_AMUXB_DSI:u8 = 7 ;
pub const P8_4_TCPWM0_LINE2:u8 = 8 ;
pub const P8_4_TCPWM1_LINE18:u8 = 9 ;
pub const P8_4_CSD_CSD_TX:u8 = 10 ;
pub const P8_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_4_LCD_COM58:u8 = 12 ;
pub const P8_4_LCD_SEG58:u8 = 13 ;
pub const P8_4_SCB11_UART_RX:u8 = 18 ;
pub const P8_4_SCB11_I2C_SCL:u8 = 19 ;
pub const P8_4_SCB4_SPI_SELECT1:u8 = 20 ;

    /* P8.5 */
pub const P8_5_GPIO:u8 = 0 ;
pub const P8_5_AMUXA:u8 = 4 ;
pub const P8_5_AMUXB:u8 = 5 ;
pub const P8_5_AMUXA_DSI:u8 = 6 ;
pub const P8_5_AMUXB_DSI:u8 = 7 ;
pub const P8_5_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P8_5_TCPWM1_LINE_COMPL18:u8 = 9 ;
pub const P8_5_CSD_CSD_TX:u8 = 10 ;
pub const P8_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_5_LCD_COM59:u8 = 12 ;
pub const P8_5_LCD_SEG59:u8 = 13 ;
pub const P8_5_SCB11_UART_TX:u8 = 18 ;
pub const P8_5_SCB11_I2C_SDA:u8 = 19 ;
pub const P8_5_SCB4_SPI_SELECT2:u8 = 20 ;

    /* P8.6 */
pub const P8_6_GPIO:u8 = 0 ;
pub const P8_6_AMUXA:u8 = 4 ;
pub const P8_6_AMUXB:u8 = 5 ;
pub const P8_6_AMUXA_DSI:u8 = 6 ;
pub const P8_6_AMUXB_DSI:u8 = 7 ;
pub const P8_6_TCPWM0_LINE3:u8 = 8 ;
pub const P8_6_TCPWM1_LINE19:u8 = 9 ;
pub const P8_6_CSD_CSD_TX:u8 = 10 ;
pub const P8_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_6_LCD_COM60:u8 = 12 ;
pub const P8_6_LCD_SEG60:u8 = 13 ;
pub const P8_6_SCB11_UART_RTS:u8 = 18 ;
pub const P8_6_SCB4_SPI_SELECT3:u8 = 20 ;

    /* P8.7 */
pub const P8_7_GPIO:u8 = 0 ;
pub const P8_7_AMUXA:u8 = 4 ;
pub const P8_7_AMUXB:u8 = 5 ;
pub const P8_7_AMUXA_DSI:u8 = 6 ;
pub const P8_7_AMUXB_DSI:u8 = 7 ;
pub const P8_7_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P8_7_TCPWM1_LINE_COMPL19:u8 = 9 ;
pub const P8_7_CSD_CSD_TX:u8 = 10 ;
pub const P8_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P8_7_LCD_COM61:u8 = 12 ;
pub const P8_7_LCD_SEG61:u8 = 13 ;
pub const P8_7_SCB11_UART_CTS:u8 = 18 ;
pub const P8_7_SCB3_SPI_SELECT2:u8 = 20 ;

    /* P9.0 */
pub const P9_0_GPIO:u8 = 0 ;
pub const P9_0_AMUXA:u8 = 4 ;
pub const P9_0_AMUXB:u8 = 5 ;
pub const P9_0_AMUXA_DSI:u8 = 6 ;
pub const P9_0_AMUXB_DSI:u8 = 7 ;
pub const P9_0_TCPWM0_LINE4:u8 = 8 ;
pub const P9_0_TCPWM1_LINE20:u8 = 9 ;
pub const P9_0_CSD_CSD_TX:u8 = 10 ;
pub const P9_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_0_LCD_COM0:u8 = 12 ;
pub const P9_0_LCD_SEG0:u8 = 13 ;
pub const P9_0_SCB2_UART_RX:u8 = 18 ;
pub const P9_0_SCB2_I2C_SCL:u8 = 19 ;
pub const P9_0_SCB2_SPI_MOSI:u8 = 20 ;
pub const P9_0_AUDIOSS0_CLK_I2S_IF:u8 = 22 ;
pub const P9_0_PERI_TR_IO_INPUT18:u8 = 24 ;
pub const P9_0_CPUSS_TRACE_DATA3:u8 = 27 ;

    /* P9.1 */
pub const P9_1_GPIO:u8 = 0 ;
pub const P9_1_AMUXA:u8 = 4 ;
pub const P9_1_AMUXB:u8 = 5 ;
pub const P9_1_AMUXA_DSI:u8 = 6 ;
pub const P9_1_AMUXB_DSI:u8 = 7 ;
pub const P9_1_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P9_1_TCPWM1_LINE_COMPL20:u8 = 9 ;
pub const P9_1_CSD_CSD_TX:u8 = 10 ;
pub const P9_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_1_LCD_COM1:u8 = 12 ;
pub const P9_1_LCD_SEG1:u8 = 13 ;
pub const P9_1_SCB2_UART_TX:u8 = 18 ;
pub const P9_1_SCB2_I2C_SDA:u8 = 19 ;
pub const P9_1_SCB2_SPI_MISO:u8 = 20 ;
pub const P9_1_AUDIOSS0_TX_SCK:u8 = 22 ;
pub const P9_1_PERI_TR_IO_INPUT19:u8 = 24 ;
pub const P9_1_CPUSS_TRACE_DATA2:u8 = 27 ;
pub const P9_1_SRSS_DDFT_PIN_IN0:u8 = 31 ;

    /* P9.2 */
pub const P9_2_GPIO:u8 = 0 ;
pub const P9_2_AMUXA:u8 = 4 ;
pub const P9_2_AMUXB:u8 = 5 ;
pub const P9_2_AMUXA_DSI:u8 = 6 ;
pub const P9_2_AMUXB_DSI:u8 = 7 ;
pub const P9_2_TCPWM0_LINE5:u8 = 8 ;
pub const P9_2_TCPWM1_LINE21:u8 = 9 ;
pub const P9_2_CSD_CSD_TX:u8 = 10 ;
pub const P9_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_2_LCD_COM2:u8 = 12 ;
pub const P9_2_LCD_SEG2:u8 = 13 ;
pub const P9_2_SCB2_UART_RTS:u8 = 18 ;
pub const P9_2_SCB2_SPI_CLK:u8 = 20 ;
pub const P9_2_AUDIOSS0_TX_WS:u8 = 22 ;
pub const P9_2_CPUSS_TRACE_DATA1:u8 = 27 ;

    /* P9.3 */
pub const P9_3_GPIO:u8 = 0 ;
pub const P9_3_AMUXA:u8 = 4 ;
pub const P9_3_AMUXB:u8 = 5 ;
pub const P9_3_AMUXA_DSI:u8 = 6 ;
pub const P9_3_AMUXB_DSI:u8 = 7 ;
pub const P9_3_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P9_3_TCPWM1_LINE_COMPL21:u8 = 9 ;
pub const P9_3_CSD_CSD_TX:u8 = 10 ;
pub const P9_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_3_LCD_COM3:u8 = 12 ;
pub const P9_3_LCD_SEG3:u8 = 13 ;
pub const P9_3_SCB2_UART_CTS:u8 = 18 ;
pub const P9_3_SCB2_SPI_SELECT0:u8 = 20 ;
pub const P9_3_AUDIOSS0_TX_SDO:u8 = 22 ;
pub const P9_3_CPUSS_TRACE_DATA0:u8 = 27 ;
pub const P9_3_SRSS_DDFT_PIN_IN1:u8 = 31 ;

    /* P9.4 */
pub const P9_4_GPIO:u8 = 0 ;
pub const P9_4_AMUXA:u8 = 4 ;
pub const P9_4_AMUXB:u8 = 5 ;
pub const P9_4_AMUXA_DSI:u8 = 6 ;
pub const P9_4_AMUXB_DSI:u8 = 7 ;
pub const P9_4_TCPWM0_LINE7:u8 = 8 ;
pub const P9_4_TCPWM1_LINE0:u8 = 9 ;
pub const P9_4_CSD_CSD_TX:u8 = 10 ;
pub const P9_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_4_LCD_COM4:u8 = 12 ;
pub const P9_4_LCD_SEG4:u8 = 13 ;
pub const P9_4_SCB2_SPI_SELECT1:u8 = 20 ;
pub const P9_4_AUDIOSS0_RX_SCK:u8 = 22 ;

    /* P9.5 */
pub const P9_5_GPIO:u8 = 0 ;
pub const P9_5_AMUXA:u8 = 4 ;
pub const P9_5_AMUXB:u8 = 5 ;
pub const P9_5_AMUXA_DSI:u8 = 6 ;
pub const P9_5_AMUXB_DSI:u8 = 7 ;
pub const P9_5_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P9_5_TCPWM1_LINE_COMPL0:u8 = 9 ;
pub const P9_5_CSD_CSD_TX:u8 = 10 ;
pub const P9_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_5_LCD_COM5:u8 = 12 ;
pub const P9_5_LCD_SEG5:u8 = 13 ;
pub const P9_5_SCB2_SPI_SELECT2:u8 = 20 ;
pub const P9_5_AUDIOSS0_RX_WS:u8 = 22 ;

    /* P9.6 */
pub const P9_6_GPIO:u8 = 0 ;
pub const P9_6_AMUXA:u8 = 4 ;
pub const P9_6_AMUXB:u8 = 5 ;
pub const P9_6_AMUXA_DSI:u8 = 6 ;
pub const P9_6_AMUXB_DSI:u8 = 7 ;
pub const P9_6_TCPWM0_LINE0:u8 = 8 ;
pub const P9_6_TCPWM1_LINE1:u8 = 9 ;
pub const P9_6_CSD_CSD_TX:u8 = 10 ;
pub const P9_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_6_LCD_COM6:u8 = 12 ;
pub const P9_6_LCD_SEG6:u8 = 13 ;
pub const P9_6_SCB2_SPI_SELECT3:u8 = 20 ;
pub const P9_6_AUDIOSS0_RX_SDI:u8 = 22 ;

    /* P9.7 */
pub const P9_7_GPIO:u8 = 0 ;
pub const P9_7_AMUXA:u8 = 4 ;
pub const P9_7_AMUXB:u8 = 5 ;
pub const P9_7_AMUXA_DSI:u8 = 6 ;
pub const P9_7_AMUXB_DSI:u8 = 7 ;
pub const P9_7_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P9_7_TCPWM1_LINE_COMPL1:u8 = 9 ;
pub const P9_7_CSD_CSD_TX:u8 = 10 ;
pub const P9_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P9_7_LCD_COM7:u8 = 12 ;
pub const P9_7_LCD_SEG7:u8 = 13 ;

    /* P10.0 */
pub const P10_0_GPIO:u8 = 0 ;
pub const P10_0_AMUXA:u8 = 4 ;
pub const P10_0_AMUXB:u8 = 5 ;
pub const P10_0_AMUXA_DSI:u8 = 6 ;
pub const P10_0_AMUXB_DSI:u8 = 7 ;
pub const P10_0_TCPWM0_LINE6:u8 = 8 ;
pub const P10_0_TCPWM1_LINE22:u8 = 9 ;
pub const P10_0_CSD_CSD_TX:u8 = 10 ;
pub const P10_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_0_LCD_COM8:u8 = 12 ;
pub const P10_0_LCD_SEG8:u8 = 13 ;
pub const P10_0_SCB1_UART_RX:u8 = 18 ;
pub const P10_0_SCB1_I2C_SCL:u8 = 19 ;
pub const P10_0_SCB1_SPI_MOSI:u8 = 20 ;
pub const P10_0_PERI_TR_IO_INPUT20:u8 = 24 ;
pub const P10_0_CPUSS_TRACE_DATA3:u8 = 27 ;

    /* P10.1 */
pub const P10_1_GPIO:u8 = 0 ;
pub const P10_1_AMUXA:u8 = 4 ;
pub const P10_1_AMUXB:u8 = 5 ;
pub const P10_1_AMUXA_DSI:u8 = 6 ;
pub const P10_1_AMUXB_DSI:u8 = 7 ;
pub const P10_1_TCPWM0_LINE_COMPL6:u8 = 8 ;
pub const P10_1_TCPWM1_LINE_COMPL22:u8 = 9 ;
pub const P10_1_CSD_CSD_TX:u8 = 10 ;
pub const P10_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_1_LCD_COM9:u8 = 12 ;
pub const P10_1_LCD_SEG9:u8 = 13 ;
pub const P10_1_SCB1_UART_TX:u8 = 18 ;
pub const P10_1_SCB1_I2C_SDA:u8 = 19 ;
pub const P10_1_SCB1_SPI_MISO:u8 = 20 ;
pub const P10_1_PERI_TR_IO_INPUT21:u8 = 24 ;
pub const P10_1_CPUSS_TRACE_DATA2:u8 = 27 ;

    /* P10.2 */
pub const P10_2_GPIO:u8 = 0 ;
pub const P10_2_AMUXA:u8 = 4 ;
pub const P10_2_AMUXB:u8 = 5 ;
pub const P10_2_AMUXA_DSI:u8 = 6 ;
pub const P10_2_AMUXB_DSI:u8 = 7 ;
pub const P10_2_TCPWM0_LINE7:u8 = 8 ;
pub const P10_2_TCPWM1_LINE23:u8 = 9 ;
pub const P10_2_CSD_CSD_TX:u8 = 10 ;
pub const P10_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_2_LCD_COM10:u8 = 12 ;
pub const P10_2_LCD_SEG10:u8 = 13 ;
pub const P10_2_SCB1_UART_RTS:u8 = 18 ;
pub const P10_2_SCB1_SPI_CLK:u8 = 20 ;
pub const P10_2_CPUSS_TRACE_DATA1:u8 = 27 ;

    /* P10.3 */
pub const P10_3_GPIO:u8 = 0 ;
pub const P10_3_AMUXA:u8 = 4 ;
pub const P10_3_AMUXB:u8 = 5 ;
pub const P10_3_AMUXA_DSI:u8 = 6 ;
pub const P10_3_AMUXB_DSI:u8 = 7 ;
pub const P10_3_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P10_3_TCPWM1_LINE_COMPL23:u8 = 9 ;
pub const P10_3_CSD_CSD_TX:u8 = 10 ;
pub const P10_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_3_LCD_COM11:u8 = 12 ;
pub const P10_3_LCD_SEG11:u8 = 13 ;
pub const P10_3_SCB1_UART_CTS:u8 = 18 ;
pub const P10_3_SCB1_SPI_SELECT0:u8 = 20 ;
pub const P10_3_CPUSS_TRACE_DATA0:u8 = 27 ;

    /* P10.4 */
pub const P10_4_GPIO:u8 = 0 ;
pub const P10_4_AMUXA:u8 = 4 ;
pub const P10_4_AMUXB:u8 = 5 ;
pub const P10_4_AMUXA_DSI:u8 = 6 ;
pub const P10_4_AMUXB_DSI:u8 = 7 ;
pub const P10_4_TCPWM0_LINE0:u8 = 8 ;
pub const P10_4_TCPWM1_LINE0:u8 = 9 ;
pub const P10_4_CSD_CSD_TX:u8 = 10 ;
pub const P10_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_4_LCD_COM12:u8 = 12 ;
pub const P10_4_LCD_SEG12:u8 = 13 ;
pub const P10_4_SCB1_SPI_SELECT1:u8 = 20 ;
pub const P10_4_AUDIOSS0_PDM_CLK:u8 = 21 ;

    /* P10.5 */
pub const P10_5_GPIO:u8 = 0 ;
pub const P10_5_AMUXA:u8 = 4 ;
pub const P10_5_AMUXB:u8 = 5 ;
pub const P10_5_AMUXA_DSI:u8 = 6 ;
pub const P10_5_AMUXB_DSI:u8 = 7 ;
pub const P10_5_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P10_5_TCPWM1_LINE_COMPL0:u8 = 9 ;
pub const P10_5_CSD_CSD_TX:u8 = 10 ;
pub const P10_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_5_LCD_COM13:u8 = 12 ;
pub const P10_5_LCD_SEG13:u8 = 13 ;
pub const P10_5_SCB1_SPI_SELECT2:u8 = 20 ;
pub const P10_5_AUDIOSS0_PDM_DATA:u8 = 21 ;

    /* P10.6 */
pub const P10_6_GPIO:u8 = 0 ;
pub const P10_6_AMUXA:u8 = 4 ;
pub const P10_6_AMUXB:u8 = 5 ;
pub const P10_6_AMUXA_DSI:u8 = 6 ;
pub const P10_6_AMUXB_DSI:u8 = 7 ;
pub const P10_6_TCPWM0_LINE1:u8 = 8 ;
pub const P10_6_TCPWM1_LINE2:u8 = 9 ;
pub const P10_6_CSD_CSD_TX:u8 = 10 ;
pub const P10_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_6_LCD_COM14:u8 = 12 ;
pub const P10_6_LCD_SEG14:u8 = 13 ;
pub const P10_6_SCB1_SPI_SELECT3:u8 = 20 ;

    /* P10.7 */
pub const P10_7_GPIO:u8 = 0 ;
pub const P10_7_AMUXA:u8 = 4 ;
pub const P10_7_AMUXB:u8 = 5 ;
pub const P10_7_AMUXA_DSI:u8 = 6 ;
pub const P10_7_AMUXB_DSI:u8 = 7 ;
pub const P10_7_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P10_7_TCPWM1_LINE_COMPL2:u8 = 9 ;
pub const P10_7_CSD_CSD_TX:u8 = 10 ;
pub const P10_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P10_7_LCD_COM15:u8 = 12 ;
pub const P10_7_LCD_SEG15:u8 = 13 ;

    /* P11.0 */
pub const P11_0_GPIO:u8 = 0 ;
pub const P11_0_AMUXA:u8 = 4 ;
pub const P11_0_AMUXB:u8 = 5 ;
pub const P11_0_AMUXA_DSI:u8 = 6 ;
pub const P11_0_AMUXB_DSI:u8 = 7 ;
pub const P11_0_TCPWM0_LINE1:u8 = 8 ;
pub const P11_0_TCPWM1_LINE1:u8 = 9 ;
pub const P11_0_CSD_CSD_TX:u8 = 10 ;
pub const P11_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_0_LCD_COM16:u8 = 12 ;
pub const P11_0_LCD_SEG16:u8 = 13 ;
pub const P11_0_SMIF_SPI_SELECT2:u8 = 17 ;
pub const P11_0_SCB5_UART_RX:u8 = 18 ;
pub const P11_0_SCB5_I2C_SCL:u8 = 19 ;
pub const P11_0_SCB5_SPI_MOSI:u8 = 20 ;
pub const P11_0_AUDIOSS1_CLK_I2S_IF:u8 = 22 ;
pub const P11_0_PERI_TR_IO_INPUT22:u8 = 24 ;

    /* P11.1 */
pub const P11_1_GPIO:u8 = 0 ;
pub const P11_1_AMUXA:u8 = 4 ;
pub const P11_1_AMUXB:u8 = 5 ;
pub const P11_1_AMUXA_DSI:u8 = 6 ;
pub const P11_1_AMUXB_DSI:u8 = 7 ;
pub const P11_1_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P11_1_TCPWM1_LINE_COMPL1:u8 = 9 ;
pub const P11_1_CSD_CSD_TX:u8 = 10 ;
pub const P11_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_1_LCD_COM17:u8 = 12 ;
pub const P11_1_LCD_SEG17:u8 = 13 ;
pub const P11_1_SMIF_SPI_SELECT1:u8 = 17 ;
pub const P11_1_SCB5_UART_TX:u8 = 18 ;
pub const P11_1_SCB5_I2C_SDA:u8 = 19 ;
pub const P11_1_SCB5_SPI_MISO:u8 = 20 ;
pub const P11_1_AUDIOSS1_TX_SCK:u8 = 22 ;
pub const P11_1_PERI_TR_IO_INPUT23:u8 = 24 ;

    /* P11.2 */
pub const P11_2_GPIO:u8 = 0 ;
pub const P11_2_AMUXA:u8 = 4 ;
pub const P11_2_AMUXB:u8 = 5 ;
pub const P11_2_AMUXA_DSI:u8 = 6 ;
pub const P11_2_AMUXB_DSI:u8 = 7 ;
pub const P11_2_TCPWM0_LINE2:u8 = 8 ;
pub const P11_2_TCPWM1_LINE2:u8 = 9 ;
pub const P11_2_CSD_CSD_TX:u8 = 10 ;
pub const P11_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_2_LCD_COM18:u8 = 12 ;
pub const P11_2_LCD_SEG18:u8 = 13 ;
pub const P11_2_SMIF_SPI_SELECT0:u8 = 17 ;
pub const P11_2_SCB5_UART_RTS:u8 = 18 ;
pub const P11_2_SCB5_SPI_CLK:u8 = 20 ;
pub const P11_2_AUDIOSS1_TX_WS:u8 = 22 ;

    /* P11.3 */
pub const P11_3_GPIO:u8 = 0 ;
pub const P11_3_AMUXA:u8 = 4 ;
pub const P11_3_AMUXB:u8 = 5 ;
pub const P11_3_AMUXA_DSI:u8 = 6 ;
pub const P11_3_AMUXB_DSI:u8 = 7 ;
pub const P11_3_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P11_3_TCPWM1_LINE_COMPL2:u8 = 9 ;
pub const P11_3_CSD_CSD_TX:u8 = 10 ;
pub const P11_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_3_LCD_COM19:u8 = 12 ;
pub const P11_3_LCD_SEG19:u8 = 13 ;
pub const P11_3_SMIF_SPI_DATA3:u8 = 17 ;
pub const P11_3_SCB5_UART_CTS:u8 = 18 ;
pub const P11_3_SCB5_SPI_SELECT0:u8 = 20 ;
pub const P11_3_AUDIOSS1_TX_SDO:u8 = 22 ;
pub const P11_3_PERI_TR_IO_OUTPUT0:u8 = 25 ;

    /* P11.4 */
pub const P11_4_GPIO:u8 = 0 ;
pub const P11_4_AMUXA:u8 = 4 ;
pub const P11_4_AMUXB:u8 = 5 ;
pub const P11_4_AMUXA_DSI:u8 = 6 ;
pub const P11_4_AMUXB_DSI:u8 = 7 ;
pub const P11_4_TCPWM0_LINE3:u8 = 8 ;
pub const P11_4_TCPWM1_LINE3:u8 = 9 ;
pub const P11_4_CSD_CSD_TX:u8 = 10 ;
pub const P11_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_4_LCD_COM20:u8 = 12 ;
pub const P11_4_LCD_SEG20:u8 = 13 ;
pub const P11_4_SMIF_SPI_DATA2:u8 = 17 ;
pub const P11_4_SCB5_SPI_SELECT1:u8 = 20 ;
pub const P11_4_AUDIOSS1_RX_SCK:u8 = 22 ;
pub const P11_4_PERI_TR_IO_OUTPUT1:u8 = 25 ;

    /* P11.5 */
pub const P11_5_GPIO:u8 = 0 ;
pub const P11_5_AMUXA:u8 = 4 ;
pub const P11_5_AMUXB:u8 = 5 ;
pub const P11_5_AMUXA_DSI:u8 = 6 ;
pub const P11_5_AMUXB_DSI:u8 = 7 ;
pub const P11_5_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P11_5_TCPWM1_LINE_COMPL3:u8 = 9 ;
pub const P11_5_CSD_CSD_TX:u8 = 10 ;
pub const P11_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_5_LCD_COM21:u8 = 12 ;
pub const P11_5_LCD_SEG21:u8 = 13 ;
pub const P11_5_SMIF_SPI_DATA1:u8 = 17 ;
pub const P11_5_SCB5_SPI_SELECT2:u8 = 20 ;
pub const P11_5_AUDIOSS1_RX_WS:u8 = 22 ;

    /* P11.6 */
pub const P11_6_GPIO:u8 = 0 ;
pub const P11_6_AMUXA:u8 = 4 ;
pub const P11_6_AMUXB:u8 = 5 ;
pub const P11_6_AMUXA_DSI:u8 = 6 ;
pub const P11_6_AMUXB_DSI:u8 = 7 ;
pub const P11_6_CSD_CSD_TX:u8 = 10 ;
pub const P11_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P11_6_LCD_COM22:u8 = 12 ;
pub const P11_6_LCD_SEG22:u8 = 13 ;
pub const P11_6_SMIF_SPI_DATA0:u8 = 17 ;
pub const P11_6_SCB5_SPI_SELECT3:u8 = 20 ;
pub const P11_6_AUDIOSS1_RX_SDI:u8 = 22 ;

    /* P11.7 */
pub const P11_7_GPIO:u8 = 0 ;
pub const P11_7_AMUXA:u8 = 4 ;
pub const P11_7_AMUXB:u8 = 5 ;
pub const P11_7_AMUXA_DSI:u8 = 6 ;
pub const P11_7_AMUXB_DSI:u8 = 7 ;
pub const P11_7_SMIF_SPI_CLK:u8 = 17 ;

    /* P12.0 */
pub const P12_0_GPIO:u8 = 0 ;
pub const P12_0_AMUXA:u8 = 4 ;
pub const P12_0_AMUXB:u8 = 5 ;
pub const P12_0_AMUXA_DSI:u8 = 6 ;
pub const P12_0_AMUXB_DSI:u8 = 7 ;
pub const P12_0_TCPWM0_LINE4:u8 = 8 ;
pub const P12_0_TCPWM1_LINE4:u8 = 9 ;
pub const P12_0_CSD_CSD_TX:u8 = 10 ;
pub const P12_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_0_LCD_COM23:u8 = 12 ;
pub const P12_0_LCD_SEG23:u8 = 13 ;
pub const P12_0_SMIF_SPI_DATA4:u8 = 17 ;
pub const P12_0_SCB6_UART_RX:u8 = 18 ;
pub const P12_0_SCB6_I2C_SCL:u8 = 19 ;
pub const P12_0_SCB6_SPI_MOSI:u8 = 20 ;
pub const P12_0_PERI_TR_IO_INPUT24:u8 = 24 ;
pub const P12_0_SDHC1_CARD_EMMC_RESET_N:u8 = 26 ;

    /* P12.1 */
pub const P12_1_GPIO:u8 = 0 ;
pub const P12_1_AMUXA:u8 = 4 ;
pub const P12_1_AMUXB:u8 = 5 ;
pub const P12_1_AMUXA_DSI:u8 = 6 ;
pub const P12_1_AMUXB_DSI:u8 = 7 ;
pub const P12_1_TCPWM0_LINE_COMPL4:u8 = 8 ;
pub const P12_1_TCPWM1_LINE_COMPL4:u8 = 9 ;
pub const P12_1_CSD_CSD_TX:u8 = 10 ;
pub const P12_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_1_LCD_COM24:u8 = 12 ;
pub const P12_1_LCD_SEG24:u8 = 13 ;
pub const P12_1_SMIF_SPI_DATA5:u8 = 17 ;
pub const P12_1_SCB6_UART_TX:u8 = 18 ;
pub const P12_1_SCB6_I2C_SDA:u8 = 19 ;
pub const P12_1_SCB6_SPI_MISO:u8 = 20 ;
pub const P12_1_PERI_TR_IO_INPUT25:u8 = 24 ;
pub const P12_1_SDHC1_CARD_DETECT_N:u8 = 26 ;

    /* P12.2 */
pub const P12_2_GPIO:u8 = 0 ;
pub const P12_2_AMUXA:u8 = 4 ;
pub const P12_2_AMUXB:u8 = 5 ;
pub const P12_2_AMUXA_DSI:u8 = 6 ;
pub const P12_2_AMUXB_DSI:u8 = 7 ;
pub const P12_2_TCPWM0_LINE5:u8 = 8 ;
pub const P12_2_TCPWM1_LINE5:u8 = 9 ;
pub const P12_2_CSD_CSD_TX:u8 = 10 ;
pub const P12_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_2_LCD_COM25:u8 = 12 ;
pub const P12_2_LCD_SEG25:u8 = 13 ;
pub const P12_2_SMIF_SPI_DATA6:u8 = 17 ;
pub const P12_2_SCB6_UART_RTS:u8 = 18 ;
pub const P12_2_SCB6_SPI_CLK:u8 = 20 ;
pub const P12_2_SDHC1_CARD_MECH_WRITE_PROT:u8 = 26 ;

    /* P12.3 */
pub const P12_3_GPIO:u8 = 0 ;
pub const P12_3_AMUXA:u8 = 4 ;
pub const P12_3_AMUXB:u8 = 5 ;
pub const P12_3_AMUXA_DSI:u8 = 6 ;
pub const P12_3_AMUXB_DSI:u8 = 7 ;
pub const P12_3_TCPWM0_LINE_COMPL5:u8 = 8 ;
pub const P12_3_TCPWM1_LINE_COMPL5:u8 = 9 ;
pub const P12_3_CSD_CSD_TX:u8 = 10 ;
pub const P12_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_3_LCD_COM26:u8 = 12 ;
pub const P12_3_LCD_SEG26:u8 = 13 ;
pub const P12_3_SMIF_SPI_DATA7:u8 = 17 ;
pub const P12_3_SCB6_UART_CTS:u8 = 18 ;
pub const P12_3_SCB6_SPI_SELECT0:u8 = 20 ;
pub const P12_3_SDHC1_LED_CTRL:u8 = 26 ;

    /* P12.4 */
pub const P12_4_GPIO:u8 = 0 ;
pub const P12_4_AMUXA:u8 = 4 ;
pub const P12_4_AMUXB:u8 = 5 ;
pub const P12_4_AMUXA_DSI:u8 = 6 ;
pub const P12_4_AMUXB_DSI:u8 = 7 ;
pub const P12_4_TCPWM0_LINE6:u8 = 8 ;
pub const P12_4_TCPWM1_LINE6:u8 = 9 ;
pub const P12_4_CSD_CSD_TX:u8 = 10 ;
pub const P12_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_4_LCD_COM27:u8 = 12 ;
pub const P12_4_LCD_SEG27:u8 = 13 ;
pub const P12_4_SMIF_SPI_SELECT3:u8 = 17 ;
pub const P12_4_SCB6_SPI_SELECT1:u8 = 20 ;
pub const P12_4_AUDIOSS0_PDM_CLK:u8 = 21 ;
pub const P12_4_SDHC1_CARD_CMD:u8 = 26 ;

    /* P12.5 */
pub const P12_5_GPIO:u8 = 0 ;
pub const P12_5_AMUXA:u8 = 4 ;
pub const P12_5_AMUXB:u8 = 5 ;
pub const P12_5_AMUXA_DSI:u8 = 6 ;
pub const P12_5_AMUXB_DSI:u8 = 7 ;
pub const P12_5_TCPWM0_LINE_COMPL6:u8 = 8 ;
pub const P12_5_TCPWM1_LINE_COMPL6:u8 = 9 ;
pub const P12_5_CSD_CSD_TX:u8 = 10 ;
pub const P12_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_5_LCD_COM28:u8 = 12 ;
pub const P12_5_LCD_SEG28:u8 = 13 ;
pub const P12_5_SCB6_SPI_SELECT2:u8 = 20 ;
pub const P12_5_AUDIOSS0_PDM_DATA:u8 = 21 ;
pub const P12_5_SDHC1_CLK_CARD:u8 = 26 ;

    /* P12.6 */
pub const P12_6_GPIO:u8 = 0 ;
pub const P12_6_AMUXA:u8 = 4 ;
pub const P12_6_AMUXB:u8 = 5 ;
pub const P12_6_AMUXA_DSI:u8 = 6 ;
pub const P12_6_AMUXB_DSI:u8 = 7 ;
pub const P12_6_TCPWM0_LINE7:u8 = 8 ;
pub const P12_6_TCPWM1_LINE7:u8 = 9 ;
pub const P12_6_CSD_CSD_TX:u8 = 10 ;
pub const P12_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_6_LCD_COM29:u8 = 12 ;
pub const P12_6_LCD_SEG29:u8 = 13 ;
pub const P12_6_SCB6_SPI_SELECT3:u8 = 20 ;
pub const P12_6_SDHC1_CARD_IF_PWR_EN:u8 = 26 ;

    /* P12.7 */
pub const P12_7_GPIO:u8 = 0 ;
pub const P12_7_AMUXA:u8 = 4 ;
pub const P12_7_AMUXB:u8 = 5 ;
pub const P12_7_AMUXA_DSI:u8 = 6 ;
pub const P12_7_AMUXB_DSI:u8 = 7 ;
pub const P12_7_TCPWM0_LINE_COMPL7:u8 = 8 ;
pub const P12_7_TCPWM1_LINE_COMPL7:u8 = 9 ;
pub const P12_7_CSD_CSD_TX:u8 = 10 ;
pub const P12_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P12_7_LCD_COM30:u8 = 12 ;
pub const P12_7_LCD_SEG30:u8 = 13 ;
pub const P12_7_SDHC1_IO_VOLT_SEL:u8 = 26 ;

    /* P13.0 */
pub const P13_0_GPIO:u8 = 0 ;
pub const P13_0_AMUXA:u8 = 4 ;
pub const P13_0_AMUXB:u8 = 5 ;
pub const P13_0_AMUXA_DSI:u8 = 6 ;
pub const P13_0_AMUXB_DSI:u8 = 7 ;
pub const P13_0_TCPWM0_LINE0:u8 = 8 ;
pub const P13_0_TCPWM1_LINE8:u8 = 9 ;
pub const P13_0_CSD_CSD_TX:u8 = 10 ;
pub const P13_0_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_0_LCD_COM31:u8 = 12 ;
pub const P13_0_LCD_SEG31:u8 = 13 ;
pub const P13_0_SCB6_UART_RX:u8 = 18 ;
pub const P13_0_SCB6_I2C_SCL:u8 = 19 ;
pub const P13_0_SCB6_SPI_MOSI:u8 = 20 ;
pub const P13_0_AUDIOSS1_CLK_I2S_IF:u8 = 22 ;
pub const P13_0_PERI_TR_IO_INPUT26:u8 = 24 ;
pub const P13_0_SDHC1_CARD_DAT_3TO00:u8 = 26 ;

    /* P13.1 */
pub const P13_1_GPIO:u8 = 0 ;
pub const P13_1_AMUXA:u8 = 4 ;
pub const P13_1_AMUXB:u8 = 5 ;
pub const P13_1_AMUXA_DSI:u8 = 6 ;
pub const P13_1_AMUXB_DSI:u8 = 7 ;
pub const P13_1_TCPWM0_LINE_COMPL0:u8 = 8 ;
pub const P13_1_TCPWM1_LINE_COMPL8:u8 = 9 ;
pub const P13_1_CSD_CSD_TX:u8 = 10 ;
pub const P13_1_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_1_LCD_COM32:u8 = 12 ;
pub const P13_1_LCD_SEG32:u8 = 13 ;
pub const P13_1_SCB6_UART_TX:u8 = 18 ;
pub const P13_1_SCB6_I2C_SDA:u8 = 19 ;
pub const P13_1_SCB6_SPI_MISO:u8 = 20 ;
pub const P13_1_AUDIOSS1_TX_SCK:u8 = 22 ;
pub const P13_1_PERI_TR_IO_INPUT27:u8 = 24 ;
pub const P13_1_SDHC1_CARD_DAT_3TO01:u8 = 26 ;

    /* P13.2 */
pub const P13_2_GPIO:u8 = 0 ;
pub const P13_2_AMUXA:u8 = 4 ;
pub const P13_2_AMUXB:u8 = 5 ;
pub const P13_2_AMUXA_DSI:u8 = 6 ;
pub const P13_2_AMUXB_DSI:u8 = 7 ;
pub const P13_2_TCPWM0_LINE1:u8 = 8 ;
pub const P13_2_TCPWM1_LINE9:u8 = 9 ;
pub const P13_2_CSD_CSD_TX:u8 = 10 ;
pub const P13_2_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_2_LCD_COM33:u8 = 12 ;
pub const P13_2_LCD_SEG33:u8 = 13 ;
pub const P13_2_SCB6_UART_RTS:u8 = 18 ;
pub const P13_2_SCB6_SPI_CLK:u8 = 20 ;
pub const P13_2_AUDIOSS1_TX_WS:u8 = 22 ;
pub const P13_2_SDHC1_CARD_DAT_3TO02:u8 = 26 ;

    /* P13.3 */
pub const P13_3_GPIO:u8 = 0 ;
pub const P13_3_AMUXA:u8 = 4 ;
pub const P13_3_AMUXB:u8 = 5 ;
pub const P13_3_AMUXA_DSI:u8 = 6 ;
pub const P13_3_AMUXB_DSI:u8 = 7 ;
pub const P13_3_TCPWM0_LINE_COMPL1:u8 = 8 ;
pub const P13_3_TCPWM1_LINE_COMPL9:u8 = 9 ;
pub const P13_3_CSD_CSD_TX:u8 = 10 ;
pub const P13_3_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_3_LCD_COM34:u8 = 12 ;
pub const P13_3_LCD_SEG34:u8 = 13 ;
pub const P13_3_SCB6_UART_CTS:u8 = 18 ;
pub const P13_3_SCB6_SPI_SELECT0:u8 = 20 ;
pub const P13_3_AUDIOSS1_TX_SDO:u8 = 22 ;
pub const P13_3_SDHC1_CARD_DAT_3TO03:u8 = 26 ;

    /* P13.4 */
pub const P13_4_GPIO:u8 = 0 ;
pub const P13_4_AMUXA:u8 = 4 ;
pub const P13_4_AMUXB:u8 = 5 ;
pub const P13_4_AMUXA_DSI:u8 = 6 ;
pub const P13_4_AMUXB_DSI:u8 = 7 ;
pub const P13_4_TCPWM0_LINE2:u8 = 8 ;
pub const P13_4_TCPWM1_LINE10:u8 = 9 ;
pub const P13_4_CSD_CSD_TX:u8 = 10 ;
pub const P13_4_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_4_LCD_COM35:u8 = 12 ;
pub const P13_4_LCD_SEG35:u8 = 13 ;
pub const P13_4_SCB12_UART_RX:u8 = 18 ;
pub const P13_4_SCB12_I2C_SCL:u8 = 19 ;
pub const P13_4_SCB6_SPI_SELECT1:u8 = 20 ;
pub const P13_4_AUDIOSS1_RX_SCK:u8 = 22 ;
pub const P13_4_SDHC1_CARD_DAT_7TO40:u8 = 26 ;

    /* P13.5 */
pub const P13_5_GPIO:u8 = 0 ;
pub const P13_5_AMUXA:u8 = 4 ;
pub const P13_5_AMUXB:u8 = 5 ;
pub const P13_5_AMUXA_DSI:u8 = 6 ;
pub const P13_5_AMUXB_DSI:u8 = 7 ;
pub const P13_5_TCPWM0_LINE_COMPL2:u8 = 8 ;
pub const P13_5_TCPWM1_LINE_COMPL10:u8 = 9 ;
pub const P13_5_CSD_CSD_TX:u8 = 10 ;
pub const P13_5_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_5_LCD_COM36:u8 = 12 ;
pub const P13_5_LCD_SEG36:u8 = 13 ;
pub const P13_5_SCB12_UART_TX:u8 = 18 ;
pub const P13_5_SCB12_I2C_SDA:u8 = 19 ;
pub const P13_5_SCB6_SPI_SELECT2:u8 = 20 ;
pub const P13_5_AUDIOSS1_RX_WS:u8 = 22 ;
pub const P13_5_SDHC1_CARD_DAT_7TO41:u8 = 26 ;

    /* P13.6 */
pub const P13_6_GPIO:u8 = 0 ;
pub const P13_6_AMUXA:u8 = 4 ;
pub const P13_6_AMUXB:u8 = 5 ;
pub const P13_6_AMUXA_DSI:u8 = 6 ;
pub const P13_6_AMUXB_DSI:u8 = 7 ;
pub const P13_6_TCPWM0_LINE3:u8 = 8 ;
pub const P13_6_TCPWM1_LINE11:u8 = 9 ;
pub const P13_6_CSD_CSD_TX:u8 = 10 ;
pub const P13_6_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_6_LCD_COM37:u8 = 12 ;
pub const P13_6_LCD_SEG37:u8 = 13 ;
pub const P13_6_SCB12_UART_RTS:u8 = 18 ;
pub const P13_6_SCB6_SPI_SELECT3:u8 = 20 ;
pub const P13_6_AUDIOSS1_RX_SDI:u8 = 22 ;
pub const P13_6_SDHC1_CARD_DAT_7TO42:u8 = 26 ;

    /* P13.7 */
pub const P13_7_GPIO:u8 = 0 ;
pub const P13_7_AMUXA:u8 = 4 ;
pub const P13_7_AMUXB:u8 = 5 ;
pub const P13_7_AMUXA_DSI:u8 = 6 ;
pub const P13_7_AMUXB_DSI:u8 = 7 ;
pub const P13_7_TCPWM0_LINE_COMPL3:u8 = 8 ;
pub const P13_7_TCPWM1_LINE_COMPL11:u8 = 9 ;
pub const P13_7_CSD_CSD_TX:u8 = 10 ;
pub const P13_7_CSD_CSD_TX_N:u8 = 11 ;
pub const P13_7_LCD_COM38:u8 = 12 ;
pub const P13_7_LCD_SEG38:u8 = 13 ;
pub const P13_7_SCB12_UART_CTS:u8 = 18 ;
pub const P13_7_SDHC1_CARD_DAT_7TO43:u8 = 26 ;