{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 12:18:14 2017 " "Info: Processing started: Tue Nov 07 12:18:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floating_point_Divider -c floating_point_Divider " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off floating_point_Divider -c floating_point_Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file floating_point_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_Divider " "Info: Found entity 1: floating_point_Divider" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dvider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk Dvider.v(22) " "Error (10161): Verilog HDL error at Dvider.v(22): object \"clk\" is not declared" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "div Dvider.v(24) " "Error (10161): Verilog HDL error at Dvider.v(24): object \"div\" is not declared" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dvr Dvider.v(33) " "Error (10161): Verilog HDL error at Dvider.v(33): object \"dvr\" is not declared" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dvr Dvider.v(35) " "Error (10161): Verilog HDL error at Dvider.v(35): object \"dvr\" is not declared" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Error: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 07 12:18:15 2017 " "Error: Processing ended: Tue Nov 07 12:18:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
