"""The main class that controls the flow of execution. Most of the bookkeeping happens here, and 
a lot of this information will probably be useful when working in a specific search strategy."""
from __future__ import annotations
from .symbolic_state import SymbolicState
from pyverilog.vparser.ast import ModuleDef
from pyverilog.vparser.ast import Description, ModuleDef, Node, IfStatement, SingleStatement, And, Constant, Rvalue, Plus, Input, Output
from pyverilog.vparser.ast import WhileStatement, ForStatement, CaseStatement, Block, SystemCall, Land, InstanceList, IntConst, Partselect, Ioport
from pyverilog.vparser.ast import Value, Reg, Initial, Eq, Identifier, Initial,  NonblockingSubstitution, Decl, Always, Assign, NotEql, Case
from pyverilog.vparser.ast import Concat, BlockingSubstitution, Parameter, StringConst, Wire, PortArg
from helpers.utils import init_symbol
from typing import Optional


CONDITIONALS = (IfStatement, ForStatement, WhileStatement, CaseStatement)

class ExecutionManager:
    num_paths: int = 1
    curr_level: int = 0
    path_code: str = "0" * 12
    ast_str: str = ""
    debugging: bool = False
    abandon: bool = False
    assertion_violation: bool = False
    in_always: bool = False
    modules = {}
    dependencies = {}
    intermodule_dependencies = {}
    updates = {}
    seen = {}
    final = False
    completed = []
    is_child: bool = False
    # Map of module name to path nums for child module
    child_num_paths = {}    
    # Map of module name to path code for child module
    child_path_codes = {}
    paths = []
    config = {}
    names_list = []
    instance_count = {}
    seen_mod = {}
    opt_1: bool = False
    curr_module: str = ""
    piece_wise: bool = False
    child_range: range = None
    always_writes = {}
    curr_always = None
    opt_2: bool = True
    opt_3: bool = False
    assertions = []
    blocks_of_interest = []
    init_run_flag: bool = False
    ignore = False
    inital_state = {}
    branch: bool = False
    cond_assigns = {}
    cond_updates = []
    reg_writes = set()
    path = []
    cycle = 0
    prev_store = {}
    reg_decls = set()
    reg_widths = {}
    curr_case = None
    debug: bool = False
    initial_store = {}
    instances_seen = {}
    instances_loc = {}
    solver_time = 0
    executing = False
    curr_path = 0

    def merge_states(self, state: SymbolicState, store, flag, module_name=""):
        """Merges two states. The flag is for when we are just merging a particular module"""
        for key, val in state.store.items():
            if type(val) != dict:
                continue
            else:
                for key2, var in val.items():
                    if var in store.values() and (key2 in self.reg_decls or key2.startswith("clk") or key2.startswith("rst")):
                        prev_symbol = state.store[key][key2]
                        new_symbol = store[key][key2]
                        state.store[key][key2].replace(prev_symbol, new_symbol)
                    else:
                        if flag:
                            state.store[module_name][key2] = store[key][key2]
                        else:
                            state.store[key][key2] = store[key][key2]


    def init_run(self, m: ExecutionManager, module: ModuleDef) -> None:
        """Initalize run."""
        m.init_run_flag = True
        self.count_conditionals(m, module.items)
        # these are for the COI opt
        #self.lhs_signals(m, module.items)
        #self.get_assertions(m, module.items)
        m.init_run_flag = False

    def count_conditionals(self, m: ExecutionManager, items):
        """Identify control flow structures to count total number of paths."""
        stmts = items
        if isinstance(items, Block):
            stmts = items.statements
            items.cname = "Block"
        if hasattr(stmts, '__iter__'):
            for item in stmts:
                if isinstance(item, CONDITIONALS):
                    if isinstance(item, IfStatement) or isinstance(item, CaseStatement):
                        if isinstance(item, IfStatement):
                            m.num_paths *= 2
                            self.count_conditionals(m, item.true_statement)
                            self.count_conditionals(m, item.false_statement)
                        if isinstance(item, CaseStatement):
                            for case in item.caselist:
                                m.num_paths *= 2
                                self.count_conditionals(m, case.statement)
                if isinstance(item, Block):
                    self.count_conditionals(m, item.items)
                elif isinstance(item, Always):
                    self.count_conditionals(m, item.statement)             
                elif isinstance(item, Initial):
                    self.count_conditionals(m, item.statement)
                elif isinstance(item, Case):
                    self.count_conditionals(m, item.statement)
        elif items != None:
            if isinstance(items, IfStatement):
                m.num_paths *= 2
                self.count_conditionals(m, items.true_statement)
                self.count_conditionals(m, items.false_statement)
            if isinstance(items, CaseStatement):
                for case in items.caselist:
                    m.num_paths *= 2
                    self.count_conditionals(m, case.statement)

    def init_state(self, s: SymbolicState, prev_store, ast):
        """give fresh symbols and merge register values in."""
        params = ast.paramlist.params
        ports = ast.portlist.ports

        for param in params:
            if isinstance(param.list[0], Parameter):
                if param.list[0].name != "clk" and param.list[0].name != "rst":
                    s.store[self.curr_module][param.list[0].name] = init_symbol()

        for port in ports:
            if isinstance(port, Ioport):
                if str(port.first.name) != "clk" and str(port.first.name) != "rst":
                    s.store[self.curr_module][str(port.first.name)] = init_symbol()
            else:
                if port.name not in s.store[self.curr_module]:
                    s.store[self.curr_module][port.name] = init_symbol()

        self.merge_states(s, prev_store, False)

    def count_conditionals_2(self, m:ExecutionManager, items) -> int:
        """Rewrite to actually return an int."""
        stmts = items
        if isinstance(items, Block):
            stmts = items.statements
            items.cname = "Block"

        if hasattr(stmts, '__iter__'):
            for item in stmts:
                if isinstance(item, CONDITIONALS):
                    if isinstance(item, IfStatement) or isinstance(item, CaseStatement):
                        if isinstance(item, IfStatement):
                            return self.count_conditionals_2(m, item.true_statement) + self.count_conditionals_2(m, item.false_statement)  + 1
                        if isinstance(items, CaseStatement):
                            return self.count_conditionals_2(m, items.caselist) + 1
                if isinstance(item, Block):
                    return self.count_conditionals_2(m, item.items)
                elif isinstance(item, Always):
                    return self.count_conditionals_2(m, item.statement)             
                elif isinstance(item, Initial):
                    return self.count_conditionals_2(m, item.statement)
        elif items != None:
            if isinstance(items, IfStatement):
                return  ( self.count_conditionals_2(m, items.true_statement) + 
                self.count_conditionals_2(m, items.false_statement)) + 1
            if isinstance(items, CaseStatement):
                return self.count_conditionals_2(m, items.caselist) + 1
        return 0


    def seen_all_cases(self, m: ExecutionManager, bit_index: int, nested_ifs: int) -> bool:
        """Checks if we've seen all the cases for this index in the bit string.
        We know there are no more nested conditionals within the block, just want to check 
        that we have seen the path where this bit was turned on but the thing to the left of it
        could vary."""
        # first check if things less than me have been added.
        # so index 29 shouldnt be completed before 30
        for i in range(bit_index + 1, 32):
            if not i in m.completed:
                return False
        count = 0
        seen = m.seen
        for path in seen[m.curr_module]:
            if path[bit_index] == '1':
                count += 1
        if count >  2 * nested_ifs:
            return True
        return False
