Analysis & Synthesis report for w5500_altera_top
Thu Jun 08 10:28:43 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state
 11. State Machine - |w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated
 19. Source assignments for w5500_top:unw5500_top|ini_w5500:unini_w5500
 20. Source assignments for w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket
 21. Source assignments for w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd
 22. Source assignments for w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: dat_proces:undat_proces
 25. Parameter Settings for User Entity Instance: dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|task_sche:untask_sche
 27. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|spi_drv:unspi_drv
 28. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|ini_w5500:unini_w5500
 29. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket
 30. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd
 31. Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"
 35. Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"
 36. Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket"
 37. Port Connectivity Checks: "w5500_top:unw5500_top|ini_w5500:unini_w5500"
 38. Port Connectivity Checks: "dat_proces:undat_proces|my_ram:my_ram_inst"
 39. Port Connectivity Checks: "dat_proces:undat_proces"
 40. Signal Tap Logic Analyzer Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 08 10:28:43 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; w5500_altera_top                                ;
; Top-level Entity Name              ; w5500_altera_top                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,299                                           ;
;     Total combinational functions  ; 2,205                                           ;
;     Dedicated logic registers      ; 3,141                                           ;
; Total registers                    ; 3141                                            ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 169,984                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; w5500_altera_top   ; w5500_altera_top   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/spi_drv.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v                                                          ;             ;
; ../hdl/ini_w5500.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v                                                        ;             ;
; ../hdl/task_sche.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v                                                        ;             ;
; ../hdl/w5500_top.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v                                                        ;             ;
; ../hdl/ini_socket.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_socket.v                                                       ;             ;
; ../hdl/socket.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v                                                           ;             ;
; ../hdl/socket_txd.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v                                                       ;             ;
; ../hdl/socket_rxd.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v                                                       ;             ;
; ../hdl/dat_proces.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v                                                       ;             ;
; ../ipcore/my_ram.v                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v                                                        ;             ;
; ../hdl/w5500_altera_top.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_qcq1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_qcq1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; db/altsyncram_od24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_od24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_cii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld256361a1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,299     ;
;                                             ;           ;
; Total combinational functions               ; 2205      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1231      ;
;     -- 3 input functions                    ; 512       ;
;     -- <=2 input functions                  ; 462       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1919      ;
;     -- arithmetic mode                      ; 286       ;
;                                             ;           ;
; Total registers                             ; 3141      ;
;     -- Dedicated logic registers            ; 3141      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 169984    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2366      ;
; Total fan-out                               ; 21186     ;
; Average fan-out                             ; 3.82      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |w5500_altera_top                                                                                                                       ; 2205 (1)            ; 3141 (0)                  ; 169984      ; 0            ; 0       ; 0         ; 7    ; 0            ; |w5500_altera_top                                                                                                                                                                                                                                                                                                                                            ; w5500_altera_top                  ; work         ;
;    |dat_proces:undat_proces|                                                                                                            ; 44 (43)             ; 51 (50)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|dat_proces:undat_proces                                                                                                                                                                                                                                                                                                                    ; dat_proces                        ; work         ;
;       |my_ram:my_ram_inst|                                                                                                              ; 1 (0)               ; 1 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst                                                                                                                                                                                                                                                                                                 ; my_ram                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_qcq1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_qcq1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 886 (2)             ; 2301 (328)                ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 884 (0)             ; 1973 (0)                  ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 884 (88)            ; 1973 (736)                ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_od24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 167936      ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_od24:auto_generated                                                                                                                                                 ; altsyncram_od24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 385 (1)             ; 836 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 328 (0)             ; 820 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 492 (492)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 328 (0)             ; 328 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 56 (56)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 246 (10)            ; 230 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_cii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated                                                             ; cntr_cii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 164 (164)           ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |w5500_top:unw5500_top|                                                                                                              ; 1148 (0)            ; 698 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top                                                                                                                                                                                                                                                                                                                      ; w5500_top                         ; work         ;
;       |ini_w5500:unini_w5500|                                                                                                           ; 360 (360)           ; 293 (293)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500                                                                                                                                                                                                                                                                                                ; ini_w5500                         ; work         ;
;       |socket:unsocket|                                                                                                                 ; 534 (3)             ; 289 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket                                                                                                                                                                                                                                                                                                      ; socket                            ; work         ;
;          |ini_socket:unini_socket|                                                                                                      ; 130 (130)           ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket                                                                                                                                                                                                                                                                              ; ini_socket                        ; work         ;
;          |socket_rxd:ubsocket_rxd|                                                                                                      ; 166 (166)           ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd                                                                                                                                                                                                                                                                              ; socket_rxd                        ; work         ;
;          |socket_txd:unsocket_txd|                                                                                                      ; 235 (235)           ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd                                                                                                                                                                                                                                                                              ; socket_txd                        ; work         ;
;       |spi_drv:unspi_drv|                                                                                                               ; 146 (146)           ; 101 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv                                                                                                                                                                                                                                                                                                    ; spi_drv                           ; work         ;
;       |task_sche:untask_sche|                                                                                                           ; 108 (108)           ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche                                                                                                                                                                                                                                                                                                ; task_sche                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_od24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 164          ; 1024         ; 164          ; 167936 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |w5500_altera_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |w5500_altera_top|dat_proces:undat_proces|my_ram:my_ram_inst                                                                                                                                                                                                                          ; ../ipcore/my_ram.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state                                                         ;
+--------------+--------------+------------+------------+--------------+--------------+--------------+-----------+------------+-----------+
; Name         ; state.RD_DAT ; state.END2 ; state.END1 ; state.WR_DAT ; state.WR_CMD ; state.WR_ADR ; state.PRE ; state.IDLE ; state.DLY ;
+--------------+--------------+------------+------------+--------------+--------------+--------------+-----------+------------+-----------+
; state.IDLE   ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0         ;
; state.PRE    ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 1         ; 1          ; 0         ;
; state.WR_ADR ; 0            ; 0          ; 0          ; 0            ; 0            ; 1            ; 0         ; 1          ; 0         ;
; state.WR_CMD ; 0            ; 0          ; 0          ; 0            ; 1            ; 0            ; 0         ; 1          ; 0         ;
; state.WR_DAT ; 0            ; 0          ; 0          ; 1            ; 0            ; 0            ; 0         ; 1          ; 0         ;
; state.END1   ; 0            ; 0          ; 1          ; 0            ; 0            ; 0            ; 0         ; 1          ; 0         ;
; state.END2   ; 0            ; 1          ; 0          ; 0            ; 0            ; 0            ; 0         ; 1          ; 0         ;
; state.RD_DAT ; 1            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0         ; 1          ; 0         ;
; state.DLY    ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0         ; 1          ; 1         ;
+--------------+--------------+------------+------------+--------------+--------------+--------------+-----------+------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state                                 ;
+----------------+-------------+-------------+----------------+--------------+---------------+-----------+------------+
; Name           ; state.SN_RX ; state.SN_TX ; state.STAND_BY ; state.INI_SN ; state.INI_WIC ; state.DLY ; state.IDLE ;
+----------------+-------------+-------------+----------------+--------------+---------------+-----------+------------+
; state.IDLE     ; 0           ; 0           ; 0              ; 0            ; 0             ; 0         ; 0          ;
; state.DLY      ; 0           ; 0           ; 0              ; 0            ; 0             ; 1         ; 1          ;
; state.INI_WIC  ; 0           ; 0           ; 0              ; 0            ; 1             ; 0         ; 1          ;
; state.INI_SN   ; 0           ; 0           ; 0              ; 1            ; 0             ; 0         ; 1          ;
; state.STAND_BY ; 0           ; 0           ; 1              ; 0            ; 0             ; 0         ; 1          ;
; state.SN_TX    ; 0           ; 1           ; 0              ; 0            ; 0             ; 0         ; 1          ;
; state.SN_RX    ; 1           ; 0           ; 0              ; 0            ; 0             ; 0         ; 1          ;
+----------------+-------------+-------------+----------------+--------------+---------------+-----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                         ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[15] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[13] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[12] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[11] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[10] ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[9]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[8]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[7]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[6]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[5]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[4]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[3]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[2]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[1]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[0]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|ir_dat[4]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|ir_dat[3]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[7]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[6]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[5]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[4]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[3]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[2]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[1]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_dat[0]  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[5]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[4]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[2]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[1]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|state[0]                     ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[31]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[30]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[29]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[28]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[27]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[26]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[25]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[24]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[23]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[22]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[21]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[20]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[19]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[18]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[17]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[16]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[15]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[14]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[13]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[12]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[11]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[10]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[9]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[8]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gateway[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[31]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[30]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[29]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[28]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[27]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[26]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[25]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[24]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[23]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[22]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[21]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[20]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[19]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[18]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[17]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[16]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[15]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[14]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[13]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[12]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[11]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[10]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[9]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[8]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[47]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[44]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[43]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[39]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[38]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[37]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[36]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[35]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[33]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[31]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[30]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[29]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[28]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[27]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[26]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[25]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[24]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[23]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[22]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[21]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[20]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[19]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[18]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[17]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[16]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[15]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[14]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[13]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[12]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[11]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[10]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[9]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[8]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[31]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[30]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[29]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[28]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[27]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[26]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[25]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[24]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[23]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[22]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[21]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[20]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[19]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[18]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[17]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[16]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[15]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[14]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[13]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[12]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[11]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[10]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[9]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[8]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[7]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[6]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[5]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[4]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[3]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[2]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[1]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ipaddr[0]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[7]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[6]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[5]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[4]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[3]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[2]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[1]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_dat[0]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[7]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[6]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[5]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[4]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[3]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[2]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[1]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_dat[0]                    ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_dat[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[15]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[14]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[13]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[12]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[11]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[10]                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[9]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[8]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_dat[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[5]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[4]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[3]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[2]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[1]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_dat[0]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_dat[7]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_dat[6]                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                   ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                       ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                       ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                       ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                       ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                        ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                       ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                  ; yes                                                              ; yes                                        ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 237                               ;                                                                  ;                                            ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                 ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[4,5]      ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[0,1,5..7] ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_cmd[0,1,5..7] ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[5]        ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_cmd[0,1,4..7] ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_addr[6..15]   ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_length[3..15] ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|o_cmd[0,1,3..7]                   ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|o_addr[6..15]                     ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|o_length[3,5..15]                 ; Stuck at GND due to stuck port data_in                                             ;
; dat_proces:undat_proces|state[2]                                              ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[3]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_start  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|denr                              ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr     ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|denr            ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr     ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[7]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[7]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[7]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[7]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[6]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[6]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[6]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[6]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[5]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[5]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[5]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[5]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[4]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[4]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[3]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[3]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[2]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[2]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[2]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[2]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[1]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[1]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[1]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[1]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[0]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[0]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[0]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[0]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[15]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[15] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[15]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[15] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[14]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[14] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[14]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[14] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[13]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[13]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[12]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[12]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[11]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[11] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[11]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[11] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[10]        ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[10] ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[10]                          ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[10] ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[9]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[9]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[9]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[9]  ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[8]         ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[8]  ;
; w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[8]                           ; Merged with w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[8]  ;
; w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_cmd[3]        ; Merged with w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_start  ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|wrcmd                                 ; Merged with w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[2]                       ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[1,5..7]                         ; Merged with w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[0]                       ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[0]                              ; Stuck at GND due to stuck port data_in                                             ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|state~4                               ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|state~5                               ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|spi_drv:unspi_drv|state~6                               ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|task_sche:untask_sche|state~4                           ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|task_sche:untask_sche|state~5                           ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|task_sche:untask_sche|state~6                           ; Lost fanout                                                                        ;
; w5500_top:unw5500_top|task_sche:untask_sche|state~7                           ; Lost fanout                                                                        ;
; dat_proces:undat_proces|state[1]                                              ; Merged with dat_proces:undat_proces|o_dat_tx_req                                   ;
; Total Number of Removed Registers = 122                                       ;                                                                                    ;
+-------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+------------------------------------------------------------------------+---------------------------+--------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register           ;
+------------------------------------------------------------------------+---------------------------+--------------------------------------------------+
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_cmd[0] ; Stuck at GND              ; w5500_top:unw5500_top|spi_drv:unspi_drv|l_cmd[0] ;
;                                                                        ; due to stuck port data_in ;                                                  ;
+------------------------------------------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3141  ;
; Number of registers using Synchronous Clear  ; 201   ;
; Number of registers using Synchronous Load   ; 104   ;
; Number of registers using Asynchronous Clear ; 1560  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1336  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_byte[7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|dat_proces:undat_proces|raddr[5]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|dat_proces:undat_proces|waddr[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[2]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_addr[3]   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[11]  ;
; 32:1               ; 3 bits    ; 63 LEs        ; 30 LEs               ; 33 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_length[1] ;
; 16:1               ; 16 bits   ; 160 LEs       ; 16 LEs               ; 144 LEs                ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[0] ;
; 33:1               ; 10 bits   ; 220 LEs       ; 20 LEs               ; 200 LEs                ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[15]  ;
; 29:1               ; 16 bits   ; 304 LEs       ; 16 LEs               ; 288 LEs                ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|cnt_byte[0] ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[4]   ;
; 66:1               ; 2 bits    ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_dat[7]                      ;
; 68:1               ; 2 bits    ; 90 LEs        ; 24 LEs               ; 66 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_dat[0]                      ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[2]    ;
; 37:1               ; 2 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[3]    ;
; 63:1               ; 16 bits   ; 672 LEs       ; 16 LEs               ; 656 LEs                ; Yes        ; |w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|cnt_byte[1]                   ;
; 9:1                ; 24 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|o_sn_addr[6]                        ;
; 9:1                ; 18 bits   ; 108 LEs       ; 72 LEs               ; 36 LEs                 ; No         ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|o_sn_length[0]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|o_sn_start                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for w5500_top:unw5500_top|ini_w5500:unini_w5500 ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state[5]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[5]             ;
; PRESERVE_REGISTER            ; on    ; -    ; state[4]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[4]             ;
; PRESERVE_REGISTER            ; on    ; -    ; state[3]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[3]             ;
; PRESERVE_REGISTER            ; on    ; -    ; state[2]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[2]             ;
; PRESERVE_REGISTER            ; on    ; -    ; state[1]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[1]             ;
; PRESERVE_REGISTER            ; on    ; -    ; state[0]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state[0]             ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[31]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[31]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[30]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[30]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[29]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[29]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[28]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[28]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[27]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[27]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[26]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[26]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[25]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[25]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[24]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[24]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[23]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[23]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[22]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[22]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[21]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[21]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[20]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[20]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[19]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[19]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[18]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[18]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[17]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[17]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[16]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[16]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; gateway[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gateway[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[31]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[31]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[30]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[30]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[29]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[29]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[28]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[28]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[27]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[27]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[26]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[26]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[25]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[25]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[24]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[24]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[23]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[23]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[22]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[22]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[21]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[21]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[20]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[20]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[19]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[19]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[18]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[18]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[17]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[17]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[16]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[16]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; subcode[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; subcode[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[47]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[47]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[46]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[46]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[45]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[45]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[44]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[44]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[43]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[43]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[42]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[42]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[41]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[41]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[40]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[40]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[39]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[39]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[38]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[38]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[37]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[37]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[36]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[36]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[35]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[35]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[34]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[34]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[33]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[33]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[32]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[32]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[31]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[31]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[30]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[30]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[29]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[29]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[28]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[28]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[27]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[27]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[26]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[26]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[25]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[25]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[24]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[24]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[23]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[23]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[22]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[22]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[21]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[21]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[20]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[20]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[19]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[19]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[18]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[18]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[17]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[17]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[16]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[16]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; macaddr[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; macaddr[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[31]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[31]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[30]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[30]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[29]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[29]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[28]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[28]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[27]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[27]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[26]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[26]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[25]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[25]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[24]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[24]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[23]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[23]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[22]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[22]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[21]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[21]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[20]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[20]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[19]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[19]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[18]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[18]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[17]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[17]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[16]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[16]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[15]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[15]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[14]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[14]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[13]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[13]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[12]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[12]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[11]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[11]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[10]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[10]           ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[9]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[9]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[8]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[8]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[7]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[7]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[6]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[6]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[5]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[5]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[4]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[4]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[3]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[3]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[2]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[2]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[1]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[1]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ipaddr[0]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ipaddr[0]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[7]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[7]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[6]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[6]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[5]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[5]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[4]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[4]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[3]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[3]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[2]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[2]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[1]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[1]            ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_dat[0]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_dat[0]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[7]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[7]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[6]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[6]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[5]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[5]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[4]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[4]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[3]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[3]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[2]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[2]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[1]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[1]            ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[0]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[0]            ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_dat[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_dat[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_dat[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_dat[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_dat[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_dat[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_dat[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_dat[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; mr_cfg_vld           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mr_cfg_vld           ;
; PRESERVE_REGISTER            ; on    ; -    ; gar_ok               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; gar_ok               ;
; PRESERVE_REGISTER            ; on    ; -    ; sub_ok               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sub_ok               ;
; PRESERVE_REGISTER            ; on    ; -    ; mac_ok               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; mac_ok               ;
; PRESERVE_REGISTER            ; on    ; -    ; sip_ok               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sip_ok               ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_ok                ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_ok                ;
; PRESERVE_REGISTER            ; on    ; -    ; imr_ok               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; imr_ok               ;
; PRESERVE_REGISTER            ; on    ; -    ; rtr_cfg_vld          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rtr_cfg_vld          ;
; PRESERVE_REGISTER            ; on    ; -    ; phy_cfg_vld          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phy_cfg_vld          ;
; PRESERVE_REGISTER            ; on    ; -    ; rcr_cfg_vld          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rcr_cfg_vld          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gateway_vld          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gateway_vld          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ipaddr_vld           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ipaddr_vld           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; subcode_vld          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; subcode_vld          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; macaddr_vld          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; macaddr_vld          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ir_vld               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ir_vld               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; imr_vld              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; imr_vld              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rtr_vld              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rtr_vld              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rg_cfg_vld           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rg_cfg_vld           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ir_cfg_vld           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ir_cfg_vld           ;
+------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket ;
+---------------------------+-------+------+-------------------------------------------+
; Assignment                ; Value ; From ; To                                        ;
+---------------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[7]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[7]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[6]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[6]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[5]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[5]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[4]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[4]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[3]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[3]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[2]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[2]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[1]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[1]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_dat[0]                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_dat[0]                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; sr_cfg_vld                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; sr_cfg_vld                                ;
+---------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd ;
+------------------------------+-------+------+----------------------------------------+
; Assignment                   ; Value ; From ; To                                     ;
+------------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[7]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[7]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[6]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[6]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[5]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[5]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[4]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[4]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[3]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[3]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[2]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[2]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[1]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[1]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; ir_dat[0]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; ir_dat[0]                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdfsr_vld                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdfsr_vld                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdtxwr_vld                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdtxwr_vld                             ;
+------------------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd ;
+------------------------------+-------+------+----------------------------------------+
; Assignment                   ; Value ; From ; To                                     ;
+------------------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[15]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[15]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[14]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[14]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[13]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[13]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[12]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[12]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[11]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[11]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[10]                             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[10]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[9]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[9]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[8]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[8]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[7]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[7]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[6]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[6]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[5]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[5]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[4]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[4]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[3]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[3]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[2]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[2]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[1]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[1]                              ;
; PRESERVE_REGISTER            ; on    ; -    ; wr_ptr[0]                              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; wr_ptr[0]                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdrsr_vld                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdrsr_vld                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdrxrd_vld                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdrxrd_vld                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdrxwd_vld                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdrxwd_vld                             ;
+------------------------------+-------+------+----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dat_proces:undat_proces ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                             ;
; RDDAT_PRE      ; 001   ; Unsigned Binary                             ;
; RD_DAT         ; 010   ; Unsigned Binary                             ;
; END            ; 011   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qcq1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|task_sche:untask_sche ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                                 ;
; DLY            ; 0001  ; Unsigned Binary                                                 ;
; INI_WIC        ; 0010  ; Unsigned Binary                                                 ;
; INI_SN         ; 0011  ; Unsigned Binary                                                 ;
; STAND_BY       ; 0100  ; Unsigned Binary                                                 ;
; SN_TX          ; 0101  ; Unsigned Binary                                                 ;
; SN_RX          ; 0110  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|spi_drv:unspi_drv ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                             ;
; PRE            ; 0001  ; Unsigned Binary                                             ;
; WR_ADR         ; 0010  ; Unsigned Binary                                             ;
; WR_CMD         ; 0011  ; Unsigned Binary                                             ;
; WR_DAT         ; 0100  ; Unsigned Binary                                             ;
; END1           ; 0101  ; Unsigned Binary                                             ;
; END2           ; 0110  ; Unsigned Binary                                             ;
; RD_DAT         ; 0111  ; Unsigned Binary                                             ;
; DLY            ; 1000  ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|ini_w5500:unini_w5500 ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; GAR            ; 11000000101010000000000000000101                 ; Unsigned Binary      ;
; SUBR           ; 11111111111111111111111100000000                 ; Unsigned Binary      ;
; SHAR           ; 000000010000001000000011000001000000010100000110 ; Unsigned Binary      ;
; SIPR           ; 11000000101010000000000000001010                 ; Unsigned Binary      ;
; IDLE           ; 000000                                           ; Unsigned Binary      ;
; RST            ; 000001                                           ; Unsigned Binary      ;
; WRMR_CMD       ; 000010                                           ; Unsigned Binary      ;
; WR_MR          ; 000011                                           ; Unsigned Binary      ;
; RDMR_CMD       ; 000100                                           ; Unsigned Binary      ;
; RD_MR          ; 000101                                           ; Unsigned Binary      ;
; JDMR           ; 000110                                           ; Unsigned Binary      ;
; WRGAR_CMD      ; 000111                                           ; Unsigned Binary      ;
; WR_GAR         ; 001000                                           ; Unsigned Binary      ;
; WRSUBR_CMD     ; 001001                                           ; Unsigned Binary      ;
; WR_SUBR        ; 001010                                           ; Unsigned Binary      ;
; WRSHAR_CMD     ; 001011                                           ; Unsigned Binary      ;
; WR_SHAR        ; 001100                                           ; Unsigned Binary      ;
; WRIP_CMD       ; 001101                                           ; Unsigned Binary      ;
; WR_IP          ; 001110                                           ; Unsigned Binary      ;
; RDRG_CMD       ; 001111                                           ; Unsigned Binary      ;
; RD_RG          ; 010000                                           ; Unsigned Binary      ;
; JDRG           ; 010001                                           ; Unsigned Binary      ;
; WRIR_CMD       ; 010010                                           ; Unsigned Binary      ;
; WR_IR          ; 010011                                           ; Unsigned Binary      ;
; WRIMR_CMD      ; 010100                                           ; Unsigned Binary      ;
; WR_IMR         ; 010101                                           ; Unsigned Binary      ;
; RDIR_CMD       ; 010110                                           ; Unsigned Binary      ;
; RD_IR          ; 010111                                           ; Unsigned Binary      ;
; JDIR           ; 011000                                           ; Unsigned Binary      ;
; WRRTR_CMD      ; 011001                                           ; Unsigned Binary      ;
; WR_RTR         ; 011010                                           ; Unsigned Binary      ;
; RDRTR_CMD      ; 011011                                           ; Unsigned Binary      ;
; RD_RTR         ; 011100                                           ; Unsigned Binary      ;
; JDRTR          ; 011101                                           ; Unsigned Binary      ;
; WRRCR_CMD      ; 011110                                           ; Unsigned Binary      ;
; WR_RCR         ; 011111                                           ; Unsigned Binary      ;
; RDRCR_CMD      ; 100000                                           ; Unsigned Binary      ;
; RD_RCR         ; 100001                                           ; Unsigned Binary      ;
; JDRCR          ; 100010                                           ; Unsigned Binary      ;
; WRPHY_CMD      ; 100011                                           ; Unsigned Binary      ;
; WR_PHY         ; 100100                                           ; Unsigned Binary      ;
; RDPHY_CMD      ; 100101                                           ; Unsigned Binary      ;
; RD_PHY         ; 100110                                           ; Unsigned Binary      ;
; JDPHY          ; 100111                                           ; Unsigned Binary      ;
; END            ; 101000                                           ; Unsigned Binary      ;
; RSTNUM         ; 0000111110100000                                 ; Unsigned Binary      ;
; DLYNUM         ; 0000000000001010                                 ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket ;
+-----------------+--------------------------------------------------+---------------------------------------+
; Parameter Name  ; Value                                            ; Type                                  ;
+-----------------+--------------------------------------------------+---------------------------------------+
; SN_DIP          ; 11000000101010000000000000000101                 ; Unsigned Binary                       ;
; SN_DPORT        ; 0001011101110000                                 ; Unsigned Binary                       ;
; SN_DSHAR        ; 000000010000001000000011000001000000010100000110 ; Unsigned Binary                       ;
; SN_PORT         ; 0001011101110000                                 ; Unsigned Binary                       ;
; IDLE            ; 000000                                           ; Unsigned Binary                       ;
; WRMR_CMD        ; 000001                                           ; Unsigned Binary                       ;
; WR_MR           ; 000010                                           ; Unsigned Binary                       ;
; WRIR_CMD        ; 000011                                           ; Unsigned Binary                       ;
; WR_IR           ; 000100                                           ; Unsigned Binary                       ;
; WRIMR_CMD       ; 000101                                           ; Unsigned Binary                       ;
; WR_IMR          ; 000110                                           ; Unsigned Binary                       ;
; WRPORT_CMD      ; 000111                                           ; Unsigned Binary                       ;
; WR_PORT         ; 001000                                           ; Unsigned Binary                       ;
; WRDHAR_CMD      ; 001001                                           ; Unsigned Binary                       ;
; WR_DHAR         ; 001010                                           ; Unsigned Binary                       ;
; WRDIPR_CMD      ; 001011                                           ; Unsigned Binary                       ;
; WR_DIPR         ; 001100                                           ; Unsigned Binary                       ;
; WRDPORT_CMD     ; 001101                                           ; Unsigned Binary                       ;
; WR_DPORT        ; 001110                                           ; Unsigned Binary                       ;
; WRMSSR_CMD      ; 001111                                           ; Unsigned Binary                       ;
; WR_MSSR         ; 010000                                           ; Unsigned Binary                       ;
; WRRXBUFSIZE_CMD ; 010001                                           ; Unsigned Binary                       ;
; WR_RXBUFSIZE    ; 010010                                           ; Unsigned Binary                       ;
; WRTXBUFSIZE_CMD ; 010011                                           ; Unsigned Binary                       ;
; WR_TXBUFSIZE    ; 010100                                           ; Unsigned Binary                       ;
; WRCR_CMD        ; 010101                                           ; Unsigned Binary                       ;
; WR_CR           ; 010110                                           ; Unsigned Binary                       ;
; RDSR_CMD        ; 010111                                           ; Unsigned Binary                       ;
; RD_SR           ; 011000                                           ; Unsigned Binary                       ;
; JDSR            ; 011001                                           ; Unsigned Binary                       ;
; END             ; 011010                                           ; Unsigned Binary                       ;
+-----------------+--------------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd ;
+----------------+--------------------------------------------------+----------------------------------------+
; Parameter Name ; Value                                            ; Type                                   ;
+----------------+--------------------------------------------------+----------------------------------------+
; IDLE           ; 00000                                            ; Unsigned Binary                        ;
; RDFSR_CMD      ; 00001                                            ; Unsigned Binary                        ;
; RD_FSR         ; 00010                                            ; Unsigned Binary                        ;
; JDFSR          ; 00011                                            ; Unsigned Binary                        ;
; WRIR_CMD       ; 00100                                            ; Unsigned Binary                        ;
; WR_IR          ; 00101                                            ; Unsigned Binary                        ;
; RDTXWD_CMD     ; 00110                                            ; Unsigned Binary                        ;
; RD_TX_WD       ; 00111                                            ; Unsigned Binary                        ;
; WRDIP_CMD      ; 01000                                            ; Unsigned Binary                        ;
; WR_DIP         ; 01001                                            ; Unsigned Binary                        ;
; WRDPORT_CMD    ; 01010                                            ; Unsigned Binary                        ;
; WR_DPORT       ; 01011                                            ; Unsigned Binary                        ;
; WRTXBUF_CMD    ; 01100                                            ; Unsigned Binary                        ;
; WR_TXBUF       ; 01101                                            ; Unsigned Binary                        ;
; WRTXWD_CMD     ; 01110                                            ; Unsigned Binary                        ;
; WR_TXWD        ; 01111                                            ; Unsigned Binary                        ;
; WRCR_CMD       ; 10000                                            ; Unsigned Binary                        ;
; WR_CR          ; 10001                                            ; Unsigned Binary                        ;
; RDIR_CMD       ; 10010                                            ; Unsigned Binary                        ;
; RD_IR          ; 10011                                            ; Unsigned Binary                        ;
; JDIR           ; 10100                                            ; Unsigned Binary                        ;
; END            ; 10101                                            ; Unsigned Binary                        ;
; SN_DIP         ; 11000000101010000000000000000101                 ; Unsigned Binary                        ;
; SN_DPORT       ; 0001011101110000                                 ; Unsigned Binary                        ;
; SN_DSHAR       ; 000000010000001000000011000001000000010100000110 ; Unsigned Binary                        ;
; SN_PORT        ; 0001011101110000                                 ; Unsigned Binary                        ;
+----------------+--------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; IDLE           ; 000000 ; Unsigned Binary                                                                  ;
; RDRXRSR_CMD    ; 000001 ; Unsigned Binary                                                                  ;
; RD_RXRSR       ; 000010 ; Unsigned Binary                                                                  ;
; JDRXRSR        ; 000011 ; Unsigned Binary                                                                  ;
; RDRXRD_CMD     ; 000100 ; Unsigned Binary                                                                  ;
; RD_RXRD        ; 000101 ; Unsigned Binary                                                                  ;
; RDRXBUF_CMD    ; 000110 ; Unsigned Binary                                                                  ;
; RD_RXBUF       ; 000111 ; Unsigned Binary                                                                  ;
; WRRXRD_CMD     ; 001000 ; Unsigned Binary                                                                  ;
; WR_RXRD        ; 001001 ; Unsigned Binary                                                                  ;
; WRCR_CMD       ; 001010 ; Unsigned Binary                                                                  ;
; WR_CR          ; 001011 ; Unsigned Binary                                                                  ;
; END            ; 001100 ; Unsigned Binary                                                                  ;
; RDRXWD_CMD     ; 001101 ; Unsigned Binary                                                                  ;
; RD_RXWD        ; 001110 ; Unsigned Binary                                                                  ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 516                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                          ;
; Entity Instance                           ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 8                                                                          ;
;     -- NUMWORDS_B                         ; 256                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd" ;
+------+--------+----------+----------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                        ;
+------+--------+----------+----------------------------------------------------------------+
; o_ts ; Output ; Info     ; Explicitly unconnected                                         ;
+------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd" ;
+-----------+--------+----------+-----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                   ;
+-----------+--------+----------+-----------------------------------------------------------+
; txdat_vld ; Input  ; Info     ; Explicitly unconnected                                    ;
; o_ts      ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket" ;
+------+--------+----------+----------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                        ;
+------+--------+----------+----------------------------------------------------------------+
; o_ts ; Output ; Info     ; Explicitly unconnected                                         ;
+------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "w5500_top:unw5500_top|ini_w5500:unini_w5500" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; o_ts ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dat_proces:undat_proces|my_ram:my_ram_inst"                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "dat_proces:undat_proces" ;
+------+--------+----------+--------------------------+
; Port ; Type   ; Severity ; Details                  ;
+------+--------+----------+--------------------------+
; o_ts ; Output ; Info     ; Explicitly unconnected   ;
+------+--------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 164                 ; 164              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 171                         ;
; cycloneiii_ff         ; 749                         ;
;     CLR               ; 163                         ;
;     CLR SCLR          ; 42                          ;
;     CLR SLD           ; 6                           ;
;     ENA CLR           ; 398                         ;
;     ENA CLR SCLR      ; 111                         ;
;     ENA CLR SLD       ; 28                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1194                        ;
;     arith             ; 196                         ;
;         2 data inputs ; 163                         ;
;         3 data inputs ; 33                          ;
;     normal            ; 998                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 122                         ;
;         3 data inputs ; 175                         ;
;         4 data inputs ; 684                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; clk                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                              ; N/A     ;
; dat_proces:undat_proces|dat_tx_end                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|Equal0~1                                           ; N/A     ;
; dat_proces:undat_proces|dat_tx_end                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|Equal0~1                                           ; N/A     ;
; dat_proces:undat_proces|dat_tx_rden                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat_rx_rden                                      ; N/A     ;
; dat_proces:undat_proces|dat_tx_rden                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat_rx_rden                                      ; N/A     ;
; dat_proces:undat_proces|o_dat[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[0] ; N/A     ;
; dat_proces:undat_proces|o_dat[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[0] ; N/A     ;
; dat_proces:undat_proces|o_dat[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[1] ; N/A     ;
; dat_proces:undat_proces|o_dat[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[1] ; N/A     ;
; dat_proces:undat_proces|o_dat[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[2] ; N/A     ;
; dat_proces:undat_proces|o_dat[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[2] ; N/A     ;
; dat_proces:undat_proces|o_dat[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[3] ; N/A     ;
; dat_proces:undat_proces|o_dat[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[3] ; N/A     ;
; dat_proces:undat_proces|o_dat[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[4] ; N/A     ;
; dat_proces:undat_proces|o_dat[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[4] ; N/A     ;
; dat_proces:undat_proces|o_dat[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[5] ; N/A     ;
; dat_proces:undat_proces|o_dat[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[5] ; N/A     ;
; dat_proces:undat_proces|o_dat[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[6] ; N/A     ;
; dat_proces:undat_proces|o_dat[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[6] ; N/A     ;
; dat_proces:undat_proces|o_dat[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[7] ; N/A     ;
; dat_proces:undat_proces|o_dat[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated|q_b[7] ; N/A     ;
; dat_proces:undat_proces|o_dat_len[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[0]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[0]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[10]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[10]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[11]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[11]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[12]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[12]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[13]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[13]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[14]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[14]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[15]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[15]                                                                              ; N/A     ;
; dat_proces:undat_proces|o_dat_len[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[1]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[1]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[2]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[2]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[3]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[3]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[4]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[4]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[5]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[5]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[6]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[6]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[7]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[7]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[8]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[8]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[9]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_len[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|dat_len[9]                                                                               ; N/A     ;
; dat_proces:undat_proces|o_dat_tx_req                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|o_dat_tx_req                                                                             ; N/A     ;
; dat_proces:undat_proces|o_dat_tx_req                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|o_dat_tx_req                                                                             ; N/A     ;
; dat_proces:undat_proces|raddr[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[10]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[10]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[11]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[11]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[12]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[12]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[12]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[12]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[13]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[13]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[13]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[13]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[14]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[14]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[14]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[14]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[15]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[15]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[15]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[15]                                                                                ; N/A     ;
; dat_proces:undat_proces|raddr[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[1]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[1]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[2]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[2]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[3]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[3]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[4]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[4]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[5]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[5]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[6]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[6]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[7]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[7]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[8]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[8]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[9]                                                                                 ; N/A     ;
; dat_proces:undat_proces|raddr[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|raddr[9]                                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; dat_proces:undat_proces|rxdat_end                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end                                        ; N/A     ;
; dat_proces:undat_proces|rxdat_end                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end                                        ; N/A     ;
; dat_proces:undat_proces|rxdat_vld                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld                                        ; N/A     ;
; dat_proces:undat_proces|rxdat_vld                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld                                        ; N/A     ;
; dat_proces:undat_proces|state[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|state[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|state[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|state[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|state[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|o_dat_tx_req                                                                             ; N/A     ;
; dat_proces:undat_proces|state[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|o_dat_tx_req                                                                             ; N/A     ;
; dat_proces:undat_proces|state[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; dat_proces:undat_proces|state[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; dat_proces:undat_proces|waddr[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[0]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[0]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[10]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[10]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[10]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[11]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[11]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[11]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[12]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[12]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[12]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[12]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[13]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[13]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[13]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[13]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[14]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[14]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[14]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[14]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[15]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[15]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[15]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[15]                                                                                ; N/A     ;
; dat_proces:undat_proces|waddr[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[1]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[1]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[1]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[2]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[2]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[2]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[3]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[3]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[3]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[4]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[4]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[4]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[5]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[5]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[5]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[6]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[6]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[6]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[7]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[7]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[7]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[8]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[8]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[8]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[9]                                                                                 ; N/A     ;
; dat_proces:undat_proces|waddr[9]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dat_proces:undat_proces|waddr[9]                                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[0]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[0]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[10]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[10]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[11]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[11]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[12]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[12]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[13]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[13]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[14]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[14]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[15]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[15]                                       ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[1]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[1]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[2]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[2]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[3]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[3]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[4]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[4]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[5]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[5]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[6]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[6]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[7]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[7]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[8]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[8]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[9]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|cnt_byte[9]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|den          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat_vld                                                                ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|den          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat_vld                                                                ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr                                               ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|denr                                               ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|din[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rx_end     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|Equal13~0                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rx_end     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|Equal13~0                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[2]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[6]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                                                                 ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_end                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_rxdat_vld                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rdrxwd_vld   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rdrxwd_vld                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rdrxwd_vld   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rdrxwd_vld                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[0]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[0]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[10]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[10]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[11]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[11]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[12]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[12]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[13]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[13]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[14]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[14]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[15]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[15]                                        ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[1]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[1]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[2]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[2]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[3]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[3]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[4]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[4]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[5]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[5]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[6]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[6]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[7]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[7]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[8]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[8]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[9]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rsrsize[9]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[0]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[0]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[10]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[10]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[11]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[11]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[12]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[12]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[13]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[13]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[14]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[14]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[15]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[15]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[1]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[1]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[2]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[2]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[3]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[3]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[4]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[4]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[5]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[5]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[6]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[6]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[7]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[7]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[8]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[8]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[9]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_ptr[9]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[0]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[3]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[3]                                           ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                              ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[0]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[0]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[10]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[10]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[11]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[11]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[12]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[12]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[13]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[13]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[14]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[15]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[15]                                         ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[1]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[1]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[2]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[2]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[3]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[3]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[4]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[4]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[5]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[5]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[6]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[6]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[7]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[7]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[8]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[8]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[9]                                          ; N/A     ;
; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|wr_ptr[9]                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Jun 08 10:28:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off w5500_altera_top -c w5500_altera_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/spi_drv.v
    Info (12023): Found entity 1: spi_drv File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_w5500.v
    Info (12023): Found entity 1: ini_w5500 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/task_sche.v
    Info (12023): Found entity 1: task_sche File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_top.v
    Info (12023): Found entity 1: w5500_top File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/ini_socket.v
    Info (12023): Found entity 1: ini_socket File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_socket.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket.v
    Info (12023): Found entity 1: socket File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v Line: 1
Warning (10274): Verilog HDL macro warning at socket_txd.v(3): overriding existing definition for macro "ADDR_SnIR", which was defined in "../hdl/ini_socket.v", line 5 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 3
Warning (10274): Verilog HDL macro warning at socket_txd.v(7): overriding existing definition for macro "ADDR_DPORTR", which was defined in "../hdl/ini_socket.v", line 9 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 7
Warning (10274): Verilog HDL macro warning at socket_txd.v(8): overriding existing definition for macro "ADDR_DIPR", which was defined in "../hdl/ini_socket.v", line 10 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_txd.v
    Info (12023): Found entity 1: socket_txd File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 11
Warning (10274): Verilog HDL macro warning at socket_rxd.v(2): overriding existing definition for macro "ADDR_SnCR", which was defined in "../hdl/ini_socket.v", line 3 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/socket_rxd.v
    Info (12023): Found entity 1: socket_rxd File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/dat_proces.v
    Info (12023): Found entity 1: dat_proces File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/ipcore/my_ram.v
    Info (12023): Found entity 1: my_ram File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/ppqpp/desktop/fpga/fpga-w5500/w5500_altera_top/hdl/w5500_altera_top.v
    Info (12023): Found entity 1: w5500_altera_top File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at socket_txd.v(324): created implicit net for "ir_vld" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 324
Info (12127): Elaborating entity "w5500_altera_top" for the top level hierarchy
Info (12128): Elaborating entity "dat_proces" for hierarchy "dat_proces:undat_proces" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v Line: 39
Warning (10230): Verilog HDL assignment warning at dat_proces.v(71): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v Line: 71
Warning (10230): Verilog HDL assignment warning at dat_proces.v(79): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v Line: 79
Info (12128): Elaborating entity "my_ram" for hierarchy "dat_proces:undat_proces|my_ram:my_ram_inst" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/dat_proces.v Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v Line: 91
Info (12133): Instantiated megafunction "dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/ipcore/my_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qcq1.tdf
    Info (12023): Found entity 1: altsyncram_qcq1 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_qcq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qcq1" for hierarchy "dat_proces:undat_proces|my_ram:my_ram_inst|altsyncram:altsyncram_component|altsyncram_qcq1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "w5500_top" for hierarchy "w5500_top:unw5500_top" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_altera_top.v Line: 62
Info (12128): Elaborating entity "task_sche" for hierarchy "w5500_top:unw5500_top|task_sche:untask_sche" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v Line: 83
Info (10264): Verilog HDL Case Statement information at task_sche.v(91): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v Line: 91
Warning (10230): Verilog HDL assignment warning at task_sche.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/task_sche.v Line: 125
Info (12128): Elaborating entity "spi_drv" for hierarchy "w5500_top:unw5500_top|spi_drv:unspi_drv" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v Line: 104
Warning (10230): Verilog HDL assignment warning at spi_drv.v(122): truncated value with size 32 to match size of target (2) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 122
Info (10264): Verilog HDL Case Statement information at spi_drv.v(120): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 120
Warning (10230): Verilog HDL assignment warning at spi_drv.v(132): truncated value with size 32 to match size of target (3) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 132
Info (10264): Verilog HDL Case Statement information at spi_drv.v(129): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 129
Warning (10230): Verilog HDL assignment warning at spi_drv.v(144): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 144
Info (10264): Verilog HDL Case Statement information at spi_drv.v(141): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 141
Warning (10230): Verilog HDL assignment warning at spi_drv.v(154): truncated value with size 32 to match size of target (6) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 154
Info (10264): Verilog HDL Case Statement information at spi_drv.v(162): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 162
Warning (10027): Verilog HDL or VHDL warning at the spi_drv.v(198): index expression is not wide enough to address all of the elements in the array File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 198
Info (10264): Verilog HDL Case Statement information at spi_drv.v(189): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 189
Info (10264): Verilog HDL Case Statement information at spi_drv.v(221): all case item expressions in this case statement are onehot File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 221
Info (12128): Elaborating entity "ini_w5500" for hierarchy "w5500_top:unw5500_top|ini_w5500:unini_w5500" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v Line: 125
Warning (10230): Verilog HDL assignment warning at ini_w5500.v(279): truncated value with size 32 to match size of target (5) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v Line: 279
Warning (10230): Verilog HDL assignment warning at ini_w5500.v(291): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v Line: 291
Warning (10230): Verilog HDL assignment warning at ini_w5500.v(298): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v Line: 298
Warning (10230): Verilog HDL assignment warning at ini_w5500.v(306): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_w5500.v Line: 306
Info (12128): Elaborating entity "socket" for hierarchy "w5500_top:unw5500_top|socket:unsocket" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/w5500_top.v Line: 158
Info (12128): Elaborating entity "ini_socket" for hierarchy "w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v Line: 111
Warning (10230): Verilog HDL assignment warning at ini_socket.v(211): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/ini_socket.v Line: 211
Info (12128): Elaborating entity "socket_txd" for hierarchy "w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v Line: 141
Warning (10858): Verilog HDL warning at socket_txd.v(74): object dip used but never assigned File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 74
Warning (10858): Verilog HDL warning at socket_txd.v(75): object dport used but never assigned File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 75
Warning (10858): Verilog HDL warning at socket_txd.v(76): object sport used but never assigned File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 76
Warning (10230): Verilog HDL assignment warning at socket_txd.v(291): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 291
Warning (10230): Verilog HDL assignment warning at socket_txd.v(296): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 296
Warning (10230): Verilog HDL assignment warning at socket_txd.v(349): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 349
Warning (10030): Net "dip" at socket_txd.v(74) has no driver or initial value, using a default initial value '0' File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 74
Warning (10030): Net "dport" at socket_txd.v(75) has no driver or initial value, using a default initial value '0' File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 75
Warning (10030): Net "sport" at socket_txd.v(76) has no driver or initial value, using a default initial value '0' File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_txd.v Line: 76
Info (12128): Elaborating entity "socket_rxd" for hierarchy "w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd" File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket.v Line: 164
Warning (10230): Verilog HDL assignment warning at socket_rxd.v(206): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v Line: 206
Warning (10230): Verilog HDL assignment warning at socket_rxd.v(211): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v Line: 211
Warning (10230): Verilog HDL assignment warning at socket_rxd.v(264): truncated value with size 32 to match size of target (16) File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/socket_rxd.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od24.tdf
    Info (12023): Found entity 1: altsyncram_od24 File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/altsyncram_od24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf
    Info (12023): Found entity 1: cntr_cii File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ugc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.08.10:28:25 Progress: Loading sld256361a1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/prj/db/ip/sld256361a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/ppqpp/Desktop/fpga/FPGA-W5500/w5500_altera_top/hdl/spi_drv.v Line: 162
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 361 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 4323 logic cells
    Info (21064): Implemented 172 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Thu Jun 08 10:28:43 2023
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:25


