<!-- set: ai sw=1 ts=1 sta et -->
    <!-- 4 input LUT found in the ICE40 -->
    <pb_type name="LUT" num_pb="1">
     <input  name="I" num_pins="4" />
     <output name="O"  num_pins="1" />
     <!--
	FIXME: The VPR LUT mode must be first, otherwise VPR can't route
	through the LUT.
     -->
     <mode name="VPR_LUT4">
      <pb_type name="LUT4" num_pb="1" class="lut" blif_model=".names">
       <input  name="in"  num_pins="4" port_class="lut_in" />
       <output name="out" num_pins="1" port_class="lut_out" />
       <delay_matrix type="max" in_port="LUT4.in" out_port="LUT4.out">
        10e-12
        10e-12
        10e-12
        10e-12
       </delay_matrix>
      </pb_type>
      <interconnect>
       <direct name="I" input="LUT.I"    output="LUT4.in" />
       <direct name="O" input="LUT4.out" output="LUT.O"   />
      </interconnect>
     </mode>
     <mode name="SB_LUT4">
      <pb_type name="SB_LUT4" num_pb="1" blif_model=".subckt SB_LUT4">
       <input  name="I0" num_pins="1" />
       <input  name="I1" num_pins="1" />
       <input  name="I2" num_pins="1" />
       <input  name="I3" num_pins="1" />
       <output name="O"  num_pins="1" />
       <delay_constant max="10e-12" in_port="SB_LUT4.I0" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I1" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I2" out_port="SB_LUT4.O"/>
       <delay_constant max="10e-12" in_port="SB_LUT4.I3" out_port="SB_LUT4.O"/>
      </pb_type>
      <interconnect>
       <direct name="I0" input="LUT.I[0:0]" output="SB_LUT4.I0" />
       <direct name="I1" input="LUT.I[1:1]" output="SB_LUT4.I1" />
       <direct name="I2" input="LUT.I[2:2]" output="SB_LUT4.I2" />
       <direct name="I3" input="LUT.I[3:3]" output="SB_LUT4.I3" />
       <direct name="O"  input="SB_LUT4.O"  output="LUT.O" />
      </interconnect>
     </mode>
    </pb_type>
