#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017665051470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017665029b60 .scope module, "computer_tb" "computer_tb" 3 8;
 .timescale -3 -4;
P_000001766503b850 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000001000>;
P_000001766503b888 .param/l "IWIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v00000176650b7130_0 .var "clk", 0 0;
v00000176650b80d0_0 .net "dataadr", 7 0, v0000017665099f70_0;  1 drivers
v00000176650b8350_0 .var "firstTest", 0 0;
v00000176650b7ef0_0 .net "memwrite", 0 0, L_00000176650b7d10;  1 drivers
v00000176650b7310_0 .net "rand1", 0 0, L_0000017665111160;  1 drivers
v00000176650b73b0_0 .var "reset", 0 0;
v00000176650b8850_0 .var "secondTest", 0 0;
v00000176650b7db0_0 .net "writedata", 7 0, L_00000176650b85d0;  1 drivers
E_0000017665045690 .event negedge, v000001766509b050_0;
S_0000017665029cf0 .scope module, "comp" "computer" 3 16, 4 5 0, S_0000017665029b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "writedata";
    .port_info 3 /OUTPUT 8 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
P_000001766503aed0 .param/l "DWIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_000001766503af08 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v00000176650b8210_0 .net "clk", 0 0, v00000176650b7130_0;  1 drivers
v00000176650b8030_0 .net "dataadr", 7 0, v0000017665099f70_0;  alias, 1 drivers
v00000176650b8f30_0 .net "instr", 15 0, L_00000176650563c0;  1 drivers
v00000176650b8e90_0 .net "memwrite", 0 0, L_00000176650b7d10;  alias, 1 drivers
v00000176650b8d50_0 .net "pc", 7 0, v0000017665099bb0_0;  1 drivers
v00000176650b7090_0 .net "readdata", 7 0, L_0000017665056190;  1 drivers
v00000176650b8cb0_0 .net "reset", 0 0, v00000176650b73b0_0;  1 drivers
v00000176650b7270_0 .net "writedata", 7 0, L_00000176650b85d0;  alias, 1 drivers
L_00000176651121a0 .part v0000017665099bb0_0, 2, 6;
L_0000017665111160 .part L_00000176650563c0, 0, 1;
S_0000017665029e80 .scope module, "cpu" "cpu" 4 15, 5 4 0, S_0000017665029cf0;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "aluout";
    .port_info 6 /OUTPUT 8 "writedata";
    .port_info 7 /INPUT 8 "readdata";
P_000001766503a850 .param/l "DWIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_000001766503a888 .param/l "IWIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v00000176650b4250_0 .net "alucontrol", 3 0, v000001766503c9b0_0;  1 drivers
v00000176650b51f0_0 .net "aluout", 7 0, v0000017665099f70_0;  alias, 1 drivers
v00000176650b47f0_0 .net "alusrc", 0 0, L_00000176650b82b0;  1 drivers
v00000176650b5790_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v00000176650b5e70_0 .net "instr", 15 0, L_00000176650563c0;  alias, 1 drivers
v00000176650b5290_0 .net "jump", 0 0, L_00000176650b8990;  1 drivers
v00000176650b4bb0_0 .net "memtoreg", 0 0, L_00000176650b88f0;  1 drivers
v00000176650b41b0_0 .net "memwrite", 0 0, L_00000176650b7d10;  alias, 1 drivers
v00000176650b4e30_0 .net "pc", 7 0, v0000017665099bb0_0;  alias, 1 drivers
v00000176650b56f0_0 .net "pcsrc", 0 0, L_0000017665055b70;  1 drivers
v00000176650b4c50_0 .net "readdata", 7 0, L_0000017665056190;  alias, 1 drivers
v00000176650b4890_0 .net "regdst", 0 0, L_00000176650b87b0;  1 drivers
v00000176650b5830_0 .net "regwrite", 0 0, L_00000176650b7450;  1 drivers
v00000176650b4cf0_0 .net "reset", 0 0, v00000176650b73b0_0;  alias, 1 drivers
v00000176650b44d0_0 .net "writedata", 7 0, L_00000176650b85d0;  alias, 1 drivers
v00000176650b5470_0 .net "zero", 0 0, L_0000017665112240;  1 drivers
L_00000176650b8170 .part L_00000176650563c0, 12, 4;
S_00000176650275d0 .scope module, "c" "controller" 5 16, 6 4 0, S_0000017665029e80;
 .timescale -3 -4;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "pcsrc";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 4 "alucontrol";
v000001766503d6d0_0 .net "alucontrol", 3 0, v000001766503c9b0_0;  alias, 1 drivers
v000001766503c5f0_0 .net "aluop", 1 0, L_00000176650b8df0;  1 drivers
v000001766503d950_0 .net "alusrc", 0 0, L_00000176650b82b0;  alias, 1 drivers
v000001766509a290_0 .net "jump", 0 0, L_00000176650b8990;  alias, 1 drivers
v000001766509b0f0_0 .net "memtoreg", 0 0, L_00000176650b88f0;  alias, 1 drivers
v000001766509b690_0 .net "memwrite", 0 0, L_00000176650b7d10;  alias, 1 drivers
v000001766509b190_0 .net "op", 3 0, L_00000176650b8170;  1 drivers
v000001766509b410_0 .net "pcsrc", 0 0, L_0000017665055b70;  alias, 1 drivers
v000001766509b550_0 .net "regdst", 0 0, L_00000176650b87b0;  alias, 1 drivers
v000001766509afb0_0 .net "regwrite", 0 0, L_00000176650b7450;  alias, 1 drivers
v000001766509b2d0_0 .net "zero", 0 0, L_0000017665112240;  alias, 1 drivers
E_0000017665046310 .event anyedge, v000001766503c9b0_0;
S_0000017665027760 .scope module, "aludec" "aludec" 6 20, 7 28 0, S_00000176650275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000001766503c9b0_0 .var "alucontrol", 3 0;
v000001766503de50_0 .net "aluop", 1 0, L_00000176650b8df0;  alias, 1 drivers
v000001766503e210_0 .net "op", 3 0, L_00000176650b8170;  alias, 1 drivers
E_0000017665045590 .event anyedge, v000001766503de50_0, v000001766503e210_0;
S_00000176650278f0 .scope module, "maindec" "maindec" 6 19, 8 30 0, S_00000176650275d0;
 .timescale -3 -4;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "pcsrc";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 2 "aluop";
    .port_info 9 /OUTPUT 1 "jump";
L_0000017665055b70 .functor AND 1, L_00000176650b8c10, L_0000017665112240, C4<1>, C4<1>;
v000001766503d270_0 .net *"_ivl_10", 8 0, v000001766503d770_0;  1 drivers
v000001766503d810_0 .net "aluop", 1 0, L_00000176650b8df0;  alias, 1 drivers
v000001766503cff0_0 .net "alusrc", 0 0, L_00000176650b82b0;  alias, 1 drivers
v000001766503d8b0_0 .net "branch", 0 0, L_00000176650b8c10;  1 drivers
v000001766503d770_0 .var "controls", 8 0;
v000001766503d130_0 .net "jump", 0 0, L_00000176650b8990;  alias, 1 drivers
v000001766503def0_0 .net "memtoreg", 0 0, L_00000176650b88f0;  alias, 1 drivers
v000001766503d3b0_0 .net "memwrite", 0 0, L_00000176650b7d10;  alias, 1 drivers
v000001766503e350_0 .net "op", 3 0, L_00000176650b8170;  alias, 1 drivers
v000001766503d450_0 .net "pcsrc", 0 0, L_0000017665055b70;  alias, 1 drivers
v000001766503e3f0_0 .net "regdst", 0 0, L_00000176650b87b0;  alias, 1 drivers
v000001766503e490_0 .net "regwrite", 0 0, L_00000176650b7450;  alias, 1 drivers
v000001766503d4f0_0 .net "zero", 0 0, L_0000017665112240;  alias, 1 drivers
E_00000176650455d0 .event anyedge, v000001766503d450_0, v000001766503d4f0_0;
E_0000017665045b90 .event anyedge, v000001766503e210_0;
L_00000176650b7450 .part v000001766503d770_0, 8, 1;
L_00000176650b87b0 .part v000001766503d770_0, 7, 1;
L_00000176650b82b0 .part v000001766503d770_0, 6, 1;
L_00000176650b8c10 .part v000001766503d770_0, 5, 1;
L_00000176650b7d10 .part v000001766503d770_0, 4, 1;
L_00000176650b88f0 .part v000001766503d770_0, 3, 1;
L_00000176650b8990 .part v000001766503d770_0, 2, 1;
L_00000176650b8df0 .part v000001766503d770_0, 0, 2;
S_0000017665024970 .scope module, "dp" "datapath" 5 21, 9 4 0, S_0000017665029e80;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 8 "pc";
    .port_info 11 /INPUT 16 "instr";
    .port_info 12 /OUTPUT 8 "aluout";
    .port_info 13 /OUTPUT 8 "writedata";
    .port_info 14 /INPUT 8 "readdata";
P_000001766503aad0 .param/l "DWIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
P_000001766503ab08 .param/l "IWIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v00000176650b2880_0 .net *"_ivl_1", 1 0, L_00000176650b8ad0;  1 drivers
L_00000176650b90a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000176650b21a0_0 .net *"_ivl_12", 5 0, L_00000176650b90a0;  1 drivers
v00000176650b29c0_0 .net *"_ivl_17", 1 0, L_00000176650b7a90;  1 drivers
L_00000176650b9328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000176650b3460_0 .net *"_ivl_21", 0 0, L_00000176650b9328;  1 drivers
v00000176650b3e60_0 .net *"_ivl_24", 1 0, L_00000176650b79f0;  1 drivers
L_00000176650b9370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000176650b2920_0 .net *"_ivl_28", 0 0, L_00000176650b9370;  1 drivers
v00000176650b2100_0 .net *"_ivl_31", 7 0, L_0000017665111a20;  1 drivers
v00000176650b22e0_0 .net *"_ivl_37", 7 0, L_00000176651112a0;  1 drivers
L_00000176650b9058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000176650b2ec0_0 .net *"_ivl_5", 5 0, L_00000176650b9058;  1 drivers
v00000176650b24c0_0 .net *"_ivl_8", 1 0, L_00000176650b71d0;  1 drivers
v00000176650b2a60_0 .var "addTwoBytesToPC", 7 0;
v00000176650b2b00_0 .net "alucontrol", 3 0, v000001766503c9b0_0;  alias, 1 drivers
v00000176650b2c40_0 .net "aluout", 7 0, v0000017665099f70_0;  alias, 1 drivers
v00000176650b2ce0_0 .net "alusrc", 0 0, L_00000176650b82b0;  alias, 1 drivers
v00000176650b2f60_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v00000176650b3140_0 .net "instr", 15 0, L_00000176650563c0;  alias, 1 drivers
v00000176650b31e0_0 .net "jump", 0 0, L_00000176650b8990;  alias, 1 drivers
v00000176650b3280_0 .net "memtoreg", 0 0, L_00000176650b88f0;  alias, 1 drivers
v00000176650b3320_0 .net "pc", 7 0, v0000017665099bb0_0;  alias, 1 drivers
v00000176650b33c0_0 .net "pcbranch", 7 0, L_0000017665111b60;  1 drivers
v00000176650b5650_0 .net "pcnext", 7 0, L_00000176651126a0;  1 drivers
v00000176650b50b0_0 .net "pcnextbr", 7 0, L_0000017665111200;  1 drivers
v00000176650b4390_0 .net "pcplus2", 7 0, L_0000017665112ce0;  1 drivers
v00000176650b46b0_0 .net "pcsrc", 0 0, L_0000017665055b70;  alias, 1 drivers
v00000176650b49d0_0 .net "readdata", 7 0, L_0000017665056190;  alias, 1 drivers
v00000176650b4b10_0 .net "regdst", 0 0, L_00000176650b87b0;  alias, 1 drivers
v00000176650b5b50_0 .net "regwrite", 0 0, L_00000176650b7450;  alias, 1 drivers
v00000176650b5970_0 .net "reset", 0 0, v00000176650b73b0_0;  alias, 1 drivers
v00000176650b5150_0 .net "result", 7 0, L_00000176650b7bd0;  1 drivers
v00000176650b5d30_0 .net "signimm", 7 0, L_00000176650b8710;  1 drivers
v00000176650b4930_0 .net "signimmsh", 7 0, L_0000017665111ac0;  1 drivers
v00000176650b4a70_0 .net "srca", 7 0, L_00000176650b7e50;  1 drivers
v00000176650b4d90_0 .net "srcb", 7 0, L_0000017665111480;  1 drivers
v00000176650b4ed0_0 .net "writedata", 7 0, L_00000176650b85d0;  alias, 1 drivers
v00000176650b4750_0 .net "writereg", 2 0, L_00000176650b8530;  1 drivers
v00000176650b4110_0 .net "zero", 0 0, L_0000017665112240;  alias, 1 drivers
L_00000176650b8ad0 .part L_00000176650563c0, 6, 2;
L_00000176650b8b70 .concat [ 2 6 0 0], L_00000176650b8ad0, L_00000176650b9058;
L_00000176650b71d0 .part L_00000176650563c0, 8, 2;
L_00000176650b74f0 .concat [ 2 6 0 0], L_00000176650b71d0, L_00000176650b90a0;
L_00000176650b8530 .part L_00000176650b8a30, 0, 3;
L_00000176650b7a90 .part L_00000176650563c0, 10, 2;
L_00000176650b78b0 .concat [ 2 1 0 0], L_00000176650b7a90, L_00000176650b9328;
L_00000176650b79f0 .part L_00000176650563c0, 8, 2;
L_00000176650b7b30 .concat [ 2 1 0 0], L_00000176650b79f0, L_00000176650b9370;
L_0000017665111a20 .part L_00000176650563c0, 0, 8;
L_0000017665112ec0 .part L_0000017665111a20, 0, 7;
L_0000017665112f60 .part v000001766503c9b0_0, 0, 3;
L_00000176651112a0 .part L_00000176650563c0, 0, 8;
L_00000176651110c0 .concat [ 8 0 0 0], L_00000176651112a0;
S_0000017665024c00 .scope module, "alu" "alu" 9 47, 10 5 0, S_0000017665024970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 3 "alucontrol";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "zero";
P_0000017665045d90 .param/l "WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
v000001766509a510_0 .var "Rx", 7 0;
v000001766509abf0_0 .var "Rzero", 7 0;
v000001766509ba50_0 .net "a", 7 0, L_00000176650b7e50;  alias, 1 drivers
v000001766509add0_0 .net "alucontrol", 2 0, L_0000017665112f60;  1 drivers
v000001766509b5f0_0 .net "b", 7 0, L_0000017665111480;  alias, 1 drivers
v000001766509b050_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v0000017665099f70_0 .var "result", 7 0;
v000001766509b230_0 .net "zero", 0 0, L_0000017665112240;  alias, 1 drivers
E_0000017665045650 .event anyedge, v000001766509add0_0, v000001766509ba50_0, v000001766509b5f0_0, v000001766509a510_0;
L_0000017665112240 .cmp/eq 8, v0000017665099f70_0, v000001766509abf0_0;
S_0000017665023ff0 .scope module, "immsh" "sl2" 9 56, 11 5 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000017665045fd0 .param/l "DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
v000001766509ad30_0 .net *"_ivl_1", 5 0, L_0000017665111d40;  1 drivers
L_00000176650b93b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001766509a330_0 .net/2u *"_ivl_2", 1 0, L_00000176650b93b8;  1 drivers
v000001766509b870_0 .net "a", 7 0, L_00000176650b8710;  alias, 1 drivers
v000001766509a0b0_0 .net "y", 7 0, L_0000017665111ac0;  alias, 1 drivers
L_0000017665111d40 .part L_00000176650b8710, 0, 6;
L_0000017665111ac0 .concat [ 2 6 0 0], L_00000176650b93b8, L_0000017665111d40;
S_0000017665024180 .scope module, "pcadd1" "adder" 9 54, 12 4 0, S_0000017665024970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000017665046110 .param/l "DWIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
v000001766509ab50_0 .net "a", 7 0, v0000017665099bb0_0;  alias, 1 drivers
v000001766509a470_0 .net "b", 7 0, v00000176650b2a60_0;  1 drivers
v000001766509a6f0_0 .net "y", 7 0, L_0000017665112ce0;  alias, 1 drivers
L_0000017665112ce0 .arith/sum 8, v0000017665099bb0_0, v00000176650b2a60_0;
S_0000017665024310 .scope module, "pcadd2" "adder" 9 57, 12 4 0, S_0000017665024970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000017665046ed0 .param/l "DWIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
v000001766509b730_0 .net "a", 7 0, L_0000017665112ce0;  alias, 1 drivers
v000001766509b370_0 .net "b", 7 0, L_0000017665111ac0;  alias, 1 drivers
v000001766509b9b0_0 .net "y", 7 0, L_0000017665111b60;  alias, 1 drivers
L_0000017665111b60 .arith/sum 8, L_0000017665112ce0, L_0000017665111ac0;
S_000001766501a590 .scope module, "pcbrmux" "mux2" 9 58, 13 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000017665047490 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001766509a3d0_0 .net "d0", 7 0, L_0000017665111b60;  alias, 1 drivers
v000001766509a650_0 .net "d1", 7 0, L_0000017665112ce0;  alias, 1 drivers
v000001766509a8d0_0 .net "s", 0 0, L_0000017665055b70;  alias, 1 drivers
v000001766509b4b0_0 .net "y", 7 0, L_0000017665111200;  alias, 1 drivers
L_0000017665111200 .functor MUXZ 8, L_0000017665112ce0, L_0000017665111b60, L_0000017665055b70, C4<>;
S_000001766501a720 .scope module, "pcmux" "mux2" 9 59, 13 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000017665046510 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v000001766509b7d0_0 .net "d0", 7 0, L_00000176651110c0;  1 drivers
v000001766509b910_0 .net "d1", 7 0, L_0000017665111200;  alias, 1 drivers
v000001766509ac90_0 .net "s", 0 0, L_00000176650b8990;  alias, 1 drivers
v000001766509a5b0_0 .net "y", 7 0, L_00000176651126a0;  alias, 1 drivers
L_00000176651126a0 .functor MUXZ 8, L_0000017665111200, L_00000176651110c0, L_00000176650b8990, C4<>;
S_000001766501a8b0 .scope module, "pcreg" "flopr" 9 53, 14 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000017665046e90 .param/l "DWIDTH" 0 14 4, +C4<00000000000000000000000000001000>;
v0000017665099c50_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v000001766509ae70_0 .net "d", 7 0, L_00000176651126a0;  alias, 1 drivers
v0000017665099bb0_0 .var "q", 7 0;
v0000017665099cf0_0 .net "reset", 0 0, v00000176650b73b0_0;  alias, 1 drivers
E_00000176650469d0 .event posedge, v0000017665099cf0_0, v000001766509b050_0;
S_0000017665014d10 .scope module, "resmux" "mux2" 9 31, 13 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000017665046f90 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v0000017665099d90_0 .net "d0", 7 0, L_0000017665056190;  alias, 1 drivers
v0000017665099e30_0 .net "d1", 7 0, v0000017665099f70_0;  alias, 1 drivers
v000001766509af10_0 .net "s", 0 0, L_00000176650b88f0;  alias, 1 drivers
v0000017665099ed0_0 .net "y", 7 0, L_00000176650b7bd0;  alias, 1 drivers
L_00000176650b7bd0 .functor MUXZ 8, v0000017665099f70_0, L_0000017665056190, L_00000176650b88f0, C4<>;
S_0000017665014ea0 .scope module, "rf" "regfile" 9 30, 15 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_0000017665024d90 .param/l "DWIDTH" 0 15 4, +C4<00000000000000000000000000001000>;
P_0000017665024dc8 .param/l "REGNUM" 0 15 4, +C4<00000000000000000000000000001000>;
P_0000017665024e00 .param/l "RWIDTH" 0 15 4, +C4<00000000000000000000000000000011>;
v000001766509a010_0 .net *"_ivl_0", 31 0, L_00000176650b7590;  1 drivers
v000001766509a150_0 .net *"_ivl_10", 4 0, L_00000176650b7630;  1 drivers
L_00000176650b9178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001766509a1f0_0 .net *"_ivl_13", 1 0, L_00000176650b9178;  1 drivers
L_00000176650b91c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001766509a790_0 .net/2u *"_ivl_14", 7 0, L_00000176650b91c0;  1 drivers
v000001766509a830_0 .net *"_ivl_18", 31 0, L_00000176650b76d0;  1 drivers
L_00000176650b9208 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001766509a970_0 .net *"_ivl_21", 28 0, L_00000176650b9208;  1 drivers
L_00000176650b9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001766509aa10_0 .net/2u *"_ivl_22", 31 0, L_00000176650b9250;  1 drivers
v000001766509aab0_0 .net *"_ivl_24", 0 0, L_00000176650b7770;  1 drivers
v00000176650b3000_0 .net *"_ivl_26", 7 0, L_00000176650b7810;  1 drivers
v00000176650b3be0_0 .net *"_ivl_28", 4 0, L_00000176650b8490;  1 drivers
L_00000176650b90e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176650b2e20_0 .net *"_ivl_3", 28 0, L_00000176650b90e8;  1 drivers
L_00000176650b9298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000176650b2240_0 .net *"_ivl_31", 1 0, L_00000176650b9298;  1 drivers
L_00000176650b92e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000176650b30a0_0 .net/2u *"_ivl_32", 7 0, L_00000176650b92e0;  1 drivers
L_00000176650b9130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000176650b27e0_0 .net/2u *"_ivl_4", 31 0, L_00000176650b9130;  1 drivers
v00000176650b3f00_0 .net *"_ivl_6", 0 0, L_00000176650b83f0;  1 drivers
v00000176650b3d20_0 .net *"_ivl_8", 7 0, L_00000176650b7950;  1 drivers
v00000176650b3780_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v00000176650b2600_0 .net "ra1", 2 0, L_00000176650b78b0;  1 drivers
v00000176650b3640_0 .net "ra2", 2 0, L_00000176650b7b30;  1 drivers
v00000176650b2380_0 .net "rd1", 7 0, L_00000176650b7e50;  alias, 1 drivers
v00000176650b2d80_0 .net "rd2", 7 0, L_00000176650b85d0;  alias, 1 drivers
v00000176650b36e0 .array "rf", 0 7, 7 0;
v00000176650b3820_0 .net "wa3", 2 0, L_00000176650b8530;  alias, 1 drivers
v00000176650b3aa0_0 .net "wd3", 7 0, L_00000176650b7bd0;  alias, 1 drivers
v00000176650b2740_0 .net "we3", 0 0, L_00000176650b7450;  alias, 1 drivers
E_0000017665047150 .event posedge, v000001766509b050_0;
L_00000176650b7590 .concat [ 3 29 0 0], L_00000176650b78b0, L_00000176650b90e8;
L_00000176650b83f0 .cmp/ne 32, L_00000176650b7590, L_00000176650b9130;
L_00000176650b7950 .array/port v00000176650b36e0, L_00000176650b7630;
L_00000176650b7630 .concat [ 3 2 0 0], L_00000176650b78b0, L_00000176650b9178;
L_00000176650b7e50 .functor MUXZ 8, L_00000176650b91c0, L_00000176650b7950, L_00000176650b83f0, C4<>;
L_00000176650b76d0 .concat [ 3 29 0 0], L_00000176650b7b30, L_00000176650b9208;
L_00000176650b7770 .cmp/ne 32, L_00000176650b76d0, L_00000176650b9250;
L_00000176650b7810 .array/port v00000176650b36e0, L_00000176650b8490;
L_00000176650b8490 .concat [ 3 2 0 0], L_00000176650b7b30, L_00000176650b9298;
L_00000176650b85d0 .functor MUXZ 8, L_00000176650b92e0, L_00000176650b7810, L_00000176650b7770, C4<>;
S_000001766509e9e0 .scope module, "se" "signext" 9 32, 16 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 8 "y";
P_00000176650464d0 .param/l "DWIDTH" 0 16 4, +C4<00000000000000000000000000001000>;
v00000176650b38c0_0 .net *"_ivl_1", 0 0, L_00000176650b7c70;  1 drivers
v00000176650b35a0_0 .net *"_ivl_2", 7 0, L_00000176650b7f90;  1 drivers
v00000176650b2060_0 .net *"_ivl_4", 14 0, L_00000176650b8670;  1 drivers
v00000176650b26a0_0 .net "a", 6 0, L_0000017665112ec0;  1 drivers
v00000176650b3b40_0 .net "y", 7 0, L_00000176650b8710;  alias, 1 drivers
L_00000176650b7c70 .part L_0000017665112ec0, 6, 1;
LS_00000176650b7f90_0_0 .concat [ 1 1 1 1], L_00000176650b7c70, L_00000176650b7c70, L_00000176650b7c70, L_00000176650b7c70;
LS_00000176650b7f90_0_4 .concat [ 1 1 1 1], L_00000176650b7c70, L_00000176650b7c70, L_00000176650b7c70, L_00000176650b7c70;
L_00000176650b7f90 .concat [ 4 4 0 0], LS_00000176650b7f90_0_0, LS_00000176650b7f90_0_4;
L_00000176650b8670 .concat [ 7 8 0 0], L_0000017665112ec0, L_00000176650b7f90;
L_00000176650b8710 .part L_00000176650b8670, 0, 8;
S_000001766509def0 .scope module, "srcbmux" "mux2" 9 34, 13 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000017665047190 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v00000176650b3a00_0 .net "d0", 7 0, L_00000176650b8710;  alias, 1 drivers
v00000176650b2ba0_0 .net "d1", 7 0, L_00000176650b85d0;  alias, 1 drivers
v00000176650b2560_0 .net "s", 0 0, L_00000176650b82b0;  alias, 1 drivers
v00000176650b2420_0 .net "y", 7 0, L_0000017665111480;  alias, 1 drivers
L_0000017665111480 .functor MUXZ 8, L_00000176650b85d0, L_00000176650b8710, L_00000176650b82b0, C4<>;
S_000001766509e210 .scope module, "wrmux" "mux2" 9 29, 13 4 0, S_0000017665024970;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000017665046d50 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
v00000176650b3960_0 .net "d0", 7 0, L_00000176650b8b70;  1 drivers
v00000176650b3c80_0 .net "d1", 7 0, L_00000176650b74f0;  1 drivers
v00000176650b3dc0_0 .net "s", 0 0, L_00000176650b87b0;  alias, 1 drivers
v00000176650b3500_0 .net "y", 7 0, L_00000176650b8a30;  1 drivers
L_00000176650b8a30 .functor MUXZ 8, L_00000176650b74f0, L_00000176650b8b70, L_00000176650b87b0, C4<>;
S_000001766509e850 .scope module, "dmem" "dmem" 4 17, 17 6 0, S_0000017665029cf0;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "wd";
    .port_info 4 /OUTPUT 8 "rd";
P_0000017665046750 .param/l "DWIDTH" 0 17 6, +C4<00000000000000000000000000001000>;
L_0000017665056190 .functor BUFZ 8, L_0000017665111980, C4<00000000>, C4<00000000>, C4<00000000>;
v00000176650b5510 .array "RAM", 127 0, 7 0;
v00000176650b5ab0_0 .net *"_ivl_0", 7 0, L_0000017665111980;  1 drivers
v00000176650b55b0_0 .net *"_ivl_3", 5 0, L_0000017665112e20;  1 drivers
v00000176650b5f10_0 .net *"_ivl_4", 8 0, L_0000017665111340;  1 drivers
L_00000176650b9448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000176650b4f70_0 .net *"_ivl_7", 2 0, L_00000176650b9448;  1 drivers
v00000176650b5330_0 .net "a", 7 0, v0000017665099f70_0;  alias, 1 drivers
v00000176650b4070_0 .net "clk", 0 0, v00000176650b7130_0;  alias, 1 drivers
v00000176650b58d0_0 .net "rd", 7 0, L_0000017665056190;  alias, 1 drivers
v00000176650b5010_0 .net "wd", 7 0, L_00000176650b85d0;  alias, 1 drivers
v00000176650b5c90_0 .net "we", 0 0, L_00000176650b7d10;  alias, 1 drivers
L_0000017665111980 .array/port v00000176650b5510, L_0000017665111340;
L_0000017665112e20 .part v0000017665099f70_0, 2, 6;
L_0000017665111340 .concat [ 6 3 0 0], L_0000017665112e20, L_00000176650b9448;
S_000001766509e3a0 .scope module, "imem" "imem" 4 16, 18 5 0, S_0000017665029cf0;
 .timescale -3 -4;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "rd";
P_000001766503b1d0 .param/l "DWIDTH" 0 18 5, +C4<00000000000000000000000000001000>;
P_000001766503b208 .param/l "IWIDTH" 0 18 5, +C4<00000000000000000000000000010000>;
L_00000176650563c0 .functor BUFZ 16, L_0000017665111fc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000176650b53d0 .array "RAM", 63 0, 15 0;
v00000176650b5a10_0 .net *"_ivl_0", 15 0, L_0000017665111fc0;  1 drivers
v00000176650b5bf0_0 .net *"_ivl_2", 7 0, L_00000176651122e0;  1 drivers
L_00000176650b9400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000176650b5dd0_0 .net *"_ivl_5", 1 0, L_00000176650b9400;  1 drivers
v00000176650b42f0_0 .net "a", 5 0, L_00000176651121a0;  1 drivers
v00000176650b4430_0 .var "addr", 5 0;
v00000176650b4570_0 .var/i "j", 31 0;
v00000176650b4610_0 .net "rd", 15 0, L_00000176650563c0;  alias, 1 drivers
E_0000017665046f10 .event anyedge, v00000176650b42f0_0;
L_0000017665111fc0 .array/port v00000176650b53d0, L_00000176651122e0;
L_00000176651122e0 .concat [ 6 2 0 0], L_00000176651121a0, L_00000176650b9400;
    .scope S_00000176650278f0;
T_0 ;
    %wait E_0000017665045b90;
    %load/vec4 v000001766503e350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001766503d770_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000176650278f0;
T_1 ;
    %wait E_00000176650455d0;
    %vpi_call/w 8 84 "$display", "pcsrc : %b, zero : %b", v000001766503d450_0, v000001766503d4f0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017665027760;
T_2 ;
    %wait E_0000017665045590;
    %load/vec4 v000001766503de50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000001766503e210_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %jmp T_2.14;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001766503e210_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001766503c9b0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000176650275d0;
T_3 ;
    %wait E_0000017665046310;
    %vpi_call/w 6 23 "$display", "alucontrol: %b, op: %b, aluop : %b", v000001766503d6d0_0, v000001766509b190_0, v000001766503c5f0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017665014ea0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000176650b36e0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000017665014ea0;
T_5 ;
    %wait E_0000017665047150;
    %load/vec4 v00000176650b2740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 15 31 "$display", "writing to register %h value %d", v00000176650b3820_0, v00000176650b3aa0_0 {0 0 0};
    %vpi_call/w 15 32 "$display", "result: %b", v00000176650b3aa0_0 {0 0 0};
    %load/vec4 v00000176650b3640_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000176650b36e0, 4;
    %vpi_call/w 15 33 "$display", "writedata at %b : %b", v00000176650b3640_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v00000176650b3820_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000176650b3aa0_0;
    %load/vec4 v00000176650b3820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176650b36e0, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017665024c00;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001766509abf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001766509a510_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0000017665024c00;
T_7 ;
    %wait E_0000017665045650;
    %load/vec4 v000001766509add0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %load/vec4 v000001766509a510_0;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %add;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %sub;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %and;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %or;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %or;
    %nor/r;
    %pad/u 8;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %xor;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %div;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000001766509ba50_0;
    %load/vec4 v000001766509b5f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000001766509ba50_0;
    %ix/getv 4, v000001766509b5f0_0;
    %shiftl 4;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000001766509ba50_0;
    %ix/getv 4, v000001766509b5f0_0;
    %shiftr 4;
    %store/vec4 v0000017665099f70_0, 0, 8;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001766501a8b0;
T_8 ;
    %wait E_00000176650469d0;
    %load/vec4 v0000017665099cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017665099bb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001766509ae70_0;
    %assign/vec4 v0000017665099bb0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017665024970;
T_9 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000176650b2a60_0, 0, 8;
    %end;
    .thread T_9, $init;
    .scope S_0000017665024970;
T_10 ;
    %wait E_0000017665047150;
    %vpi_call/w 9 37 "$display", "aluout : %b", v00000176650b2c40_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0000017665024970;
T_11 ;
    %wait E_0000017665047150;
    %vpi_call/w 9 39 "$display", "srca : %b", v00000176650b4a70_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0000017665024970;
T_12 ;
    %wait E_0000017665047150;
    %vpi_call/w 9 41 "$display", "srcb : %b", v00000176650b4d90_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0000017665024970;
T_13 ;
    %wait E_0000017665047150;
    %vpi_call/w 9 43 "$display", "pc : %b", v00000176650b3320_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_000001766509e3a0;
T_14 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000176650b4430_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176650b4570_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000176650b4570_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000176650b4430_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v00000176650b53d0, 4, 0;
    %load/vec4 v00000176650b4430_0;
    %addi 1, 0, 6;
    %store/vec4 v00000176650b4430_0, 0, 6;
    %load/vec4 v00000176650b4570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176650b4570_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 18 25 "$readmemb", "memfile.dat", v00000176650b53d0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000176650b4430_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176650b4570_0, 0, 32;
T_14.2 ;
    %load/vec4 v00000176650b4570_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.3, 5;
    %load/vec4 v00000176650b4430_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000176650b53d0, 4;
    %vpi_call/w 18 30 "$display", "RAM[0x%2h] = 0x%2h", v00000176650b4430_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v00000176650b4430_0;
    %addi 1, 0, 6;
    %store/vec4 v00000176650b4430_0, 0, 6;
    %load/vec4 v00000176650b4570_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176650b4570_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_000001766509e3a0;
T_15 ;
    %wait E_0000017665046f10;
    %vpi_call/w 18 38 "$display", "RAM[0x%2h] = 0x%2h", v00000176650b42f0_0, v00000176650b4610_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001766509e850;
T_16 ;
    %wait E_0000017665047150;
    %vpi_call/w 17 16 "$display", "data address : %b", v00000176650b5330_0 {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_000001766509e850;
T_17 ;
    %wait E_0000017665047150;
    %load/vec4 v00000176650b5c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000176650b5010_0;
    %load/vec4 v00000176650b5330_0;
    %parti/s 6, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176650b5510, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000017665029b60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176650b8350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176650b8850_0, 0, 1;
    %vpi_call/w 3 24 "$dumpfile", "computer_tb.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, v00000176650b7130_0, v00000176650b73b0_0, v00000176650b7db0_0, v00000176650b80d0_0, v00000176650b7ef0_0, v00000176650b8d50_0 {0 0 0};
    %vpi_call/w 3 26 "$monitor", "0x%h\0110x%h\0110x%h\011%d\011%d", v00000176650b8d50_0, v00000176650b8f30_0, v00000176650b7db0_0, v00000176650b80d0_0, v00000176650b7ef0_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000017665029b60;
T_19 ;
    %delay 3000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000017665029b60;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176650b73b0_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176650b73b0_0, 0;
    %end;
    .thread T_20;
    .scope S_0000017665029b60;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176650b7130_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176650b7130_0, 0;
    %delay 50, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017665029b60;
T_22 ;
    %wait E_0000017665047150;
    %vpi_call/w 3 50 "$display", "+" {0 0 0};
    %vpi_call/w 3 51 "$display", "\011+instr = 0x%8h", v00000176650b8f30_0 {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_0000017665029b60;
T_23 ;
    %wait E_0000017665045690;
    %vpi_call/w 3 57 "$display", "-" {0 0 0};
    %vpi_call/w 3 58 "$display", "\011-instr = 0x%8h", v00000176650b8f30_0 {0 0 0};
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "computer_tb.sv";
    "computer.sv";
    "cpu.sv";
    "controller.sv";
    "aludec.sv";
    "maindec.sv";
    "datapath.sv";
    "alu.sv";
    "sl2.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "regfile.sv";
    "signext.sv";
    "dmem.sv";
    "imem.sv";
