Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct 20 12:46:29 2024
| Host         : LAPTOP-D8D1P33S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file priority_encoder_timing_summary_routed.rpt -pb priority_encoder_timing_summary_routed.pb -rpx priority_encoder_timing_summary_routed.rpx -warn_on_violation
| Design       : priority_encoder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 3.337ns (55.913%)  route 2.632ns (44.087%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  d_IBUF[2]_inst/O
                         net (fo=2, routed)           1.214     1.999    d_IBUF[2]
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.053     2.052 r  c_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.133     2.185    c_OBUF_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.053     2.238 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.286     3.523    c_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.969 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     5.969    c
    R18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[6]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 3.299ns (56.762%)  route 2.513ns (43.238%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  d[6] (IN)
                         net (fo=0)                   0.000     0.000    d[6]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  d_IBUF[6]_inst/O
                         net (fo=4, routed)           1.124     1.936    d_IBUF[6]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.053     1.989 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.389     3.378    a_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     5.811 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     5.811    a
    U16                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.312ns (57.198%)  route 2.479ns (42.802%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  d_IBUF[5]_inst/O
                         net (fo=4, routed)           1.080     1.889    d_IBUF[5]
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.053     1.942 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.399     3.340    b_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     5.791 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     5.791    b
    P18                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.396ns (66.775%)  route 0.695ns (33.225%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  d_IBUF[3]_inst/O
                         net (fo=2, routed)           0.355     0.448    d_IBUF[3]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.028     0.476 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.340     0.816    c_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     2.091 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.091    c
    R18                                                               r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.400ns (65.841%)  route 0.726ns (34.159%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 f  d_IBUF[4]_inst/O
                         net (fo=4, routed)           0.339     0.431    d_IBUF[4]
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.028     0.459 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.388     0.847    b_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.280     2.126 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    b
    P18                                                               r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[7]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.368ns (64.259%)  route 0.761ns (35.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  d[7] (IN)
                         net (fo=0)                   0.000     0.000    d[7]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  d_IBUF[7]_inst/O
                         net (fo=4, routed)           0.376     0.453    d_IBUF[7]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.028     0.481 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.385     0.865    a_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.263     2.128 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     2.128    a
    U16                                                               r  a (OUT)
  -------------------------------------------------------------------    -------------------





