// Seed: 1791041646
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    inout supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12
);
endmodule
module module_1 #(
    parameter id_10 = 32'd32,
    parameter id_4  = 32'd51
) (
    input supply1 id_0,
    inout tri0 id_1,
    output tri1 id_2,
    output tri id_3[id_4 : id_4]
    , id_6,
    input uwire _id_4
);
  logic [7:0] id_7, id_8;
  assign id_2 = this;
  wire [-1 'b0 : id_4] id_9;
  wire _id_10;
  always_ff $unsigned(84);
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_3 = 1;
  assign id_1 = id_7[id_10];
endmodule
