[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847393 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847393 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847393 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11475452 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18603522 heartbeat IPC: 1.403 cumulative IPC: 1.269 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26580268 heartbeat IPC: 1.254 cumulative IPC: 1.264 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31274563 cumulative IPC: 1.279 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31274563 cumulative IPC: 1.279 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.279 instructions: 40000000 cycles: 31274563
CPU 0 Branch Prediction Accuracy: 95.28% MPKI: 10.65 Average ROB Occupancy at Mispredict: 45.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.778
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197768 HIT:     194159 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197768 HIT:     194159 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568467 HIT:     460948 MISS:     107519 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430557 HIT:     343720 MISS:      86837 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35385 HIT:      21754 MISS:      13631 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95447 HIT:      95211 MISS:        236 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        263 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3262615 HIT:    2993196 MISS:     269419 MSHR_MERGE:      69726
cpu0->cpu0_L1I LOAD         ACCESS:    3262615 HIT:    2993196 MISS:     269419 MSHR_MERGE:      69726
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.415 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13290212 HIT:   12872371 MISS:     417841 MSHR_MERGE:     144507
cpu0->cpu0_L1D LOAD         ACCESS:    7397311 HIT:    7100447 MISS:     296864 MSHR_MERGE:      65996
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885161 HIT:    5771276 MISS:     113885 MSHR_MERGE:      78497
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        648 MISS:       7092 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2885102 HIT:    2840746 MISS:      44356 MSHR_MERGE:      28478
cpu0->cpu0_ITLB LOAD         ACCESS:    2885102 HIT:    2840746 MISS:      44356 MSHR_MERGE:      28478
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.341 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12565150 HIT:   12324438 MISS:     240712 MSHR_MERGE:      58822
cpu0->cpu0_DTLB LOAD         ACCESS:   12565150 HIT:   12324438 MISS:     240712 MSHR_MERGE:      58822
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.828 cycles
cpu0->LLC TOTAL        ACCESS:     135769 HIT:     128442 MISS:       7327 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86837 HIT:      83672 MISS:       3165 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13631 HIT:      10919 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28486 HIT:      28382 MISS:        104 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5469 MISS:       1346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 161.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        497
  ROW_BUFFER_MISS:       6726
  AVG DBUS CONGESTED CYCLE: 5.076
Channel 0 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        124
  FULL:          0
Channel 0 REFRESHES ISSUED:       2606
