# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do task1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/pratik/Pratik\ IMP\ documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task\ 1 {G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/task1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Jul 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1" G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/task1.v 
# -- Compiling module task1
# 
# Top level modules:
# 	task1
# End time: 16:04:18 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/pratik/Pratik\ IMP\ documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task\ 1 {G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/testtask.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:18 on Jul 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1" G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/testtask.v 
# -- Compiling module testtask
# 
# Top level modules:
# 	testtask
# End time: 16:04:18 on Jul 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testtask
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testtask 
# Start time: 16:04:18 on Jul 30,2024
# Loading work.testtask
# Loading work.task1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 00
# 11
# 10
# 01
# 00
# 11
# 10
# 01
# 00
# 11
# 10
# 01
# 00
# 11
# 10
# 01
# 00
# 11
# 10
# 01
# ** Note: $stop    : G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/testtask.v(15)
#    Time: 1 ns  Iteration: 0  Instance: /testtask
# Break in Module testtask at G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/1.1.task 1/testtask.v line 15
# End time: 16:08:21 on Jul 30,2024, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
