--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_Pipeline.twx CPU_Pipeline.ncd -o CPU_Pipeline.twr
CPU_Pipeline.pcf

Design file:              CPU_Pipeline.ncd
Physical constraint file: CPU_Pipeline.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 84668723 paths analyzed, 9954 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.699ns.
--------------------------------------------------------------------------------

Paths for end point IDEXReg1/ALUSrc2_n_2 (SLICE_X21Y38.BX), 862350 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.643ns (Levels of Logic = 16)
  Clock Path Skew:      -0.021ns (0.241 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc2_n_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.COUT    Tbyp                  0.076   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<21>
                                                       alu1/adder/Mmux_result_rs_xor<31>
    SLICE_X23Y41.C1      net (fanout=5)        0.650   alu1/outcome0<29>
    SLICE_X23Y41.C       Tilo                  0.259   N386
                                                       alu1/adder/Z5_SW0_SW0
    SLICE_X23Y41.A2      net (fanout=1)        0.437   N936
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X21Y38.BX      net (fanout=3)        0.957   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X21Y38.CLK     Tdick                 0.063   EXMEMReg1/PC_plus_4_n<15>
                                                       IDEXReg1/ALUSrc2_n_2
    -------------------------------------------------  ---------------------------
    Total                                     10.643ns (3.551ns logic, 7.092ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.596ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.241 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc2_n_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.AMUX    Tcina                 0.202   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X21Y38.C1      net (fanout=4)        0.881   alu1/outcome0<8>
    SLICE_X21Y38.C       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<15>
                                                       alu1/adder/Z6
    SLICE_X23Y41.A4      net (fanout=2)        0.723   alu1/adder/Z5
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X21Y38.BX      net (fanout=3)        0.957   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X21Y38.CLK     Tdick                 0.063   EXMEMReg1/PC_plus_4_n<15>
                                                       IDEXReg1/ALUSrc2_n_2
    -------------------------------------------------  ---------------------------
    Total                                     10.596ns (3.081ns logic, 7.515ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_19 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.529ns (Levels of Logic = 16)
  Clock Path Skew:      -0.021ns (0.241 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_19 to IDEXReg1/ALUSrc2_n_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.BQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_19
    SLICE_X23Y40.D5      net (fanout=7)        0.607   IDEXReg1/Instruction_n<19>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.COUT    Tbyp                  0.076   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<21>
                                                       alu1/adder/Mmux_result_rs_xor<31>
    SLICE_X23Y41.C1      net (fanout=5)        0.650   alu1/outcome0<29>
    SLICE_X23Y41.C       Tilo                  0.259   N386
                                                       alu1/adder/Z5_SW0_SW0
    SLICE_X23Y41.A2      net (fanout=1)        0.437   N936
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X21Y38.BX      net (fanout=3)        0.957   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X21Y38.CLK     Tdick                 0.063   EXMEMReg1/PC_plus_4_n<15>
                                                       IDEXReg1/ALUSrc2_n_2
    -------------------------------------------------  ---------------------------
    Total                                     10.529ns (3.551ns logic, 6.978ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point IDEXReg1/ALUSrc1_n_1 (SLICE_X27Y37.CX), 862356 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc1_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.519ns (Levels of Logic = 16)
  Clock Path Skew:      -0.002ns (0.260 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc1_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.COUT    Tbyp                  0.076   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<21>
                                                       alu1/adder/Mmux_result_rs_xor<31>
    SLICE_X23Y41.C1      net (fanout=5)        0.650   alu1/outcome0<29>
    SLICE_X23Y41.C       Tilo                  0.259   N386
                                                       alu1/adder/Z5_SW0_SW0
    SLICE_X23Y41.A2      net (fanout=1)        0.437   N936
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X17Y41.C5      net (fanout=6)        0.382   alu1/muxer/Mmux_out135
    SLICE_X17Y41.C       Tilo                  0.259   PC<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X19Y37.D6      net (fanout=17)       0.788   PCSrc_ex[2]_ALU_out[0]_AND_1_o
    SLICE_X19Y37.D       Tilo                  0.259   IDEXReg1/Instruction_n<13>
                                                       IDEXReg1/Mmux_ALUSrc1_GND_22_o_MUX_1680_o11
    SLICE_X27Y37.CX      net (fanout=2)        0.884   IDEXReg1/ALUSrc1_GND_22_o_MUX_1680_o
    SLICE_X27Y37.CLK     Tdick                 0.063   IDEXReg1/ALUSrc1_n_1
                                                       IDEXReg1/ALUSrc1_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.519ns (3.551ns logic, 6.968ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc1_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.472ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.260 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc1_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.AMUX    Tcina                 0.202   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X21Y38.C1      net (fanout=4)        0.881   alu1/outcome0<8>
    SLICE_X21Y38.C       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<15>
                                                       alu1/adder/Z6
    SLICE_X23Y41.A4      net (fanout=2)        0.723   alu1/adder/Z5
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X17Y41.C5      net (fanout=6)        0.382   alu1/muxer/Mmux_out135
    SLICE_X17Y41.C       Tilo                  0.259   PC<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X19Y37.D6      net (fanout=17)       0.788   PCSrc_ex[2]_ALU_out[0]_AND_1_o
    SLICE_X19Y37.D       Tilo                  0.259   IDEXReg1/Instruction_n<13>
                                                       IDEXReg1/Mmux_ALUSrc1_GND_22_o_MUX_1680_o11
    SLICE_X27Y37.CX      net (fanout=2)        0.884   IDEXReg1/ALUSrc1_GND_22_o_MUX_1680_o
    SLICE_X27Y37.CLK     Tdick                 0.063   IDEXReg1/ALUSrc1_n_1
                                                       IDEXReg1/ALUSrc1_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.472ns (3.081ns logic, 7.391ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc1_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.444ns (Levels of Logic = 14)
  Clock Path Skew:      -0.002ns (0.260 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc1_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X23Y41.B2      net (fanout=4)        0.631   alu1/outcome0<25>
    SLICE_X23Y41.B       Tilo                  0.259   N386
                                                       alu1/adder/Z3
    SLICE_X21Y39.B2      net (fanout=2)        0.866   alu1/adder/Z2
    SLICE_X21Y39.B       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<19>
                                                       alu1/muxer/Mmux_out117
    SLICE_X17Y41.C1      net (fanout=6)        0.977   alu1/muxer/Mmux_out129
    SLICE_X17Y41.C       Tilo                  0.259   PC<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X19Y37.D6      net (fanout=17)       0.788   PCSrc_ex[2]_ALU_out[0]_AND_1_o
    SLICE_X19Y37.D       Tilo                  0.259   IDEXReg1/Instruction_n<13>
                                                       IDEXReg1/Mmux_ALUSrc1_GND_22_o_MUX_1680_o11
    SLICE_X27Y37.CX      net (fanout=2)        0.884   IDEXReg1/ALUSrc1_GND_22_o_MUX_1680_o
    SLICE_X27Y37.CLK     Tdick                 0.063   IDEXReg1/ALUSrc1_n_1
                                                       IDEXReg1/ALUSrc1_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.444ns (3.216ns logic, 7.228ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point IDEXReg1/ALUSrc2_n_1 (SLICE_X25Y38.CX), 862350 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.477ns (Levels of Logic = 16)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.COUT    Tbyp                  0.076   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<21>
                                                       alu1/adder/Mmux_result_rs_xor<31>
    SLICE_X23Y41.C1      net (fanout=5)        0.650   alu1/outcome0<29>
    SLICE_X23Y41.C       Tilo                  0.259   N386
                                                       alu1/adder/Z5_SW0_SW0
    SLICE_X23Y41.A2      net (fanout=1)        0.437   N936
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X25Y38.CX      net (fanout=3)        0.791   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X25Y38.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.477ns (3.551ns logic, 6.926ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_18 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.430ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_18 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.CQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_18
    SLICE_X23Y40.D1      net (fanout=7)        0.721   IDEXReg1/Instruction_n<18>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.AMUX    Tcina                 0.202   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X21Y38.C1      net (fanout=4)        0.881   alu1/outcome0<8>
    SLICE_X21Y38.C       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<15>
                                                       alu1/adder/Z6
    SLICE_X23Y41.A4      net (fanout=2)        0.723   alu1/adder/Z5
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X25Y38.CX      net (fanout=3)        0.791   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X25Y38.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.430ns (3.081ns logic, 7.349ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_19 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.363ns (Levels of Logic = 16)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_19 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y39.BQ      Tcko                  0.391   MEMWBReg1/ALU_out_n<19>
                                                       IDEXReg1/Instruction_n_19
    SLICE_X23Y40.D5      net (fanout=7)        0.607   IDEXReg1/Instruction_n<19>
    SLICE_X23Y40.D       Tilo                  0.259   MEMWBReg1/Write_register_n<4>
                                                       forwardControl1/Mmux_ForwardB14_SW0
    SLICE_X25Y37.A3      net (fanout=5)        0.733   N172
    SLICE_X25Y37.A       Tilo                  0.259   Mmux_ALU_inf11
                                                       forwardControl1/Mmux_ForwardB14_4
    SLICE_X25Y36.A6      net (fanout=12)       0.337   forwardControl1/Mmux_ForwardB14_1
    SLICE_X25Y36.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<3>
                                                       alu1/adder/Mmux_result_rs_lut<2>_SW0
    SLICE_X22Y36.C3      net (fanout=1)        1.194   N706
    SLICE_X22Y36.COUT    Topcyc                0.277   EXMEMReg1/PC_n<12>
                                                       alu1/adder/Mmux_result_rs_lut<2>
                                                       alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X22Y38.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X22Y39.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<23>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X22Y40.COUT    Tbyp                  0.076   MEMWBReg1/MemtoReg_n<1>
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X22Y41.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<23>
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X22Y42.COUT    Tbyp                  0.076   EXMEMReg1/PC_plus_4_n<20>
                                                       alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<27>
    SLICE_X22Y43.BMUX    Tcinb                 0.292   EXMEMReg1/PC_plus_4_n<21>
                                                       alu1/adder/Mmux_result_rs_xor<31>
    SLICE_X23Y41.C1      net (fanout=5)        0.650   alu1/outcome0<29>
    SLICE_X23Y41.C       Tilo                  0.259   N386
                                                       alu1/adder/Z5_SW0_SW0
    SLICE_X23Y41.A2      net (fanout=1)        0.437   N936
    SLICE_X23Y41.A       Tilo                  0.259   N386
                                                       alu1/adder/Z7
    SLICE_X17Y43.B6      net (fanout=1)        0.742   alu1/Z
    SLICE_X17Y43.B       Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       alu1/muxer/Mmux_out119
    SLICE_X11Y38.A6      net (fanout=6)        0.819   alu1/muxer/Mmux_out135
    SLICE_X11Y38.A       Tilo                  0.259   IFIDReg1/Instruction_n<14>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X15Y38.B6      net (fanout=17)       0.402   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X15Y38.B       Tilo                  0.259   IFIDReg1/Instruction_n<17>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_22_o_MUX_1681_o1
    SLICE_X25Y38.CX      net (fanout=3)        0.791   IDEXReg1/ALUSrc2_GND_22_o_MUX_1681_o
    SLICE_X25Y38.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.363ns (3.551ns logic, 6.812ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer21/DP (SLICE_X34Y51.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_1 (FF)
  Destination:          peri1/Mram_TX_buffer21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_1 to peri1/Mram_TX_buffer21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.BQ      Tcko                  0.198   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_1
    SLICE_X34Y51.D4      net (fanout=7)        0.234   peri1/TX_buf_in_tag<1>
    SLICE_X34Y51.CLK     Tah         (-Th)     0.128   peri1/_n0213<7>
                                                       peri1/Mram_TX_buffer21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.070ns logic, 0.234ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer22/DP (SLICE_X34Y51.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_1 (FF)
  Destination:          peri1/Mram_TX_buffer22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_1 to peri1/Mram_TX_buffer22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.BQ      Tcko                  0.198   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_1
    SLICE_X34Y51.D4      net (fanout=7)        0.234   peri1/TX_buf_in_tag<1>
    SLICE_X34Y51.CLK     Tah         (-Th)     0.128   peri1/_n0213<7>
                                                       peri1/Mram_TX_buffer22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.070ns logic, 0.234ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer21/SP (SLICE_X34Y51.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_1 (FF)
  Destination:          peri1/Mram_TX_buffer21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_1 to peri1/Mram_TX_buffer21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.BQ      Tcko                  0.198   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_1
    SLICE_X34Y51.D4      net (fanout=7)        0.234   peri1/TX_buf_in_tag<1>
    SLICE_X34Y51.CLK     Tah         (-Th)     0.128   peri1/_n0213<7>
                                                       peri1/Mram_TX_buffer21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.070ns logic, 0.234ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: data_memory1/_n0010<15>/CLK
  Logical resource: data_memory1/Mram_RAMDATA16/A/CLK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: data_memory1/_n0010<15>/CLK
  Logical resource: data_memory1/Mram_RAMDATA16/B/CLK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.732ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_C_0 (SLICE_X18Y30.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IFIDReg1/PC_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_n_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.335 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IFIDReg1/PC_n_0_P_0 to IFIDReg1/PC_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.447   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    SLICE_X21Y30.B5      net (fanout=1)        0.838   IFIDReg1/PC_n_0_P_0
    SLICE_X21Y30.BMUX    Tilo                  0.313   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X14Y30.A4      net (fanout=2)        1.070   IFIDReg1/PC_n_0
    SLICE_X14Y30.A       Tilo                  0.203   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X18Y30.AX      net (fanout=1)        0.715   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X18Y30.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.049ns logic, 2.623ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IFIDReg1/PC_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_n_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IFIDReg1/PC_n_0_C_0 to IFIDReg1/PC_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.AQ      Tcko                  0.447   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    SLICE_X21Y30.B3      net (fanout=1)        0.510   IFIDReg1/PC_n_0_C_0
    SLICE_X21Y30.BMUX    Tilo                  0.313   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X14Y30.A4      net (fanout=2)        1.070   IFIDReg1/PC_n_0
    SLICE_X14Y30.A       Tilo                  0.203   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X18Y30.AX      net (fanout=1)        0.715   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X18Y30.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.049ns logic, 2.295ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_C_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.422 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X14Y30.A6      net (fanout=6)        1.001   PC<0>
    SLICE_X14Y30.A       Tilo                  0.203   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X18Y30.AX      net (fanout=1)        0.715   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X18Y30.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.680ns logic, 1.716ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_P_0 (SLICE_X21Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_P_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.427 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.659   PC<0>
    SLICE_X19Y28.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X21Y29.SR      net (fanout=3)        0.900   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    SLICE_X21Y29.CLK     Trck                  0.302   IFIDReg1/PC_plus_4_n_0_P_0
                                                       IFIDReg1/PC_plus_4_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (1.006ns logic, 2.559ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_P_0 (SLICE_X14Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.428 - 0.438)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.659   PC<0>
    SLICE_X19Y28.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X14Y30.SR      net (fanout=3)        0.899   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    SLICE_X14Y30.CLK     Trck                  0.228   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.932ns logic, 2.558ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_0 (SLICE_X17Y41.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          PC_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to PC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X17Y41.B1      net (fanout=6)        0.274   PC<0>
    SLICE_X17Y41.B       Tilo                  0.156   PC<1>
                                                       PC_next<0>_SW2
    SLICE_X17Y41.A5      net (fanout=1)        0.065   N683
    SLICE_X17Y41.CLK     Tah         (-Th)    -0.215   PC<1>
                                                       PC_next<0>
                                                       PC_0
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.569ns logic, 0.339ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_P_0 (SLICE_X14Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.152 - 0.130)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X14Y30.A6      net (fanout=6)        0.563   PC<0>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.197   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.395ns logic, 0.563ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_C_0 (SLICE_X21Y28.A1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_plus_4_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_plus_4_n_0_P_0 to IFIDReg1/PC_plus_4_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.198   IFIDReg1/PC_plus_4_n_0_P_0
                                                       IFIDReg1/PC_plus_4_n_0_P_0
    SLICE_X21Y30.B2      net (fanout=1)        0.356   IFIDReg1/PC_plus_4_n_0_P_0
    SLICE_X21Y30.B       Tilo                  0.156   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_plus_4_n_01
    SLICE_X21Y28.A1      net (fanout=1)        0.358   IFIDReg1/PC_plus_4_n_0
    SLICE_X21Y28.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/Mmux_PC_plus_4_n[31]_PC_plus_4[31]_mux_5_OUT110
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.569ns logic, 0.714ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_plus_4_n_0_C_0 to IFIDReg1/PC_plus_4_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.198   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    SLICE_X21Y30.B1      net (fanout=1)        0.370   IFIDReg1/PC_plus_4_n_0_C_0
    SLICE_X21Y30.B       Tilo                  0.156   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_plus_4_n_01
    SLICE_X21Y28.A1      net (fanout=1)        0.358   IFIDReg1/PC_plus_4_n_0
    SLICE_X21Y28.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/Mmux_PC_plus_4_n[31]_PC_plus_4[31]_mux_5_OUT110
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.569ns logic, 0.728ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: IFIDReg1/PC_n_0_P_0/SR
  Logical resource: IFIDReg1/PC_n_0_P_0/SR
  Location pin: SLICE_X14Y30.SR
  Clock network: IFIDReg1/reset_PC_plus_4[0]_AND_331_o
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: IFIDReg1/PC_n_0_C_0/SR
  Logical resource: IFIDReg1/PC_n_0_C_0/SR
  Location pin: SLICE_X18Y30.SR
  Clock network: IFIDReg1/reset_PC_plus_4[0]_AND_332_o
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: IFIDReg1/PC_n_0_P_0/CLK
  Logical resource: IFIDReg1/PC_n_0_P_0/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_0_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.165ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X19Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y28.D2      net (fanout=447)      2.864   d1/key_o_temp
    SLICE_X19Y28.D       Tilo                  0.259   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_332_o1
    SLICE_X19Y28.SR      net (fanout=3)        0.315   IFIDReg1/reset_PC_plus_4[0]_AND_332_o
    SLICE_X19Y28.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.986ns logic, 3.179ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.659   PC<0>
    SLICE_X19Y28.D       Tilo                  0.259   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_332_o1
    SLICE_X19Y28.SR      net (fanout=3)        0.315   IFIDReg1/reset_PC_plus_4[0]_AND_332_o
    SLICE_X19Y28.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.930ns logic, 1.974ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X19Y28.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.058ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y28.D2      net (fanout=447)      2.864   d1/key_o_temp
    SLICE_X19Y28.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X19Y28.CLK     net (fanout=3)        0.318   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (0.760ns logic, 3.182ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.319ns (requirement - data path)
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.659   PC<0>
    SLICE_X19Y28.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X19Y28.CLK     net (fanout=3)        0.318   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.704ns logic, 1.977ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_0_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_0_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X19Y28.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.076   PC<0>
    SLICE_X19Y28.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_332_o1
    SLICE_X19Y28.SR      net (fanout=3)        0.170   IFIDReg1/reset_PC_plus_4[0]_AND_332_o
    SLICE_X19Y28.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.509ns logic, 1.246ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_331_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y28.D2      net (fanout=447)      1.831   d1/key_o_temp
    SLICE_X19Y28.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_332_o1
    SLICE_X19Y28.SR      net (fanout=3)        0.170   IFIDReg1/reset_PC_plus_4[0]_AND_332_o
    SLICE_X19Y28.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.545ns logic, 2.001ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X19Y28.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.652ns (data path)
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X19Y28.D3      net (fanout=6)        1.076   PC<0>
    SLICE_X19Y28.DMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X19Y28.CLK     net (fanout=3)        0.175   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.401ns logic, 1.251ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X19Y28.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.443ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y28.D2      net (fanout=447)      1.831   d1/key_o_temp
    SLICE_X19Y28.DMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_331_o1
    SLICE_X19Y28.CLK     net (fanout=3)        0.175   IFIDReg1/reset_PC_plus_4[0]_AND_331_o
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.437ns logic, 2.006ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_1_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.461ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X17Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y29.A5      net (fanout=447)      2.813   d1/key_o_temp
    SLICE_X15Y29.A       Tilo                  0.259   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_330_o1
    SLICE_X17Y30.SR      net (fanout=3)        0.662   IFIDReg1/reset_PC_plus_4[1]_AND_330_o
    SLICE_X17Y30.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (0.986ns logic, 3.475ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.DQ      Tcko                  0.391   PC<1>
                                                       PC_1
    SLICE_X15Y29.A3      net (fanout=4)        1.531   PC<1>
    SLICE_X15Y29.A       Tilo                  0.259   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_330_o1
    SLICE_X17Y30.SR      net (fanout=3)        0.662   IFIDReg1/reset_PC_plus_4[1]_AND_330_o
    SLICE_X17Y30.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.930ns logic, 2.193ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X17Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.598ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y29.A5      net (fanout=447)      2.813   d1/key_o_temp
    SLICE_X15Y29.AMUX    Tilo                  0.313   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_329_o1
    SLICE_X17Y30.CLK     net (fanout=3)        0.829   IFIDReg1/reset_PC_plus_4[1]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (0.760ns logic, 3.642ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.936ns (requirement - data path)
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.064ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.DQ      Tcko                  0.391   PC<1>
                                                       PC_1
    SLICE_X15Y29.A3      net (fanout=4)        1.531   PC<1>
    SLICE_X15Y29.AMUX    Tilo                  0.313   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_329_o1
    SLICE_X17Y30.CLK     net (fanout=3)        0.829   IFIDReg1/reset_PC_plus_4[1]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (0.704ns logic, 2.360ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_1_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_1_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X17Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.795ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.DQ      Tcko                  0.198   PC<1>
                                                       PC_1
    SLICE_X15Y29.A3      net (fanout=4)        0.912   PC<1>
    SLICE_X15Y29.A       Tilo                  0.156   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_330_o1
    SLICE_X17Y30.SR      net (fanout=3)        0.374   IFIDReg1/reset_PC_plus_4[1]_AND_330_o
    SLICE_X17Y30.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.509ns logic, 1.286ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_329_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y29.A5      net (fanout=447)      1.798   d1/key_o_temp
    SLICE_X15Y29.A       Tilo                  0.156   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_330_o1
    SLICE_X17Y30.SR      net (fanout=3)        0.374   IFIDReg1/reset_PC_plus_4[1]_AND_330_o
    SLICE_X17Y30.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.545ns logic, 2.172ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X17Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.818ns (data path)
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.DQ      Tcko                  0.198   PC<1>
                                                       PC_1
    SLICE_X15Y29.A3      net (fanout=4)        0.912   PC<1>
    SLICE_X15Y29.AMUX    Tilo                  0.203   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_329_o1
    SLICE_X17Y30.CLK     net (fanout=3)        0.505   IFIDReg1/reset_PC_plus_4[1]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.401ns logic, 1.417ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X17Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.740ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y29.A5      net (fanout=447)      1.798   d1/key_o_temp
    SLICE_X15Y29.AMUX    Tilo                  0.203   IFIDReg1/PC_n_1_P_1
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_329_o1
    SLICE_X17Y30.CLK     net (fanout=3)        0.505   IFIDReg1/reset_PC_plus_4[1]_AND_329_o
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.437ns logic, 2.303ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_2_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.075ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X23Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.925ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.AMUX    Topaa                 0.377   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y25.A3      net (fanout=6)        2.399   PC_plus_4<2>
    SLICE_X21Y25.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_327_o1
    SLICE_X23Y25.CLK     net (fanout=2)        0.910   IFIDReg1/reset_PC_plus_4[2]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (1.098ns logic, 3.977ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.455ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y25.A2      net (fanout=447)      2.875   d1/key_o_temp
    SLICE_X21Y25.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_327_o1
    SLICE_X23Y25.CLK     net (fanout=2)        0.910   IFIDReg1/reset_PC_plus_4[2]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (0.760ns logic, 3.785ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X23Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.AMUX    Topaa                 0.377   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y25.A3      net (fanout=6)        2.399   PC_plus_4<2>
    SLICE_X21Y25.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_328_o1
    SLICE_X23Y25.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC_plus_4[2]_AND_328_o
    SLICE_X23Y25.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (1.324ns logic, 3.560ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y25.A2      net (fanout=447)      2.875   d1/key_o_temp
    SLICE_X21Y25.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_328_o1
    SLICE_X23Y25.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC_plus_4[2]_AND_328_o
    SLICE_X23Y25.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.986ns logic, 3.368ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_2_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_2_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X23Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y25.A2      net (fanout=447)      1.834   d1/key_o_temp
    SLICE_X21Y25.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_328_o1
    SLICE_X23Y25.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[2]_AND_328_o
    SLICE_X23Y25.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.545ns logic, 2.103ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.958ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.958ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_327_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.421   PC<2>
    SLICE_X12Y38.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y25.A3      net (fanout=6)        1.513   PC_plus_4<2>
    SLICE_X21Y25.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_328_o1
    SLICE_X23Y25.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[2]_AND_328_o
    SLICE_X23Y25.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.755ns logic, 2.203ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X23Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.774ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y25.A2      net (fanout=447)      1.834   d1/key_o_temp
    SLICE_X21Y25.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_327_o1
    SLICE_X23Y25.CLK     net (fanout=2)        0.503   IFIDReg1/reset_PC_plus_4[2]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.437ns logic, 2.337ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X23Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.084ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Data Path Delay:      3.084ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.421   PC<2>
    SLICE_X12Y38.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y25.A3      net (fanout=6)        1.513   PC_plus_4<2>
    SLICE_X21Y25.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_327_o1
    SLICE_X23Y25.CLK     net (fanout=2)        0.503   IFIDReg1/reset_PC_plus_4[2]_AND_327_o
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.647ns logic, 2.437ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_3_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.012ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.988ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.BMUX    Topab                 0.432   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.732   PC_plus_4<3>
    SLICE_X24Y26.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.091ns logic, 2.921ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.188ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.BMUX    Topbb                 0.368   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.732   PC_plus_4<3>
    SLICE_X24Y26.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.027ns logic, 2.785ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.379ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y26.B5      net (fanout=447)      2.402   d1/key_o_temp
    SLICE_X24Y26.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.698ns logic, 2.923ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.BMUX    Topab                 0.432   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.732   PC_plus_4<3>
    SLICE_X24Y26.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.260ns logic, 2.711ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.BMUX    Topbb                 0.368   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.732   PC_plus_4<3>
    SLICE_X24Y26.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.196ns logic, 2.575ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y26.B5      net (fanout=447)      2.402   d1/key_o_temp
    SLICE_X24Y26.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.867ns logic, 2.713ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_3_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_3_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y26.B5      net (fanout=447)      1.499   d1/key_o_temp
    SLICE_X24Y26.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.461ns logic, 1.623ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.123ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.044   PC_plus_4<3>
    SLICE_X24Y26.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (0.667ns logic, 1.456ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_325_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.421   PC<2>
    SLICE_X12Y38.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.044   PC_plus_4<3>
    SLICE_X24Y26.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_326_o1
    SLICE_X26Y26.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[3]_AND_326_o
    SLICE_X26Y26.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.694ns logic, 1.589ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.195ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      2.195ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y26.B5      net (fanout=447)      1.499   d1/key_o_temp
    SLICE_X24Y26.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (0.417ns logic, 1.778ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.234ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      2.234ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.044   PC_plus_4<3>
    SLICE_X24Y26.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.623ns logic, 1.611ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X26Y26.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.394ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      2.394ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.421   PC<2>
    SLICE_X12Y38.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X24Y26.B4      net (fanout=4)        1.044   PC_plus_4<3>
    SLICE_X24Y26.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_325_o1
    SLICE_X26Y26.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[3]_AND_325_o
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.650ns logic, 1.744ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_4_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_4_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.568ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.CMUX    Topac                 0.533   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.480ns logic, 4.088ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.CMUX    Topbc                 0.514   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.461ns logic, 3.952ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.408   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.429   PC<4>
    SLICE_X12Y38.CMUX    Topcc                 0.392   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (1.339ns logic, 3.849ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.264ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.CMUX    Topac                 0.533   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.254ns logic, 3.482ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.419ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.CMUX    Topbc                 0.514   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.235ns logic, 3.346ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.644ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.356ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.408   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.429   PC<4>
    SLICE_X12Y38.CMUX    Topcc                 0.392   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        2.504   PC_plus_4<4>
    SLICE_X21Y27.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (1.113ns logic, 3.243ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_4_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_4_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y27.A2      net (fanout=447)      1.918   d1/key_o_temp
    SLICE_X21Y27.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.545ns logic, 2.416ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        1.583   PC_plus_4<4>
    SLICE_X21Y27.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.783ns logic, 2.296ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_323_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        1.583   PC_plus_4<4>
    SLICE_X21Y27.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_324_o1
    SLICE_X21Y27.SR      net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[4]_AND_324_o
    SLICE_X21Y27.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.828ns logic, 2.369ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.522ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      2.522ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y27.A2      net (fanout=447)      1.918   d1/key_o_temp
    SLICE_X21Y27.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (0.437ns logic, 2.085ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.640ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      2.640ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        1.583   PC_plus_4<4>
    SLICE_X21Y27.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.675ns logic, 1.965ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X21Y27.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.758ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      2.758ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X21Y27.A3      net (fanout=3)        1.583   PC_plus_4<4>
    SLICE_X21Y27.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_323_o1
    SLICE_X21Y27.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[4]_AND_323_o
    -------------------------------------------------  ---------------------------
    Total                                      2.758ns (0.720ns logic, 2.038ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_5_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_5_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.750ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.DMUX    Topad                 0.550   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (1.441ns logic, 3.309ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.DMUX    Topbd                 0.537   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.428ns logic, 3.173ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.408   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.632   PC<5>
    SLICE_X12Y38.DMUX    Topdd                 0.374   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.265ns logic, 3.273ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.264ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.DMUX    Topad                 0.550   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.219ns logic, 3.517ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.413ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.532   PC<3>
    SLICE_X12Y38.DMUX    Topbd                 0.537   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (1.206ns logic, 3.381ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.476ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.408   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.632   PC<5>
    SLICE_X12Y38.DMUX    Topdd                 0.374   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        2.353   PC_plus_4<5>
    SLICE_X22Y27.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (1.043ns logic, 3.481ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_5_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_5_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y27.B5      net (fanout=447)      1.518   d1/key_o_temp
    SLICE_X22Y27.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.116   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.545ns logic, 1.634ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        1.441   PC_plus_4<5>
    SLICE_X22Y27.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.116   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.790ns logic, 1.772ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_321_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        1.441   PC_plus_4<5>
    SLICE_X22Y27.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_322_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.116   IFIDReg1/reset_PC_plus_4[5]_AND_322_o
    SLICE_X23Y26.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.754ns logic, 1.905ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.212ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      2.212ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y27.B5      net (fanout=447)      1.518   d1/key_o_temp
    SLICE_X22Y27.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.425ns logic, 1.787ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.595ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      2.595ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        1.441   PC_plus_4<5>
    SLICE_X22Y27.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.670ns logic, 1.925ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X23Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.692ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X22Y27.B3      net (fanout=6)        1.441   PC_plus_4<5>
    SLICE_X22Y27.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_321_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[5]_AND_321_o
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.634ns logic, 2.058ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_6_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_6_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.112ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y33.B4       net (fanout=447)      3.659   d1/key_o_temp
    SLICE_X7Y33.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.986ns logic, 4.126ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.AMUX    Topaa                 0.377   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        1.190   PC_plus_4<6>
    SLICE_X7Y33.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.307ns logic, 2.682ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        1.190   PC_plus_4<6>
    SLICE_X7Y33.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.519ns logic, 2.328ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.CLK), 6 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.943ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y33.B4       net (fanout=447)      3.659   d1/key_o_temp
    SLICE_X7Y33.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.638   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (0.760ns logic, 4.297ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.066ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.AMUX    Topaa                 0.377   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        1.190   PC_plus_4<6>
    SLICE_X7Y33.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.638   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.081ns logic, 2.853ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.208ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        1.190   PC_plus_4<6>
    SLICE_X7Y33.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.638   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.293ns logic, 2.499ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_6_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_6_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.833ns logic, 1.175ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.819ns logic, 1.308ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_320_o1
    SLICE_X7Y34.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[6]_AND_320_o
    SLICE_X7Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.897ns logic, 1.248ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.035ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.035ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.393   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.725ns logic, 1.310ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.154ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.154ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.393   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.711ns logic, 1.443ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X7Y34.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.172ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.172ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y33.B2       net (fanout=6)        0.701   PC_plus_4<6>
    SLICE_X7Y33.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_319_o1
    SLICE_X7Y34.CLK      net (fanout=2)        0.393   IFIDReg1/reset_PC_plus_4[6]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.789ns logic, 1.383ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_7_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_7_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.295ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y34.A4       net (fanout=447)      3.362   d1/key_o_temp
    SLICE_X9Y34.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.947   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (0.986ns logic, 4.309ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.BMUX    Topab                 0.432   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.896   PC_plus_4<7>
    SLICE_X9Y34.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.947   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.362ns logic, 2.868ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.116ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.896   PC_plus_4<7>
    SLICE_X9Y34.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.947   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (1.602ns logic, 2.514ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.CLK), 7 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.576ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y34.A4       net (fanout=447)      3.362   d1/key_o_temp
    SLICE_X9Y34.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (0.760ns logic, 3.664ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.641ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.BMUX    Topab                 0.432   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.896   PC_plus_4<7>
    SLICE_X9Y34.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.136ns logic, 2.223ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.755ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X12Y38.A2      net (fanout=91)       0.668   PC<2>
    SLICE_X12Y38.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.896   PC_plus_4<7>
    SLICE_X9Y34.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.376ns logic, 1.869ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_7_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_7_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.SR), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.503   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.861ns logic, 1.181ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.161ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.503   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.847ns logic, 1.314ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.179ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_318_o1
    SLICE_X9Y34.SR       net (fanout=2)        0.503   IFIDReg1/reset_PC_plus_4[7]_AND_318_o
    SLICE_X9Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.925ns logic, 1.254ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.590ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      1.590ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.753ns logic, 0.837ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.709ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      1.709ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (0.739ns logic, 0.970ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X9Y34.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.727ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      1.727ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X9Y34.A5       net (fanout=10)       0.462   PC_plus_4<7>
    SLICE_X9Y34.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_317_o1
    SLICE_X9Y34.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[7]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.817ns logic, 0.910ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_8_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_8_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.534ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y34.D5       net (fanout=447)      3.721   d1/key_o_temp
    SLICE_X7Y34.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.892   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.534ns (0.921ns logic, 4.613ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.CMUX    Topcc                 0.392   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        1.118   PC_plus_4<8>
    SLICE_X7Y34.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.892   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (1.257ns logic, 3.893ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.CMUX    Topac                 0.533   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        1.118   PC_plus_4<8>
    SLICE_X7Y34.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.892   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (1.398ns logic, 3.035ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.CLK), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.696ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y34.D5       net (fanout=447)      3.721   d1/key_o_temp
    SLICE_X7Y34.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.823   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (0.760ns logic, 4.544ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.080ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.CMUX    Topcc                 0.392   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        1.118   PC_plus_4<8>
    SLICE_X7Y34.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.823   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.096ns logic, 3.824ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.797ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.CMUX    Topac                 0.533   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        1.118   PC_plus_4<8>
    SLICE_X7Y34.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.823   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (1.237ns logic, 2.966ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_8_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_8_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.568   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.785ns logic, 1.436ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.568   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.771ns logic, 1.569ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_316_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.568   IFIDReg1/reset_PC_plus_4[8]_AND_316_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.849ns logic, 1.509ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.095ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      2.095ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.480   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.747ns logic, 1.348ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.214ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      2.214ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.480   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.733ns logic, 1.481ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X2Y34.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.232ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      2.232ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X7Y34.D4       net (fanout=6)        0.652   PC_plus_4<8>
    SLICE_X7Y34.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_315_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.480   IFIDReg1/reset_PC_plus_4[8]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (0.811ns logic, 1.421ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_9_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_9_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.106ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y34.B3       net (fanout=447)      3.872   d1/key_o_temp
    SLICE_X4Y34.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.932ns logic, 4.174ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.DMUX    Topcd                 0.411   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.943   PC_plus_4<9>
    SLICE_X4Y34.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (1.287ns logic, 3.128ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.DMUX    Topad                 0.550   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.943   PC_plus_4<9>
    SLICE_X4Y34.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.426ns logic, 2.270ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.CLK), 9 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.928ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.072ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y34.B3       net (fanout=447)      3.872   d1/key_o_temp
    SLICE_X4Y34.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.698ns logic, 4.374ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.619ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.DMUX    Topcd                 0.411   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.943   PC_plus_4<9>
    SLICE_X4Y34.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.053ns logic, 3.328ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.338ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.DMUX    Topad                 0.550   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.943   PC_plus_4<9>
    SLICE_X4Y34.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (1.192ns logic, 2.470ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_9_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_9_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.SR), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.748ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (0.846ns logic, 0.902ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.832ns logic, 1.035ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_314_o1
    SLICE_X5Y34.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC_plus_4[9]_AND_314_o
    SLICE_X5Y34.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.910ns logic, 0.975ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.778ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      1.778ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.732ns logic, 1.046ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.897ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      1.897ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.718ns logic, 1.179ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X5Y34.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.915ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      1.915ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y34.B5       net (fanout=6)        0.529   PC_plus_4<9>
    SLICE_X4Y34.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_9_C_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_313_o1
    SLICE_X5Y34.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[9]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.796ns logic, 1.119ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_10_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_10_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.462ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        2.486   PC_plus_4<10>
    SLICE_X5Y18.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.674   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (1.337ns logic, 5.125ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y18.D4       net (fanout=447)      4.209   d1/key_o_temp
    SLICE_X5Y18.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.674   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (0.921ns logic, 4.883ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        2.486   PC_plus_4<10>
    SLICE_X5Y18.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.674   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.437ns logic, 4.267ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.741ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        2.486   PC_plus_4<10>
    SLICE_X5Y18.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.632   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.176ns logic, 5.083ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.399ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y18.D4       net (fanout=447)      4.209   d1/key_o_temp
    SLICE_X5Y18.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.632   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (0.760ns logic, 4.841ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.499ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        2.486   PC_plus_4<10>
    SLICE_X5Y18.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.632   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.276ns logic, 4.225ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_10_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_10_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.SR), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.979ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.444   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (0.795ns logic, 2.184ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X12Y40.A1      net (fanout=3)        0.527   PC<10>
    SLICE_X12Y40.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.444   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.683ns logic, 2.415ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_312_o1
    SLICE_X2Y18.SR       net (fanout=2)        0.444   IFIDReg1/reset_PC_plus_4[10]_AND_312_o
    SLICE_X2Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.781ns logic, 2.317ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.865ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      2.865ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.757ns logic, 2.108ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.984ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      2.984ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X12Y40.A1      net (fanout=3)        0.527   PC<10>
    SLICE_X12Y40.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.645ns logic, 2.339ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X2Y18.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.984ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      2.984ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X5Y18.D5       net (fanout=7)        1.444   PC_plus_4<10>
    SLICE_X5Y18.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_C_12
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_311_o1
    SLICE_X2Y18.CLK      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[10]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.743ns logic, 2.241ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_11_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_11_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.018ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        2.072   PC_plus_4<11>
    SLICE_X6Y19.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (1.364ns logic, 4.654ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y19.A5       net (fanout=447)      3.974   d1/key_o_temp
    SLICE_X6Y19.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (0.865ns logic, 4.591ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        2.072   PC_plus_4<11>
    SLICE_X6Y19.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (1.464ns logic, 3.796ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.254ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        2.072   PC_plus_4<11>
    SLICE_X6Y19.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.207ns logic, 4.539ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.816ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.184ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y19.A5       net (fanout=447)      3.974   d1/key_o_temp
    SLICE_X6Y19.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (0.708ns logic, 4.476ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.012ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.988ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        2.072   PC_plus_4<11>
    SLICE_X6Y19.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (1.307ns logic, 3.681ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_11_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_11_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.823ns logic, 1.874ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X12Y40.A1      net (fanout=3)        0.527   PC<10>
    SLICE_X12Y40.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.706ns logic, 2.105ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_310_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[11]_AND_310_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.809ns logic, 2.007ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.618ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.618ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.773ns logic, 1.845ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.732ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.732ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X12Y40.A1      net (fanout=3)        0.527   PC<10>
    SLICE_X12Y40.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.656ns logic, 2.076ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X6Y19.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.737ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.737ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y19.A2       net (fanout=7)        1.248   PC_plus_4<11>
    SLICE_X6Y19.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_309_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[11]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.759ns logic, 1.978ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_12_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_12_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.388ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        2.230   PC_plus_4<12>
    SLICE_X6Y18.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (1.376ns logic, 5.012ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.A4       net (fanout=447)      4.188   d1/key_o_temp
    SLICE_X6Y18.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (0.865ns logic, 5.005ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        2.230   PC_plus_4<12>
    SLICE_X6Y18.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.476ns logic, 4.154ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.CLK), 12 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.089ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        2.230   PC_plus_4<12>
    SLICE_X6Y18.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (1.219ns logic, 4.692ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.607ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.A4       net (fanout=447)      4.188   d1/key_o_temp
    SLICE_X6Y18.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (0.708ns logic, 4.685ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.847ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        2.230   PC_plus_4<12>
    SLICE_X6Y18.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (1.319ns logic, 3.834ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_12_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_12_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.SR), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.817ns logic, 2.051ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.803ns logic, 2.184ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_308_o1
    SLICE_X6Y18.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[12]_AND_308_o
    SLICE_X6Y18.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.881ns logic, 2.124ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.691ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.691ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (0.767ns logic, 1.924ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.810ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.810ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.753ns logic, 2.057ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X6Y18.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.828ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.828ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X12Y38.B4      net (fanout=92)       0.288   PC<3>
    SLICE_X12Y38.COUT    Topcyb                0.259   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X6Y18.A2       net (fanout=7)        1.332   PC_plus_4<12>
    SLICE_X6Y18.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_307_o1
    SLICE_X6Y18.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[12]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.831ns logic, 1.997ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_14_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_14_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.554ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y38.B4       net (fanout=447)      3.894   d1/key_o_temp
    SLICE_X3Y38.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.725   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (0.935ns logic, 4.619ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        1.281   PC_plus_4<14>
    SLICE_X3Y38.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.725   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.427ns logic, 3.974ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        1.281   PC_plus_4<14>
    SLICE_X3Y38.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.725   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.527ns logic, 3.116ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.CLK), 14 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.625ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y38.B4       net (fanout=447)      3.894   d1/key_o_temp
    SLICE_X3Y38.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (0.760ns logic, 4.615ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.778ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.222ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        1.281   PC_plus_4<14>
    SLICE_X3Y38.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      5.222ns (1.252ns logic, 3.970ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.536ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        1.281   PC_plus_4<14>
    SLICE_X3Y38.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.352ns logic, 3.112ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_14_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_14_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.SR), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.836ns logic, 1.472ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X12Y41.A2      net (fanout=3)        0.483   PC<14>
    SLICE_X12Y41.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.692ns logic, 1.658ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X12Y40.D5      net (fanout=3)        0.424   PC<13>
    SLICE_X12Y40.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<13>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_304_o1
    SLICE_X2Y38.SR       net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[14]_AND_304_o
    SLICE_X2Y38.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.756ns logic, 1.600ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.226ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.226ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.789ns logic, 1.437ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.268ns (data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.268ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X12Y41.A2      net (fanout=3)        0.483   PC<14>
    SLICE_X12Y41.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (0.645ns logic, 1.623ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y38.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.274ns (data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.274ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X12Y40.D5      net (fanout=3)        0.424   PC<13>
    SLICE_X12Y40.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<13>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y38.B2       net (fanout=6)        0.810   PC_plus_4<14>
    SLICE_X3Y38.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_303_o1
    SLICE_X2Y38.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[14]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.709ns logic, 1.565ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_15_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_15_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.965ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.958   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.474ns logic, 4.491ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.958   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (1.574ns logic, 3.633ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.958   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.398ns logic, 3.801ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.CLK), 15 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.411ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.335ns logic, 4.254ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.169ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.435ns logic, 3.396ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.177ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.823ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        1.565   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.721   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (1.259ns logic, 3.564ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_15_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_15_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.SR), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.519ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.631   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.677ns logic, 1.842ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.631   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.853ns logic, 1.825ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.715ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X12Y41.A2      net (fanout=3)        0.483   PC<14>
    SLICE_X12Y41.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_302_o1
    SLICE_X4Y39.SR       net (fanout=2)        0.631   IFIDReg1/reset_PC_plus_4[15]_AND_302_o
    SLICE_X4Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.704ns logic, 2.011ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.182ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      2.182ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.641ns logic, 1.541ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.341ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      2.341ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (0.817ns logic, 1.524ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X4Y39.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.378ns (data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X12Y41.A2      net (fanout=3)        0.483   PC<14>
    SLICE_X12Y41.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y39.B4       net (fanout=6)        0.897   PC_plus_4<15>
    SLICE_X5Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_301_o1
    SLICE_X4Y39.CLK      net (fanout=2)        0.330   IFIDReg1/reset_PC_plus_4[15]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.668ns logic, 1.710ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_13_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_13_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.460ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        2.747   PC_plus_4<13>
    SLICE_X2Y16.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.441ns logic, 5.019ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y16.B5       net (fanout=447)      4.718   d1/key_o_temp
    SLICE_X2Y16.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (0.930ns logic, 5.025ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        2.747   PC_plus_4<13>
    SLICE_X2Y16.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (1.541ns logic, 4.161ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.CLK), 13 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.572ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        2.747   PC_plus_4<13>
    SLICE_X2Y16.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (1.219ns logic, 5.209ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.077ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y16.B5       net (fanout=447)      4.718   d1/key_o_temp
    SLICE_X2Y16.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (0.708ns logic, 5.215ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.330ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        2.747   PC_plus_4<13>
    SLICE_X2Y16.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.319ns logic, 4.351ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_13_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_13_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.SR), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X12Y40.D5      net (fanout=3)        0.424   PC<13>
    SLICE_X12Y40.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<13>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.752ns logic, 2.233ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.997ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.892ns logic, 2.105ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_306_o1
    SLICE_X3Y16.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[13]_AND_306_o
    SLICE_X3Y16.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (0.878ns logic, 2.238ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.999ns (data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X12Y40.D5      net (fanout=3)        0.424   PC<13>
    SLICE_X12Y40.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<13>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.632ns logic, 2.367ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.011ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      3.011ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.772ns logic, 2.239ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X3Y16.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.130ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      3.130ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X12Y38.D4      net (fanout=91)       0.348   PC<5>
    SLICE_X12Y38.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y16.B2       net (fanout=7)        1.647   PC_plus_4<13>
    SLICE_X2Y16.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_305_o1
    SLICE_X3Y16.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[13]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.758ns logic, 2.372ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_16_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_16_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.393ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        1.142   PC_plus_4<16>
    SLICE_X3Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.710   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.573ns logic, 3.820ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y39.B5       net (fanout=447)      3.597   d1/key_o_temp
    SLICE_X3Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.710   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (0.986ns logic, 4.307ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        1.142   PC_plus_4<16>
    SLICE_X3Y39.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.710   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (1.673ns logic, 2.962ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.CLK), 16 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.648ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        1.142   PC_plus_4<16>
    SLICE_X3Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.347ns logic, 4.005ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.748ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y39.B5       net (fanout=447)      3.597   d1/key_o_temp
    SLICE_X3Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (0.760ns logic, 4.492ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.406ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        1.142   PC_plus_4<16>
    SLICE_X3Y39.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.447ns logic, 3.147ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_16_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_16_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.SR), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.781ns logic, 1.419ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.826ns logic, 1.450ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_300_o1
    SLICE_X7Y39.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[16]_AND_300_o
    SLICE_X7Y39.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (0.919ns logic, 1.433ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.242ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.242ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.673ns logic, 1.569ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.318ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.318ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.718ns logic, 1.600ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X7Y39.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.394ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.394ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X12Y38.C5      net (fanout=92)       0.215   PC<4>
    SLICE_X12Y38.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X12Y39.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y39.B3       net (fanout=6)        0.713   PC_plus_4<16>
    SLICE_X3Y39.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_299_o1
    SLICE_X7Y39.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC_plus_4[16]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.811ns logic, 1.583ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_17_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_17_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.453ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.CLK), 17 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.547ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        1.290   PC_plus_4<17>
    SLICE_X2Y41.BMUX     Tilo                  0.261   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.900   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.295ns logic, 4.158ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.083ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y41.B4       net (fanout=447)      3.309   d1/key_o_temp
    SLICE_X2Y41.BMUX     Tilo                  0.261   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.900   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (0.708ns logic, 4.209ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.305ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        1.290   PC_plus_4<17>
    SLICE_X2Y41.BMUX     Tilo                  0.261   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.900   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.395ns logic, 3.300ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        1.290   PC_plus_4<17>
    SLICE_X2Y41.B        Tilo                  0.203   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.661   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.430ns logic, 3.919ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y41.B4       net (fanout=447)      3.309   d1/key_o_temp
    SLICE_X2Y41.B        Tilo                  0.203   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.661   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.843ns logic, 3.970ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        1.290   PC_plus_4<17>
    SLICE_X2Y41.B        Tilo                  0.203   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.661   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.530ns logic, 3.061ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_17_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_17_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.SR), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.B        Tilo                  0.156   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.346   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.716ns logic, 1.398ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.139ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.B        Tilo                  0.156   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.346   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.680ns logic, 1.459ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.B        Tilo                  0.156   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_298_o1
    SLICE_X0Y39.SR       net (fanout=2)        0.346   IFIDReg1/reset_PC_plus_4[17]_AND_298_o
    SLICE_X0Y39.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.789ns logic, 1.429ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.279ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.BMUX     Tilo                  0.191   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.559   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (0.668ns logic, 1.611ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.304ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.DMUX    Topdd                 0.243   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.BMUX     Tilo                  0.191   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.559   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.632ns logic, 1.672ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X0Y39.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.383ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.383ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X12Y41.B5      net (fanout=3)        0.314   PC<15>
    SLICE_X12Y41.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y41.B3       net (fanout=6)        0.769   PC_plus_4<17>
    SLICE_X2Y41.BMUX     Tilo                  0.191   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_297_o1
    SLICE_X0Y39.CLK      net (fanout=2)        0.559   IFIDReg1/reset_PC_plus_4[17]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (0.741ns logic, 1.642ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_18_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_18_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.666ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.950   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.554ns logic, 4.112ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.950   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.654ns logic, 3.254ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.950   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.478ns logic, 3.422ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.CLK), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.200ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.328ns logic, 3.472ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.958ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.428ns logic, 2.614ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.966ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       1.191   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.252ns logic, 2.782ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_18_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_18_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.SR), 18 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.506   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.831ns logic, 1.486ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.349ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X12Y42.A1      net (fanout=3)        0.394   PC<18>
    SLICE_X12Y42.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.506   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.753ns logic, 1.596ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_296_o1
    SLICE_X11Y48.SR      net (fanout=2)        0.506   IFIDReg1/reset_PC_plus_4[18]_AND_296_o
    SLICE_X11Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.817ns logic, 1.547ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.870ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      1.870ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.723ns logic, 1.147ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.902ns (data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      1.902ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X12Y42.A1      net (fanout=3)        0.394   PC<18>
    SLICE_X12Y42.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.645ns logic, 1.257ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X11Y48.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.917ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      1.917ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X11Y48.A3      net (fanout=10)       0.696   PC_plus_4<18>
    SLICE_X11Y48.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_295_o1
    SLICE_X11Y48.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC_plus_4[18]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.709ns logic, 1.208ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_19_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_19_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.313ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.581ns logic, 3.732ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (1.681ns logic, 2.874ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.505ns logic, 3.042ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.879ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.359ns logic, 3.762ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.637ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.459ns logic, 2.904ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.645ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        1.293   PC_plus_4<19>
    SLICE_X10Y50.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.498   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.283ns logic, 3.072ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_19_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_19_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.SR), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.020ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        0.748   PC_plus_4<19>
    SLICE_X10Y50.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (0.749ns logic, 1.271ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y50.A4      net (fanout=447)      1.277   d1/key_o_temp
    SLICE_X10Y50.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.545ns logic, 1.536ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        0.748   PC_plus_4<19>
    SLICE_X10Y50.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_294_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[19]_AND_294_o
    SLICE_X11Y49.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.859ns logic, 1.291ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.912ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      1.912ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        0.748   PC_plus_4<19>
    SLICE_X10Y50.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.271   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.629ns logic, 1.283ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.973ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y50.A4      net (fanout=447)      1.277   d1/key_o_temp
    SLICE_X10Y50.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.271   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.425ns logic, 1.548ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X11Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.042ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      2.042ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y50.A1      net (fanout=7)        0.748   PC_plus_4<19>
    SLICE_X10Y50.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_293_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.271   IFIDReg1/reset_PC_plus_4[19]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.739ns logic, 1.303ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_20_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_20_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.009ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.991ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.361ns logic, 3.648ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.749ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (1.461ns logic, 2.790ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.757ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (1.285ns logic, 2.958ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.205   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.545ns logic, 3.453ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.205   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.645ns logic, 2.595ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X12Y40.C1      net (fanout=3)        1.275   PC<12>
    SLICE_X12Y40.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        1.175   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.205   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.469ns logic, 2.763ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_20_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_20_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.SR), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.142   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.764ns logic, 1.064ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.142   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.791ns logic, 1.084ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.D       Tilo                  0.142   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_292_o1
    SLICE_X12Y51.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[20]_AND_292_o
    SLICE_X12Y51.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.777ns logic, 1.145ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.901ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      1.901ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.698ns logic, 1.203ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.948ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      1.948ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.725ns logic, 1.223ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X12Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.995ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      1.995ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X12Y41.D4      net (fanout=3)        0.344   PC<17>
    SLICE_X12Y41.COUT    Topcyd                0.181   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y51.D5      net (fanout=7)        0.638   PC_plus_4<20>
    SLICE_X12Y51.DMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_291_o1
    SLICE_X12Y51.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[20]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.711ns logic, 1.284ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_21_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_21_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.008ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.CLK), 21 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.992ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (1.371ns logic, 3.637ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.656ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.DMUX    Topdd                 0.374   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.043ns logic, 3.301ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.750ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.471ns logic, 2.779ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (1.543ns logic, 3.427ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.DMUX    Topdd                 0.374   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.215ns logic, 3.091ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       1.145   PC_plus_4<21>
    SLICE_X10Y51.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.643ns logic, 2.569ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_21_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_21_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.SR), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y51.B5      net (fanout=447)      1.124   d1/key_o_temp
    SLICE_X10Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.497ns logic, 1.248ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       0.633   PC_plus_4<21>
    SLICE_X10Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.813ns logic, 1.021ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       0.633   PC_plus_4<21>
    SLICE_X10Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_290_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[21]_AND_290_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.810ns logic, 1.041ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.828ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      1.828ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y51.B5      net (fanout=447)      1.124   d1/key_o_temp
    SLICE_X10Y51.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (0.425ns logic, 1.403ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.917ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X12Y42.B4      net (fanout=3)        0.264   PC<19>
    SLICE_X12Y42.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       0.633   PC_plus_4<21>
    SLICE_X10Y51.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.741ns logic, 1.176ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X8Y51.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.934ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      1.934ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X10Y51.B2      net (fanout=10)       0.633   PC_plus_4<21>
    SLICE_X10Y51.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_289_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[21]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.738ns logic, 1.196ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_23_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_23_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 46 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.453ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.CLK), 23 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.547ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.425ns logic, 4.028ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.129ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.179ns logic, 3.692ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.305ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.BMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.525ns logic, 3.170ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.609ns logic, 3.818ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.363ns logic, 3.482ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        1.558   PC_plus_4<23>
    SLICE_X12Y58.B       Tilo                  0.205   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.709ns logic, 2.960ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_23_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_23_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.SR), 23 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.894ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y58.B4      net (fanout=447)      1.297   d1/key_o_temp
    SLICE_X12Y58.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.114   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.483ns logic, 1.411ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.992ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        0.880   PC_plus_4<23>
    SLICE_X12Y58.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.114   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (0.689ns logic, 1.303ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X12Y43.A1      net (fanout=3)        0.395   PC<22>
    SLICE_X12Y43.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<22>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        0.880   PC_plus_4<23>
    SLICE_X12Y58.B       Tilo                  0.142   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_286_o1
    SLICE_X12Y57.SR      net (fanout=2)        0.114   IFIDReg1/reset_PC_plus_4[23]_AND_286_o
    SLICE_X12Y57.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.716ns logic, 1.389ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.983ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y58.B4      net (fanout=447)      1.297   d1/key_o_temp
    SLICE_X12Y58.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.417ns logic, 1.566ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.081ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.BMUX    Topbb                 0.240   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        0.880   PC_plus_4<23>
    SLICE_X12Y58.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.623ns logic, 1.458ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X12Y57.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.194ns (data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      2.194ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X12Y43.A1      net (fanout=3)        0.395   PC<22>
    SLICE_X12Y43.BMUX    Topab                 0.267   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<22>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y58.B5      net (fanout=7)        0.880   PC_plus_4<23>
    SLICE_X12Y58.BMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_23_C_23
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_285_o1
    SLICE_X12Y57.CLK     net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[23]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (0.650ns logic, 1.544ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_24_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_24_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.796ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.669ns logic, 4.127ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.214ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.214ns (1.423ns logic, 3.791ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.038ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (1.769ns logic, 3.269ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.CLK), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.230ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.770ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      5.770ns (1.447ns logic, 4.323ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.812ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (1.201ns logic, 3.987ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.988ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        1.686   PC_plus_4<24>
    SLICE_X10Y59.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.547ns logic, 3.465ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_24_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_24_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.SR), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.B4      net (fanout=447)      1.431   d1/key_o_temp
    SLICE_X10Y59.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.545ns logic, 1.689ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.331ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        0.957   PC_plus_4<24>
    SLICE_X10Y59.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (0.783ns logic, 1.548ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.352ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        0.957   PC_plus_4<24>
    SLICE_X10Y59.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_284_o1
    SLICE_X11Y60.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[24]_AND_284_o
    SLICE_X11Y60.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (0.828ns logic, 1.524ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.254ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.B4      net (fanout=447)      1.431   d1/key_o_temp
    SLICE_X10Y59.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.425ns logic, 1.829ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.351ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.CMUX    Topcc                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        0.957   PC_plus_4<24>
    SLICE_X10Y59.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.663ns logic, 1.688ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X11Y60.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.372ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      2.372ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.CMUX    Topbc                 0.317   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X10Y59.B3      net (fanout=7)        0.957   PC_plus_4<24>
    SLICE_X10Y59.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_24_P_24
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_283_o1
    SLICE_X11Y60.CLK     net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[24]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.708ns logic, 1.664ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_22_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_22_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 44 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.487ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.630ns logic, 3.857ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (1.384ns logic, 3.521ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.730ns logic, 2.999ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.CLK), 22 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.744ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.404ns logic, 3.852ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.326ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.158ns logic, 3.516ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.502ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        1.576   PC_plus_4<22>
    SLICE_X9Y58.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.302   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (1.504ns logic, 2.994ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_22_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_22_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.SR), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y58.D5       net (fanout=447)      1.407   d1/key_o_temp
    SLICE_X9Y58.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.545ns logic, 1.569ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        0.912   PC_plus_4<22>
    SLICE_X9Y58.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.863ns logic, 1.359ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X12Y43.A1      net (fanout=3)        0.395   PC<22>
    SLICE_X12Y43.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<22>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        0.912   PC_plus_4<22>
    SLICE_X9Y58.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_288_o1
    SLICE_X9Y58.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[22]_AND_288_o
    SLICE_X9Y58.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.755ns logic, 1.469ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.003ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y58.D5       net (fanout=447)      1.407   d1/key_o_temp
    SLICE_X9Y58.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.437ns logic, 1.566ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.111ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      2.111ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        0.912   PC_plus_4<22>
    SLICE_X9Y58.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.755ns logic, 1.356ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X9Y58.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.113ns (data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      2.113ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X12Y43.A1      net (fanout=3)        0.395   PC<22>
    SLICE_X12Y43.AMUX    Topaa                 0.244   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<22>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X9Y58.D1       net (fanout=3)        0.912   PC_plus_4<22>
    SLICE_X9Y58.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_287_o1
    SLICE_X9Y58.CLK      net (fanout=2)        0.159   IFIDReg1/reset_PC_plus_4[22]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.647ns logic, 1.466ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_25_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_25_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.195ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.A       Tilo                  0.205   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.671ns logic, 4.524ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.613ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.A       Tilo                  0.205   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (1.425ns logic, 4.188ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.A       Tilo                  0.205   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (1.771ns logic, 3.666ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.CLK), 25 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.354ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.AMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.437ns logic, 4.209ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.936ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.064ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.AMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (1.191ns logic, 3.873ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.112ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.733   PC_plus_4<25>
    SLICE_X12Y59.AMUX    Tilo                  0.251   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.537ns logic, 3.351ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_25_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_25_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.SR), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y59.A4      net (fanout=447)      1.372   d1/key_o_temp
    SLICE_X12Y59.A       Tilo                  0.142   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.531ns logic, 1.795ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.027   PC_plus_4<25>
    SLICE_X12Y59.A       Tilo                  0.142   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (0.776ns logic, 1.783ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.027   PC_plus_4<25>
    SLICE_X12Y59.A       Tilo                  0.142   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_282_o1
    SLICE_X13Y59.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[25]_AND_282_o
    SLICE_X13Y59.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.849ns logic, 1.759ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.090ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y59.A4      net (fanout=447)      1.372   d1/key_o_temp
    SLICE_X12Y59.AMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.417ns logic, 1.673ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.323ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.DMUX    Topcd                 0.279   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.027   PC_plus_4<25>
    SLICE_X12Y59.AMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.662ns logic, 1.661ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X13Y59.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.372ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.372ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X12Y43.B3      net (fanout=3)        0.309   PC<23>
    SLICE_X12Y43.DMUX    Topbd                 0.352   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y59.A2      net (fanout=7)        1.027   PC_plus_4<25>
    SLICE_X12Y59.AMUX    Tilo                  0.183   IFIDReg1/PC_plus_4_n_24_C_24
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_281_o1
    SLICE_X13Y59.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC_plus_4[25]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.735ns logic, 1.637ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_26_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_26_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.572ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.706ns logic, 3.866ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (1.460ns logic, 3.530ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.806ns logic, 3.008ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.CLK), 26 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.469ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.480ns logic, 4.051ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.051ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.949ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (1.234ns logic, 3.715ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.227ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.177   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.578   PC_plus_4<26>
    SLICE_X27Y51.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (1.580ns logic, 3.193ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_26_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_26_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.SR), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y51.B1      net (fanout=447)      0.886   d1/key_o_temp
    SLICE_X27Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.545ns logic, 1.010ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.011   PC_plus_4<26>
    SLICE_X27Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.833ns logic, 1.469ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.011   PC_plus_4<26>
    SLICE_X27Y51.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_280_o1
    SLICE_X29Y51.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[26]_AND_280_o
    SLICE_X29Y51.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.895ns logic, 1.421ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.597ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      1.597ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y51.B1      net (fanout=447)      0.886   d1/key_o_temp
    SLICE_X27Y51.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (0.437ns logic, 1.160ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.344ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      2.344ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.011   PC_plus_4<26>
    SLICE_X27Y51.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (0.725ns logic, 1.619ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X29Y51.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.358ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      2.358ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.AMUX    Tcina                 0.127   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y51.B5      net (fanout=7)        1.011   PC_plus_4<26>
    SLICE_X27Y51.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_279_o1
    SLICE_X29Y51.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC_plus_4[26]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.787ns logic, 1.571ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_27_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_27_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.170ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.733ns logic, 4.437ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (1.487ns logic, 4.101ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.B       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (1.833ns logic, 3.579ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.CLK), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.842ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (1.511ns logic, 4.647ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.424ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.265ns logic, 4.311ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.600ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.260   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        2.149   PC_plus_4<27>
    SLICE_X26Y53.BMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (1.611ns logic, 3.789ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_27_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_27_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.SR), 27 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y53.B4      net (fanout=447)      0.612   d1/key_o_temp
    SLICE_X26Y53.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.545ns logic, 0.736ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        1.346   PC_plus_4<27>
    SLICE_X26Y53.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.861ns logic, 1.804ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.679ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        1.346   PC_plus_4<27>
    SLICE_X26Y53.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_278_o1
    SLICE_X29Y53.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[27]_AND_278_o
    SLICE_X29Y53.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.923ns logic, 1.756ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.316ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y53.B4      net (fanout=447)      0.612   d1/key_o_temp
    SLICE_X26Y53.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.425ns logic, 0.891ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.700ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      2.700ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        1.346   PC_plus_4<27>
    SLICE_X26Y53.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.741ns logic, 1.959ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X29Y53.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.714ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      2.714ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.BMUX    Tcinb                 0.155   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.B5      net (fanout=7)        1.346   PC_plus_4<27>
    SLICE_X26Y53.BMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_277_o1
    SLICE_X29Y53.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC_plus_4[27]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.803ns logic, 1.911ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_28_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_28_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.645ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (1.680ns logic, 4.965ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.434ns logic, 4.629ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.A       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (1.780ns logic, 4.107ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.CLK), 28 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.662ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.338ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.317   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (1.523ns logic, 4.815ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.244ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.317   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (1.277ns logic, 4.479ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.420ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        2.521   PC_plus_4<28>
    SLICE_X26Y53.AMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.317   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.623ns logic, 3.957ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_28_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_28_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.SR), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y53.A5      net (fanout=447)      0.440   d1/key_o_temp
    SLICE_X26Y53.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.475ns logic, 0.698ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        1.569   PC_plus_4<28>
    SLICE_X26Y53.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.785ns logic, 2.161ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        1.569   PC_plus_4<28>
    SLICE_X26Y53.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_276_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_276_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.847ns logic, 2.113ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.992ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      0.992ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y53.A5      net (fanout=447)      0.440   d1/key_o_temp
    SLICE_X26Y53.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.127   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.425ns logic, 0.567ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.765ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      2.765ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        1.569   PC_plus_4<28>
    SLICE_X26Y53.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.127   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.735ns logic, 2.030ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X26Y54.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.779ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      2.779ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CMUX    Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X26Y53.A1      net (fanout=7)        1.569   PC_plus_4<28>
    SLICE_X26Y53.AMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_C_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_275_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.127   IFIDReg1/reset_PC_plus_4[28]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.797ns logic, 1.982ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_29_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_29_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 58 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.680ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.SR), 29 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.D       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        1.229   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (1.801ns logic, 4.879ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.D       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        1.229   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.098ns (1.555ns logic, 4.543ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.922ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.D       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        1.229   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (1.901ns logic, 4.021ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.CLK), 29 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.460ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.575ns logic, 3.965ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.042ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.329ns logic, 3.629ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.218ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.272   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.673   PC_plus_4<29>
    SLICE_X27Y48.DMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.675ns logic, 3.107ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_29_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_29_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.SR), 29 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y48.D5      net (fanout=447)      0.708   d1/key_o_temp
    SLICE_X27Y48.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        0.675   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.545ns logic, 1.383ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.908ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.039   PC_plus_4<29>
    SLICE_X27Y48.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        0.675   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.860ns logic, 2.048ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.039   PC_plus_4<29>
    SLICE_X27Y48.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_274_o1
    SLICE_X27Y48.SR      net (fanout=2)        0.675   IFIDReg1/reset_PC_plus_4[29]_AND_274_o
    SLICE_X27Y48.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.922ns logic, 2.000ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.317ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y48.D5      net (fanout=447)      0.708   d1/key_o_temp
    SLICE_X27Y48.DMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.172   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.437ns logic, 0.880ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.297ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      2.297ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.039   PC_plus_4<29>
    SLICE_X27Y48.DMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.172   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.752ns logic, 1.545ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X27Y48.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.311ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      2.311ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.DMUX    Tcind                 0.154   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X27Y48.D2      net (fanout=7)        1.039   PC_plus_4<29>
    SLICE_X27Y48.DMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_273_o1
    SLICE_X27Y48.CLK     net (fanout=2)        0.172   IFIDReg1/reset_PC_plus_4[29]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.814ns logic, 1.497ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_30_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_30_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.808ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.SR), 30 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.808ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.653   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (1.717ns logic, 4.091ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.226ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.653   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (1.471ns logic, 3.755ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.050ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.A       Tilo                  0.259   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.653   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (1.817ns logic, 3.233ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.CLK), 30 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.487ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X12Y39.C4      net (fanout=64)       1.883   PC<8>
    SLICE_X12Y39.COUT    Topcyc                0.295   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<8>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.519   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.556ns logic, 3.957ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.069ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X12Y42.D4      net (fanout=3)        1.635   PC<21>
    SLICE_X12Y42.COUT    Topcyd                0.260   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.519   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (1.310ns logic, 3.621ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.245ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X12Y39.A2      net (fanout=92)       1.025   PC<6>
    SLICE_X12Y39.COUT    Topcya                0.395   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X12Y40.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X12Y41.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.177   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        1.458   PC_plus_4<30>
    SLICE_X25Y51.AMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.519   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.656ns logic, 3.099ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_30_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_30_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.SR), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y51.A3      net (fanout=447)      0.639   d1/key_o_temp
    SLICE_X25Y51.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.475ns logic, 1.004ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.127   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        0.868   PC_plus_4<30>
    SLICE_X25Y51.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.795ns logic, 1.568ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.377ns (Levels of Logic = 6)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.127   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        0.868   PC_plus_4<30>
    SLICE_X25Y51.A       Tilo                  0.156   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_272_o1
    SLICE_X26Y52.SR      net (fanout=2)        0.365   IFIDReg1/reset_PC_plus_4[30]_AND_272_o
    SLICE_X26Y52.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.857ns logic, 1.520ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.376ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y51.A3      net (fanout=447)      0.639   d1/key_o_temp
    SLICE_X25Y51.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.300   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.437ns logic, 0.939ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.260ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      2.260ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X12Y43.C4      net (fanout=3)        0.333   PC<24>
    SLICE_X12Y43.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.127   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        0.868   PC_plus_4<30>
    SLICE_X25Y51.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.300   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.757ns logic, 1.503ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X26Y52.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.274ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      2.274ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X12Y41.C5      net (fanout=3)        0.283   PC<16>
    SLICE_X12Y41.COUT    Topcyc                0.195   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<16>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X12Y42.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X12Y43.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X12Y44.COUT    Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<29>
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.CIN     net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X12Y45.AMUX    Tcina                 0.127   control1/Ins[31]_INV_9_o2
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X25Y51.A4      net (fanout=7)        0.868   PC_plus_4<30>
    SLICE_X25Y51.AMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_30_C_30
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_271_o1
    SLICE_X26Y52.CLK     net (fanout=2)        0.300   IFIDReg1/reset_PC_plus_4[30]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.819ns logic, 1.455ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_31_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_31_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.074ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X28Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.391   PC<31>
                                                       PC_31
    SLICE_X26Y54.D4      net (fanout=106)      1.526   PC<31>
    SLICE_X26Y54.D       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_206_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.724   IFIDReg1/reset_PC[31]_AND_206_o
    SLICE_X28Y54.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.824ns logic, 2.250ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y54.D2      net (fanout=447)      0.987   d1/key_o_temp
    SLICE_X26Y54.D       Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_206_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.724   IFIDReg1/reset_PC[31]_AND_206_o
    SLICE_X28Y54.CLK     Trck                  0.230   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.591ns (0.880ns logic, 1.711ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.029ns (requirement - data path)
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.391   PC<31>
                                                       PC_31
    SLICE_X26Y54.D4      net (fanout=106)      1.526   PC<31>
    SLICE_X26Y54.DMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_205_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.793   IFIDReg1/reset_PC[31]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.652ns logic, 2.319ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.512ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.488ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y54.D2      net (fanout=447)      0.987   d1/key_o_temp
    SLICE_X26Y54.DMUX    Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_205_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.793   IFIDReg1/reset_PC[31]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (0.708ns logic, 1.780ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_31_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_31_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X28Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y54.D2      net (fanout=447)      0.612   d1/key_o_temp
    SLICE_X26Y54.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_206_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.406   IFIDReg1/reset_PC[31]_AND_206_o
    SLICE_X28Y54.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.497ns logic, 1.018ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.198   PC<31>
                                                       PC_31
    SLICE_X26Y54.D4      net (fanout=106)      0.905   PC<31>
    SLICE_X26Y54.D       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_206_o1
    SLICE_X28Y54.SR      net (fanout=2)        0.406   IFIDReg1/reset_PC[31]_AND_206_o
    SLICE_X28Y54.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.461ns logic, 1.311ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.447ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y54.D2      net (fanout=447)      0.612   d1/key_o_temp
    SLICE_X26Y54.DMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_205_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.410   IFIDReg1/reset_PC[31]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.425ns logic, 1.022ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X28Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.704ns (data path)
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Data Path Delay:      1.704ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.CQ      Tcko                  0.198   PC<31>
                                                       PC_31
    SLICE_X26Y54.D4      net (fanout=106)      0.905   PC<31>
    SLICE_X26Y54.DMUX    Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/reset_PC[31]_AND_205_o1
    SLICE_X28Y54.CLK     net (fanout=2)        0.410   IFIDReg1/reset_PC[31]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.389ns logic, 1.315ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_2_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_2_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.287ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X22Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y9.A5       net (fanout=447)      3.927   d1/key_o_temp
    SLICE_X24Y9.A        Tilo                  0.205   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_264_o1
    SLICE_X22Y9.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[2]_AND_264_o
    SLICE_X22Y9.CLK      Trck                  0.215   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (0.867ns logic, 4.420ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X24Y9.A1       net (fanout=91)       3.018   PC<2>
    SLICE_X24Y9.A        Tilo                  0.205   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_264_o1
    SLICE_X22Y9.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[2]_AND_264_o
    SLICE_X22Y9.CLK      Trck                  0.215   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.828ns logic, 3.511ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X22Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.854ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y9.A5       net (fanout=447)      3.927   d1/key_o_temp
    SLICE_X24Y9.AMUX     Tilo                  0.251   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_263_o1
    SLICE_X22Y9.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC[2]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (0.698ns logic, 4.448ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.802ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.408   PC<5>
                                                       PC_2
    SLICE_X24Y9.A1       net (fanout=91)       3.018   PC<2>
    SLICE_X24Y9.AMUX     Tilo                  0.251   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_263_o1
    SLICE_X22Y9.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC[2]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (0.659ns logic, 3.539ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_2_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_2_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X22Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X24Y9.A1       net (fanout=91)       1.887   PC<2>
    SLICE_X24Y9.A        Tilo                  0.142   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_264_o1
    SLICE_X22Y9.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[2]_AND_264_o
    SLICE_X22Y9.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.427ns logic, 2.156ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y9.A5       net (fanout=447)      2.445   d1/key_o_temp
    SLICE_X24Y9.A        Tilo                  0.142   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_264_o1
    SLICE_X22Y9.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[2]_AND_264_o
    SLICE_X22Y9.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.461ns logic, 2.714ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X22Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.549ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Data Path Delay:      2.549ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.AQ      Tcko                  0.200   PC<5>
                                                       PC_2
    SLICE_X24Y9.A1       net (fanout=91)       1.887   PC<2>
    SLICE_X24Y9.AMUX     Tilo                  0.183   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_263_o1
    SLICE_X22Y9.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC[2]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (0.383ns logic, 2.166ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X22Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.141ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y9.A5       net (fanout=447)      2.445   d1/key_o_temp
    SLICE_X24Y9.AMUX     Tilo                  0.183   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_263_o1
    SLICE_X22Y9.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC[2]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.417ns logic, 2.724ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_3_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_3_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.920ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X20Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y8.B4       net (fanout=447)      4.517   d1/key_o_temp
    SLICE_X21Y8.B        Tilo                  0.259   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_262_o1
    SLICE_X20Y8.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[3]_AND_262_o
    SLICE_X20Y8.CLK      Trck                  0.230   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (0.936ns logic, 4.984ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X21Y8.B5       net (fanout=92)       2.304   PC<3>
    SLICE_X21Y8.B        Tilo                  0.259   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_262_o1
    SLICE_X20Y8.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[3]_AND_262_o
    SLICE_X20Y8.CLK      Trck                  0.230   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.897ns logic, 2.771ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X20Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.254ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y8.B4       net (fanout=447)      4.517   d1/key_o_temp
    SLICE_X21Y8.BMUX     Tilo                  0.313   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_261_o1
    SLICE_X20Y8.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC[3]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (0.760ns logic, 4.986ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.506ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.494ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.408   PC<5>
                                                       PC_3
    SLICE_X21Y8.B5       net (fanout=92)       2.304   PC<3>
    SLICE_X21Y8.BMUX     Tilo                  0.313   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_261_o1
    SLICE_X20Y8.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC[3]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (0.721ns logic, 2.773ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_3_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_3_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X20Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X21Y8.B5       net (fanout=92)       1.392   PC<3>
    SLICE_X21Y8.B        Tilo                  0.156   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_262_o1
    SLICE_X20Y8.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[3]_AND_262_o
    SLICE_X20Y8.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.463ns logic, 1.650ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y8.B4       net (fanout=447)      2.753   d1/key_o_temp
    SLICE_X21Y8.B        Tilo                  0.156   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_262_o1
    SLICE_X20Y8.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[3]_AND_262_o
    SLICE_X20Y8.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.497ns logic, 3.011ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X20Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.083ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.200   PC<5>
                                                       PC_3
    SLICE_X21Y8.B5       net (fanout=92)       1.392   PC<3>
    SLICE_X21Y8.BMUX     Tilo                  0.203   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_261_o1
    SLICE_X20Y8.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[3]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.403ns logic, 1.680ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X20Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.478ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X21Y8.B4       net (fanout=447)      2.753   d1/key_o_temp
    SLICE_X21Y8.BMUX     Tilo                  0.203   IFIDReg1/PC_n_3_P_3
                                                       IFIDReg1/reset_PC[3]_AND_261_o1
    SLICE_X20Y8.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[3]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.437ns logic, 3.041ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_4_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_4_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.652ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X24Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y8.A4       net (fanout=447)      4.158   d1/key_o_temp
    SLICE_X24Y8.A        Tilo                  0.205   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_260_o1
    SLICE_X24Y8.SR       net (fanout=2)        0.612   IFIDReg1/reset_PC[4]_AND_260_o
    SLICE_X24Y8.CLK      Trck                  0.230   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (0.882ns logic, 4.770ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.408   PC<5>
                                                       PC_4
    SLICE_X24Y8.A5       net (fanout=92)       2.923   PC<4>
    SLICE_X24Y8.A        Tilo                  0.205   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_260_o1
    SLICE_X24Y8.SR       net (fanout=2)        0.612   IFIDReg1/reset_PC[4]_AND_260_o
    SLICE_X24Y8.CLK      Trck                  0.230   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (0.843ns logic, 3.535ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X24Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.639ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y8.A4       net (fanout=447)      4.158   d1/key_o_temp
    SLICE_X24Y8.AMUX     Tilo                  0.251   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_259_o1
    SLICE_X24Y8.CLK      net (fanout=2)        0.505   IFIDReg1/reset_PC[4]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (0.698ns logic, 4.663ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.913ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.408   PC<5>
                                                       PC_4
    SLICE_X24Y8.A5       net (fanout=92)       2.923   PC<4>
    SLICE_X24Y8.AMUX     Tilo                  0.251   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_259_o1
    SLICE_X24Y8.CLK      net (fanout=2)        0.505   IFIDReg1/reset_PC[4]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.659ns logic, 3.428ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_4_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_4_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X24Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X24Y8.A5       net (fanout=92)       1.808   PC<4>
    SLICE_X24Y8.A        Tilo                  0.142   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_260_o1
    SLICE_X24Y8.SR       net (fanout=2)        0.325   IFIDReg1/reset_PC[4]_AND_260_o
    SLICE_X24Y8.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.449ns logic, 2.133ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y8.A4       net (fanout=447)      2.593   d1/key_o_temp
    SLICE_X24Y8.A        Tilo                  0.142   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_260_o1
    SLICE_X24Y8.SR       net (fanout=2)        0.325   IFIDReg1/reset_PC[4]_AND_260_o
    SLICE_X24Y8.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.483ns logic, 2.918ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X24Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.495ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Data Path Delay:      2.495ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.CQ      Tcko                  0.200   PC<5>
                                                       PC_4
    SLICE_X24Y8.A5       net (fanout=92)       1.808   PC<4>
    SLICE_X24Y8.AMUX     Tilo                  0.183   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_259_o1
    SLICE_X24Y8.CLK      net (fanout=2)        0.304   IFIDReg1/reset_PC[4]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (0.383ns logic, 2.112ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X24Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.314ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Data Path Delay:      3.314ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X24Y8.A4       net (fanout=447)      2.593   d1/key_o_temp
    SLICE_X24Y8.AMUX     Tilo                  0.183   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_259_o1
    SLICE_X24Y8.CLK      net (fanout=2)        0.304   IFIDReg1/reset_PC[4]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.417ns logic, 2.897ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_5_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_5_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.993ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X24Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y7.D2       net (fanout=447)      4.620   d1/key_o_temp
    SLICE_X22Y7.D        Tilo                  0.203   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_258_o1
    SLICE_X24Y7.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[5]_AND_258_o
    SLICE_X24Y7.CLK      Trck                  0.230   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (0.880ns logic, 5.113ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.408   PC<5>
                                                       PC_5
    SLICE_X22Y7.D3       net (fanout=91)       3.495   PC<5>
    SLICE_X22Y7.D        Tilo                  0.203   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_258_o1
    SLICE_X24Y7.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[5]_AND_258_o
    SLICE_X24Y7.CLK      Trck                  0.230   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (0.841ns logic, 3.988ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X24Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.151ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.849ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y7.D2       net (fanout=447)      4.620   d1/key_o_temp
    SLICE_X22Y7.DMUX     Tilo                  0.261   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_257_o1
    SLICE_X24Y7.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC[5]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      5.849ns (0.708ns logic, 5.141ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.315ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.408   PC<5>
                                                       PC_5
    SLICE_X22Y7.D3       net (fanout=91)       3.495   PC<5>
    SLICE_X22Y7.DMUX     Tilo                  0.261   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_257_o1
    SLICE_X24Y7.CLK      net (fanout=2)        0.521   IFIDReg1/reset_PC[5]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (0.669ns logic, 4.016ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_5_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_5_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X24Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X22Y7.D3       net (fanout=91)       2.188   PC<5>
    SLICE_X22Y7.D        Tilo                  0.156   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_258_o1
    SLICE_X24Y7.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[5]_AND_258_o
    SLICE_X24Y7.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.463ns logic, 2.457ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_257_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y7.D2       net (fanout=447)      2.925   d1/key_o_temp
    SLICE_X22Y7.D        Tilo                  0.156   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_258_o1
    SLICE_X24Y7.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[5]_AND_258_o
    SLICE_X24Y7.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (0.497ns logic, 3.194ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X24Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.858ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   PC<5>
                                                       PC_5
    SLICE_X22Y7.D3       net (fanout=91)       2.188   PC<5>
    SLICE_X22Y7.DMUX     Tilo                  0.191   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_257_o1
    SLICE_X24Y7.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC[5]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.391ns logic, 2.467ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X24Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.629ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X22Y7.D2       net (fanout=447)      2.925   d1/key_o_temp
    SLICE_X22Y7.DMUX     Tilo                  0.191   IFIDReg1/PC_n_5_P_5
                                                       IFIDReg1/reset_PC[5]_AND_257_o1
    SLICE_X24Y7.CLK      net (fanout=2)        0.279   IFIDReg1/reset_PC[5]_AND_257_o
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (0.425ns logic, 3.204ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_6_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_6_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.238ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X26Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.762ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y12.B4      net (fanout=447)      4.007   d1/key_o_temp
    SLICE_X27Y12.BMUX    Tilo                  0.313   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_255_o1
    SLICE_X26Y11.CLK     net (fanout=2)        0.471   IFIDReg1/reset_PC[6]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (0.760ns logic, 4.478ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.481ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X27Y12.B5      net (fanout=92)       3.344   PC<6>
    SLICE_X27Y12.BMUX    Tilo                  0.313   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_255_o1
    SLICE_X26Y11.CLK     net (fanout=2)        0.471   IFIDReg1/reset_PC[6]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.704ns logic, 3.815ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X26Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y12.B4      net (fanout=447)      4.007   d1/key_o_temp
    SLICE_X27Y12.B       Tilo                  0.259   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_256_o1
    SLICE_X26Y11.SR      net (fanout=2)        0.288   IFIDReg1/reset_PC[6]_AND_256_o
    SLICE_X26Y11.CLK     Trck                  0.215   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (0.921ns logic, 4.295ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X27Y12.B5      net (fanout=92)       3.344   PC<6>
    SLICE_X27Y12.B       Tilo                  0.259   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_256_o1
    SLICE_X26Y11.SR      net (fanout=2)        0.288   IFIDReg1/reset_PC[6]_AND_256_o
    SLICE_X26Y11.CLK     Trck                  0.215   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (0.865ns logic, 3.632ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_6_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_6_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X26Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X27Y12.B5      net (fanout=92)       2.132   PC<6>
    SLICE_X27Y12.B       Tilo                  0.156   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_256_o1
    SLICE_X26Y11.SR      net (fanout=2)        0.116   IFIDReg1/reset_PC[6]_AND_256_o
    SLICE_X26Y11.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.439ns logic, 2.248ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.026ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_255_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y12.B4      net (fanout=447)      2.435   d1/key_o_temp
    SLICE_X27Y12.B       Tilo                  0.156   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_256_o1
    SLICE_X26Y11.SR      net (fanout=2)        0.116   IFIDReg1/reset_PC[6]_AND_256_o
    SLICE_X26Y11.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.475ns logic, 2.551ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X26Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.797ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X27Y12.B5      net (fanout=92)       2.132   PC<6>
    SLICE_X27Y12.BMUX    Tilo                  0.203   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_255_o1
    SLICE_X26Y11.CLK     net (fanout=2)        0.264   IFIDReg1/reset_PC[6]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.401ns logic, 2.396ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X26Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.136ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Data Path Delay:      3.136ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y12.B4      net (fanout=447)      2.435   d1/key_o_temp
    SLICE_X27Y12.BMUX    Tilo                  0.203   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_255_o1
    SLICE_X26Y11.CLK     net (fanout=2)        0.264   IFIDReg1/reset_PC[6]_AND_255_o
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.437ns logic, 2.699ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_7_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_7_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.730ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X27Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y14.B5      net (fanout=447)      3.493   d1/key_o_temp
    SLICE_X26Y14.B       Tilo                  0.203   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_254_o1
    SLICE_X27Y14.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC[7]_AND_254_o
    SLICE_X27Y14.CLK     Trck                  0.280   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (0.930ns logic, 3.800ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.391   PC<9>
                                                       PC_7
    SLICE_X26Y14.B4      net (fanout=92)       3.068   PC<7>
    SLICE_X26Y14.B       Tilo                  0.203   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_254_o1
    SLICE_X27Y14.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC[7]_AND_254_o
    SLICE_X27Y14.CLK     Trck                  0.280   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (0.874ns logic, 3.375ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X27Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.302ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y14.B5      net (fanout=447)      3.493   d1/key_o_temp
    SLICE_X26Y14.BMUX    Tilo                  0.261   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_253_o1
    SLICE_X27Y14.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[7]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.708ns logic, 3.990ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.783ns (requirement - data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.391   PC<9>
                                                       PC_7
    SLICE_X26Y14.B4      net (fanout=92)       3.068   PC<7>
    SLICE_X26Y14.BMUX    Tilo                  0.261   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_253_o1
    SLICE_X27Y14.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[7]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.652ns logic, 3.565ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_7_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_7_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X27Y14.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.595ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.198   PC<9>
                                                       PC_7
    SLICE_X26Y14.B4      net (fanout=92)       1.924   PC<7>
    SLICE_X26Y14.B       Tilo                  0.156   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_254_o1
    SLICE_X27Y14.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC[7]_AND_254_o
    SLICE_X27Y14.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.509ns logic, 2.086ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_253_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y14.B5      net (fanout=447)      2.176   d1/key_o_temp
    SLICE_X26Y14.B       Tilo                  0.156   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_254_o1
    SLICE_X27Y14.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC[7]_AND_254_o
    SLICE_X27Y14.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.545ns logic, 2.338ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X27Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.609ns (data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.198   PC<9>
                                                       PC_7
    SLICE_X26Y14.B4      net (fanout=92)       1.924   PC<7>
    SLICE_X26Y14.BMUX    Tilo                  0.191   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_253_o1
    SLICE_X27Y14.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[7]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.389ns logic, 2.220ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X27Y14.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.897ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Data Path Delay:      2.897ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y14.B5      net (fanout=447)      2.176   d1/key_o_temp
    SLICE_X26Y14.BMUX    Tilo                  0.191   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_253_o1
    SLICE_X27Y14.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[7]_AND_253_o
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.425ns logic, 2.472ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_8_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_8_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.485ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X28Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X29Y11.B3      net (fanout=64)       4.921   PC<8>
    SLICE_X29Y11.B       Tilo                  0.259   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_252_o1
    SLICE_X28Y11.SR      net (fanout=2)        0.684   IFIDReg1/reset_PC[8]_AND_252_o
    SLICE_X28Y11.CLK     Trck                  0.230   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.485ns (0.880ns logic, 5.605ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X29Y11.B5      net (fanout=447)      3.699   d1/key_o_temp
    SLICE_X29Y11.B       Tilo                  0.259   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_252_o1
    SLICE_X28Y11.SR      net (fanout=2)        0.684   IFIDReg1/reset_PC[8]_AND_252_o
    SLICE_X28Y11.CLK     Trck                  0.230   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (0.936ns logic, 4.383ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X28Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.906ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X29Y11.B3      net (fanout=64)       4.921   PC<8>
    SLICE_X29Y11.BMUX    Tilo                  0.313   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_251_o1
    SLICE_X28Y11.CLK     net (fanout=2)        0.469   IFIDReg1/reset_PC[8]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (0.704ns logic, 5.390ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.072ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.928ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X29Y11.B5      net (fanout=447)      3.699   d1/key_o_temp
    SLICE_X29Y11.BMUX    Tilo                  0.313   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_251_o1
    SLICE_X28Y11.CLK     net (fanout=2)        0.469   IFIDReg1/reset_PC[8]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (0.760ns logic, 4.168ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_8_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_8_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X28Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X29Y11.B5      net (fanout=447)      2.297   d1/key_o_temp
    SLICE_X29Y11.B       Tilo                  0.156   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_252_o1
    SLICE_X28Y11.SR      net (fanout=2)        0.357   IFIDReg1/reset_PC[8]_AND_252_o
    SLICE_X28Y11.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.497ns logic, 2.654ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.198   PC<9>
                                                       PC_8
    SLICE_X29Y11.B3      net (fanout=64)       3.114   PC<8>
    SLICE_X29Y11.B       Tilo                  0.156   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_252_o1
    SLICE_X28Y11.SR      net (fanout=2)        0.357   IFIDReg1/reset_PC[8]_AND_252_o
    SLICE_X28Y11.CLK     Tremck      (-Th)    -0.107   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.461ns logic, 3.471ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X28Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.022ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X29Y11.B5      net (fanout=447)      2.297   d1/key_o_temp
    SLICE_X29Y11.BMUX    Tilo                  0.203   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_251_o1
    SLICE_X28Y11.CLK     net (fanout=2)        0.288   IFIDReg1/reset_PC[8]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (0.437ns logic, 2.585ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X28Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.803ns (data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Data Path Delay:      3.803ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.CQ      Tcko                  0.198   PC<9>
                                                       PC_8
    SLICE_X29Y11.B3      net (fanout=64)       3.114   PC<8>
    SLICE_X29Y11.BMUX    Tilo                  0.203   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_251_o1
    SLICE_X28Y11.CLK     net (fanout=2)        0.288   IFIDReg1/reset_PC[8]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.401ns logic, 3.402ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_9_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_9_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.475ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X26Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y9.B4       net (fanout=447)      4.033   d1/key_o_temp
    SLICE_X27Y9.B        Tilo                  0.259   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_250_o1
    SLICE_X26Y10.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[9]_AND_250_o
    SLICE_X26Y10.CLK     Trck                  0.215   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.475ns (0.921ns logic, 4.554ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.391   PC<9>
                                                       PC_9
    SLICE_X27Y9.B2       net (fanout=35)       3.334   PC<9>
    SLICE_X27Y9.B        Tilo                  0.259   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_250_o1
    SLICE_X26Y10.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[9]_AND_250_o
    SLICE_X26Y10.CLK     Trck                  0.215   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (0.865ns logic, 3.855ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X26Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.569ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.431ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y9.B4       net (fanout=447)      4.033   d1/key_o_temp
    SLICE_X27Y9.BMUX     Tilo                  0.313   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_249_o1
    SLICE_X26Y10.CLK     net (fanout=2)        0.638   IFIDReg1/reset_PC[9]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      5.431ns (0.760ns logic, 4.671ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.324ns (requirement - data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.391   PC<9>
                                                       PC_9
    SLICE_X27Y9.B2       net (fanout=35)       3.334   PC<9>
    SLICE_X27Y9.BMUX     Tilo                  0.313   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_249_o1
    SLICE_X26Y10.CLK     net (fanout=2)        0.638   IFIDReg1/reset_PC[9]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (0.704ns logic, 3.972ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_9_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_9_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X26Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X27Y9.B2       net (fanout=35)       2.003   PC<9>
    SLICE_X27Y9.B        Tilo                  0.156   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_250_o1
    SLICE_X26Y10.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[9]_AND_250_o
    SLICE_X26Y10.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.439ns logic, 2.261ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y9.B4       net (fanout=447)      2.456   d1/key_o_temp
    SLICE_X27Y9.B        Tilo                  0.156   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_250_o1
    SLICE_X26Y10.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[9]_AND_250_o
    SLICE_X26Y10.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.475ns logic, 2.714ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X26Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.797ns (data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.DQ      Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X27Y9.B2       net (fanout=35)       2.003   PC<9>
    SLICE_X27Y9.BMUX     Tilo                  0.203   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_249_o1
    SLICE_X26Y10.CLK     net (fanout=2)        0.393   IFIDReg1/reset_PC[9]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.401ns logic, 2.396ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X26Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.286ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y9.B4       net (fanout=447)      2.456   d1/key_o_temp
    SLICE_X27Y9.BMUX     Tilo                  0.203   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_249_o1
    SLICE_X26Y10.CLK     net (fanout=2)        0.393   IFIDReg1/reset_PC[9]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (0.437ns logic, 2.849ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_10_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_10_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.372ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X8Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.628ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y26.B4       net (fanout=447)      3.710   d1/key_o_temp
    SLICE_X8Y26.BMUX     Tilo                  0.251   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_247_o1
    SLICE_X8Y25.CLK      net (fanout=2)        0.964   IFIDReg1/reset_PC[10]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.698ns logic, 4.674ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.754ns (requirement - data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.391   PC<10>
                                                       PC_10
    SLICE_X8Y26.B3       net (fanout=3)        1.640   PC<10>
    SLICE_X8Y26.BMUX     Tilo                  0.251   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_247_o1
    SLICE_X8Y25.CLK      net (fanout=2)        0.964   IFIDReg1/reset_PC[10]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.642ns logic, 2.604ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X8Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y26.B4       net (fanout=447)      3.710   d1/key_o_temp
    SLICE_X8Y26.B        Tilo                  0.205   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_248_o1
    SLICE_X8Y25.SR       net (fanout=2)        0.288   IFIDReg1/reset_PC[10]_AND_248_o
    SLICE_X8Y25.CLK      Trck                  0.230   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (0.882ns logic, 3.998ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.391   PC<10>
                                                       PC_10
    SLICE_X8Y26.B3       net (fanout=3)        1.640   PC<10>
    SLICE_X8Y26.B        Tilo                  0.205   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_248_o1
    SLICE_X8Y25.SR       net (fanout=2)        0.288   IFIDReg1/reset_PC[10]_AND_248_o
    SLICE_X8Y25.CLK      Trck                  0.230   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.826ns logic, 1.928ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_10_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_10_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X8Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X8Y26.B3       net (fanout=3)        0.965   PC<10>
    SLICE_X8Y26.B        Tilo                  0.142   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_248_o1
    SLICE_X8Y25.SR       net (fanout=2)        0.116   IFIDReg1/reset_PC[10]_AND_248_o
    SLICE_X8Y25.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.447ns logic, 1.081ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y26.B4       net (fanout=447)      2.330   d1/key_o_temp
    SLICE_X8Y26.B        Tilo                  0.142   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_248_o1
    SLICE_X8Y25.SR       net (fanout=2)        0.116   IFIDReg1/reset_PC[10]_AND_248_o
    SLICE_X8Y25.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (0.483ns logic, 2.446ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X8Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.868ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.DQ      Tcko                  0.198   PC<10>
                                                       PC_10
    SLICE_X8Y26.B3       net (fanout=3)        0.965   PC<10>
    SLICE_X8Y26.BMUX     Tilo                  0.183   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_247_o1
    SLICE_X8Y25.CLK      net (fanout=2)        0.522   IFIDReg1/reset_PC[10]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.381ns logic, 1.487ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X8Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.269ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y26.B4       net (fanout=447)      2.330   d1/key_o_temp
    SLICE_X8Y26.BMUX     Tilo                  0.183   IFIDReg1/PC_n_10_P_10
                                                       IFIDReg1/reset_PC[10]_AND_247_o1
    SLICE_X8Y25.CLK      net (fanout=2)        0.522   IFIDReg1/reset_PC[10]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.417ns logic, 2.852ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_11_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_11_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.259ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X4Y23.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y23.A4       net (fanout=447)      3.803   d1/key_o_temp
    SLICE_X7Y23.A        Tilo                  0.259   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_246_o1
    SLICE_X4Y23.SR       net (fanout=2)        0.520   IFIDReg1/reset_PC[11]_AND_246_o
    SLICE_X4Y23.CLK      Trck                  0.230   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (0.936ns logic, 4.323ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   PC<12>
                                                       PC_11
    SLICE_X7Y23.A3       net (fanout=3)        1.923   PC<11>
    SLICE_X7Y23.A        Tilo                  0.259   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_246_o1
    SLICE_X4Y23.SR       net (fanout=2)        0.520   IFIDReg1/reset_PC[11]_AND_246_o
    SLICE_X4Y23.CLK      Trck                  0.230   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (0.880ns logic, 2.443ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X4Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.941ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y23.A4       net (fanout=447)      3.803   d1/key_o_temp
    SLICE_X7Y23.AMUX     Tilo                  0.313   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_245_o1
    SLICE_X4Y23.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC[11]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (0.760ns logic, 4.299ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.877ns (requirement - data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.391   PC<12>
                                                       PC_11
    SLICE_X7Y23.A3       net (fanout=3)        1.923   PC<11>
    SLICE_X7Y23.AMUX     Tilo                  0.313   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_245_o1
    SLICE_X4Y23.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC[11]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.704ns logic, 2.419ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_11_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_11_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X4Y23.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   PC<12>
                                                       PC_11
    SLICE_X7Y23.A3       net (fanout=3)        1.177   PC<11>
    SLICE_X7Y23.A        Tilo                  0.156   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_246_o1
    SLICE_X4Y23.SR       net (fanout=2)        0.296   IFIDReg1/reset_PC[11]_AND_246_o
    SLICE_X4Y23.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.461ns logic, 1.473ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y23.A4       net (fanout=447)      2.394   d1/key_o_temp
    SLICE_X7Y23.A        Tilo                  0.156   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_246_o1
    SLICE_X4Y23.SR       net (fanout=2)        0.296   IFIDReg1/reset_PC[11]_AND_246_o
    SLICE_X4Y23.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.497ns logic, 2.690ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X4Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.852ns (data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.198   PC<12>
                                                       PC_11
    SLICE_X7Y23.A3       net (fanout=3)        1.177   PC<11>
    SLICE_X7Y23.AMUX     Tilo                  0.203   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_245_o1
    SLICE_X4Y23.CLK      net (fanout=2)        0.274   IFIDReg1/reset_PC[11]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.401ns logic, 1.451ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X4Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.105ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y23.A4       net (fanout=447)      2.394   d1/key_o_temp
    SLICE_X7Y23.AMUX     Tilo                  0.203   IFIDReg1/PC_n_11_C_11
                                                       IFIDReg1/reset_PC[11]_AND_245_o1
    SLICE_X4Y23.CLK      net (fanout=2)        0.274   IFIDReg1/reset_PC[11]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.437ns logic, 2.668ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_12_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_12_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.162ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X7Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y24.B5       net (fanout=447)      3.862   d1/key_o_temp
    SLICE_X5Y24.B        Tilo                  0.259   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_244_o1
    SLICE_X7Y24.SR       net (fanout=2)        0.314   IFIDReg1/reset_PC[12]_AND_244_o
    SLICE_X7Y24.CLK      Trck                  0.280   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (0.986ns logic, 4.176ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X5Y24.B4       net (fanout=3)        1.884   PC<12>
    SLICE_X5Y24.B        Tilo                  0.259   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_244_o1
    SLICE_X7Y24.SR       net (fanout=2)        0.314   IFIDReg1/reset_PC[12]_AND_244_o
    SLICE_X7Y24.CLK      Trck                  0.280   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.930ns logic, 2.198ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X7Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.882ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y24.B5       net (fanout=447)      3.862   d1/key_o_temp
    SLICE_X5Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_243_o1
    SLICE_X7Y24.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC[12]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.760ns logic, 4.358ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.916ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.391   PC<12>
                                                       PC_12
    SLICE_X5Y24.B4       net (fanout=3)        1.884   PC<12>
    SLICE_X5Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_243_o1
    SLICE_X7Y24.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC[12]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.704ns logic, 2.380ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_12_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_12_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X7Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.198   PC<12>
                                                       PC_12
    SLICE_X5Y24.B4       net (fanout=3)        1.083   PC<12>
    SLICE_X5Y24.B        Tilo                  0.156   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_244_o1
    SLICE_X7Y24.SR       net (fanout=2)        0.127   IFIDReg1/reset_PC[12]_AND_244_o
    SLICE_X7Y24.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.509ns logic, 1.210ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y24.B5       net (fanout=447)      2.471   d1/key_o_temp
    SLICE_X5Y24.B        Tilo                  0.156   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_244_o1
    SLICE_X7Y24.SR       net (fanout=2)        0.127   IFIDReg1/reset_PC[12]_AND_244_o
    SLICE_X7Y24.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.545ns logic, 2.598ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X7Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.758ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Data Path Delay:      1.758ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.198   PC<12>
                                                       PC_12
    SLICE_X5Y24.B4       net (fanout=3)        1.083   PC<12>
    SLICE_X5Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_243_o1
    SLICE_X7Y24.CLK      net (fanout=2)        0.274   IFIDReg1/reset_PC[12]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.401ns logic, 1.357ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X7Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.182ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Data Path Delay:      3.182ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y24.B5       net (fanout=447)      2.471   d1/key_o_temp
    SLICE_X5Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_243_o1
    SLICE_X7Y24.CLK      net (fanout=2)        0.274   IFIDReg1/reset_PC[12]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.437ns logic, 2.745ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_13_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_13_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.883ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X9Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y26.B5       net (fanout=447)      3.347   d1/key_o_temp
    SLICE_X7Y26.B        Tilo                  0.259   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_242_o1
    SLICE_X9Y26.SR       net (fanout=2)        0.550   IFIDReg1/reset_PC[13]_AND_242_o
    SLICE_X9Y26.CLK      Trck                  0.280   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (0.986ns logic, 3.897ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.391   PC<12>
                                                       PC_13
    SLICE_X7Y26.B4       net (fanout=3)        1.528   PC<13>
    SLICE_X7Y26.B        Tilo                  0.259   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_242_o1
    SLICE_X9Y26.SR       net (fanout=2)        0.550   IFIDReg1/reset_PC[13]_AND_242_o
    SLICE_X9Y26.CLK      Trck                  0.280   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.930ns logic, 2.078ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X9Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.358ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y26.B5       net (fanout=447)      3.347   d1/key_o_temp
    SLICE_X7Y26.BMUX     Tilo                  0.313   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_241_o1
    SLICE_X9Y26.CLK      net (fanout=2)        0.535   IFIDReg1/reset_PC[13]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (0.760ns logic, 3.882ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.233ns (requirement - data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.391   PC<12>
                                                       PC_13
    SLICE_X7Y26.B4       net (fanout=3)        1.528   PC<13>
    SLICE_X7Y26.BMUX     Tilo                  0.313   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_241_o1
    SLICE_X9Y26.CLK      net (fanout=2)        0.535   IFIDReg1/reset_PC[13]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.704ns logic, 2.063ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_13_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_13_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X9Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X7Y26.B4       net (fanout=3)        0.878   PC<13>
    SLICE_X7Y26.B        Tilo                  0.156   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_242_o1
    SLICE_X9Y26.SR       net (fanout=2)        0.320   IFIDReg1/reset_PC[13]_AND_242_o
    SLICE_X9Y26.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.509ns logic, 1.198ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y26.B5       net (fanout=447)      2.163   d1/key_o_temp
    SLICE_X7Y26.B        Tilo                  0.156   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_242_o1
    SLICE_X9Y26.SR       net (fanout=2)        0.320   IFIDReg1/reset_PC[13]_AND_242_o
    SLICE_X9Y26.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (0.545ns logic, 2.483ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X9Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.550ns (data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.198   PC<12>
                                                       PC_13
    SLICE_X7Y26.B4       net (fanout=3)        0.878   PC<13>
    SLICE_X7Y26.BMUX     Tilo                  0.203   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_241_o1
    SLICE_X9Y26.CLK      net (fanout=2)        0.271   IFIDReg1/reset_PC[13]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.401ns logic, 1.149ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X9Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.871ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y26.B5       net (fanout=447)      2.163   d1/key_o_temp
    SLICE_X7Y26.BMUX     Tilo                  0.203   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_241_o1
    SLICE_X9Y26.CLK      net (fanout=2)        0.271   IFIDReg1/reset_PC[13]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.437ns logic, 2.434ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_14_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_14_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.265ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X4Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y41.B5       net (fanout=447)      2.862   d1/key_o_temp
    SLICE_X5Y41.B        Tilo                  0.259   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_240_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[14]_AND_240_o
    SLICE_X4Y41.CLK      Trck                  0.230   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.936ns logic, 3.329ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.391   PC<16>
                                                       PC_14
    SLICE_X5Y41.B3       net (fanout=3)        1.437   PC<14>
    SLICE_X5Y41.B        Tilo                  0.259   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_240_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[14]_AND_240_o
    SLICE_X4Y41.CLK      Trck                  0.230   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.880ns logic, 1.904ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.903ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y41.B5       net (fanout=447)      2.862   d1/key_o_temp
    SLICE_X5Y41.BMUX     Tilo                  0.313   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_239_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.475   IFIDReg1/reset_PC[14]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.760ns logic, 3.337ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.384ns (requirement - data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.391   PC<16>
                                                       PC_14
    SLICE_X5Y41.B3       net (fanout=3)        1.437   PC<14>
    SLICE_X5Y41.BMUX     Tilo                  0.313   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_239_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.475   IFIDReg1/reset_PC[14]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.704ns logic, 1.912ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_14_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_14_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X4Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X5Y41.B3       net (fanout=3)        0.830   PC<14>
    SLICE_X5Y41.B        Tilo                  0.156   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_240_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[14]_AND_240_o
    SLICE_X4Y41.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.461ns logic, 1.088ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y41.B5       net (fanout=447)      1.868   d1/key_o_temp
    SLICE_X5Y41.B        Tilo                  0.156   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_240_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[14]_AND_240_o
    SLICE_X4Y41.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.497ns logic, 2.126ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.525ns (data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Data Path Delay:      1.525ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.198   PC<16>
                                                       PC_14
    SLICE_X5Y41.B3       net (fanout=3)        0.830   PC<14>
    SLICE_X5Y41.BMUX     Tilo                  0.203   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_239_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.294   IFIDReg1/reset_PC[14]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.401ns logic, 1.124ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.599ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y41.B5       net (fanout=447)      1.868   d1/key_o_temp
    SLICE_X5Y41.BMUX     Tilo                  0.203   IFIDReg1/reset_PC[14]_AND_240_o
                                                       IFIDReg1/reset_PC[14]_AND_239_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.294   IFIDReg1/reset_PC[14]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.437ns logic, 2.162ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_15_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_15_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.994ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X5Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y42.A3       net (fanout=447)      2.924   d1/key_o_temp
    SLICE_X5Y42.A        Tilo                  0.259   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_238_o1
    SLICE_X5Y42.SR       net (fanout=2)        1.084   IFIDReg1/reset_PC[15]_AND_238_o
    SLICE_X5Y42.CLK      Trck                  0.280   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.994ns (0.986ns logic, 4.008ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.391   PC<16>
                                                       PC_15
    SLICE_X5Y42.A4       net (fanout=3)        1.433   PC<15>
    SLICE_X5Y42.A        Tilo                  0.259   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_238_o1
    SLICE_X5Y42.SR       net (fanout=2)        1.084   IFIDReg1/reset_PC[15]_AND_238_o
    SLICE_X5Y42.CLK      Trck                  0.280   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (0.930ns logic, 2.517ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X5Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.006ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y42.A3       net (fanout=447)      2.924   d1/key_o_temp
    SLICE_X5Y42.AMUX     Tilo                  0.313   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_237_o1
    SLICE_X5Y42.CLK      net (fanout=2)        0.310   IFIDReg1/reset_PC[15]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.760ns logic, 3.234ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.553ns (requirement - data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.391   PC<16>
                                                       PC_15
    SLICE_X5Y42.A4       net (fanout=3)        1.433   PC<15>
    SLICE_X5Y42.AMUX     Tilo                  0.313   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_237_o1
    SLICE_X5Y42.CLK      net (fanout=2)        0.310   IFIDReg1/reset_PC[15]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.704ns logic, 1.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_15_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_15_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X5Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X5Y42.A4       net (fanout=3)        0.795   PC<15>
    SLICE_X5Y42.A        Tilo                  0.156   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_238_o1
    SLICE_X5Y42.SR       net (fanout=2)        0.690   IFIDReg1/reset_PC[15]_AND_238_o
    SLICE_X5Y42.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.509ns logic, 1.485ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y42.A3       net (fanout=447)      1.930   d1/key_o_temp
    SLICE_X5Y42.A        Tilo                  0.156   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_238_o1
    SLICE_X5Y42.SR       net (fanout=2)        0.690   IFIDReg1/reset_PC[15]_AND_238_o
    SLICE_X5Y42.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.545ns logic, 2.620ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X5Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.363ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.198   PC<16>
                                                       PC_15
    SLICE_X5Y42.A4       net (fanout=3)        0.795   PC<15>
    SLICE_X5Y42.AMUX     Tilo                  0.203   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_237_o1
    SLICE_X5Y42.CLK      net (fanout=2)        0.167   IFIDReg1/reset_PC[15]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.401ns logic, 0.962ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X5Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.534ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y42.A3       net (fanout=447)      1.930   d1/key_o_temp
    SLICE_X5Y42.AMUX     Tilo                  0.203   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/reset_PC[15]_AND_237_o1
    SLICE_X5Y42.CLK      net (fanout=2)        0.167   IFIDReg1/reset_PC[15]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.437ns logic, 2.097ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_17_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_17_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.800ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X0Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y43.B4       net (fanout=447)      3.397   d1/key_o_temp
    SLICE_X1Y43.B        Tilo                  0.259   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_234_o1
    SLICE_X0Y43.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[17]_AND_234_o
    SLICE_X0Y43.CLK      Trck                  0.230   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.936ns logic, 3.864ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.391   PC<20>
                                                       PC_17
    SLICE_X1Y43.B2       net (fanout=3)        1.350   PC<17>
    SLICE_X1Y43.B        Tilo                  0.259   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_234_o1
    SLICE_X0Y43.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC[17]_AND_234_o
    SLICE_X0Y43.CLK      Trck                  0.230   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.880ns logic, 1.817ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X0Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.374ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.626ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y43.B4       net (fanout=447)      3.397   d1/key_o_temp
    SLICE_X1Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_233_o1
    SLICE_X0Y43.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC[17]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (0.760ns logic, 3.866ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.477ns (requirement - data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.391   PC<20>
                                                       PC_17
    SLICE_X1Y43.B2       net (fanout=3)        1.350   PC<17>
    SLICE_X1Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_233_o1
    SLICE_X0Y43.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC[17]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.704ns logic, 1.819ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_17_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_17_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X0Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X1Y43.B2       net (fanout=3)        0.863   PC<17>
    SLICE_X1Y43.B        Tilo                  0.156   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_234_o1
    SLICE_X0Y43.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[17]_AND_234_o
    SLICE_X0Y43.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.461ns logic, 1.121ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y43.B4       net (fanout=447)      2.202   d1/key_o_temp
    SLICE_X1Y43.B        Tilo                  0.156   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_234_o1
    SLICE_X0Y43.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[17]_AND_234_o
    SLICE_X0Y43.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.497ns logic, 2.460ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X0Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.552ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   PC<20>
                                                       PC_17
    SLICE_X1Y43.B2       net (fanout=3)        0.863   PC<17>
    SLICE_X1Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_233_o1
    SLICE_X0Y43.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[17]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.401ns logic, 1.151ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X0Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.927ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y43.B4       net (fanout=447)      2.202   d1/key_o_temp
    SLICE_X1Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_17_P_17
                                                       IFIDReg1/reset_PC[17]_AND_233_o1
    SLICE_X0Y43.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[17]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.437ns logic, 2.490ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_18_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_18_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.663ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X0Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y43.B5       net (fanout=447)      2.663   d1/key_o_temp
    SLICE_X5Y43.B        Tilo                  0.259   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_232_o1
    SLICE_X0Y44.SR       net (fanout=2)        1.064   IFIDReg1/reset_PC[18]_AND_232_o
    SLICE_X0Y44.CLK      Trck                  0.230   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (0.936ns logic, 3.727ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.391   PC<20>
                                                       PC_18
    SLICE_X5Y43.B1       net (fanout=3)        1.302   PC<18>
    SLICE_X5Y43.B        Tilo                  0.259   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_232_o1
    SLICE_X0Y44.SR       net (fanout=2)        1.064   IFIDReg1/reset_PC[18]_AND_232_o
    SLICE_X0Y44.CLK      Trck                  0.230   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.880ns logic, 2.366ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X0Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.682ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y43.B5       net (fanout=447)      2.663   d1/key_o_temp
    SLICE_X5Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_231_o1
    SLICE_X0Y44.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC[18]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.760ns logic, 3.558ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.099ns (requirement - data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.391   PC<20>
                                                       PC_18
    SLICE_X5Y43.B1       net (fanout=3)        1.302   PC<18>
    SLICE_X5Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_231_o1
    SLICE_X0Y44.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC[18]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.704ns logic, 2.197ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_18_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_18_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X0Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.974ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X5Y43.B1       net (fanout=3)        0.843   PC<18>
    SLICE_X5Y43.B        Tilo                  0.156   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_232_o1
    SLICE_X0Y44.SR       net (fanout=2)        0.670   IFIDReg1/reset_PC[18]_AND_232_o
    SLICE_X0Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.974ns (0.461ns logic, 1.513ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y43.B5       net (fanout=447)      1.745   d1/key_o_temp
    SLICE_X5Y43.B        Tilo                  0.156   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_232_o1
    SLICE_X0Y44.SR       net (fanout=2)        0.670   IFIDReg1/reset_PC[18]_AND_232_o
    SLICE_X0Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.497ns logic, 2.415ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X0Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.817ns (data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Data Path Delay:      1.817ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X5Y43.B1       net (fanout=3)        0.843   PC<18>
    SLICE_X5Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_231_o1
    SLICE_X0Y44.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC[18]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.401ns logic, 1.416ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X0Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.755ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y43.B5       net (fanout=447)      1.745   d1/key_o_temp
    SLICE_X5Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_18_P_18
                                                       IFIDReg1/reset_PC[18]_AND_231_o1
    SLICE_X0Y44.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC[18]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.437ns logic, 2.318ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_16_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_16_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.739ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X7Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y43.B5       net (fanout=447)      3.042   d1/key_o_temp
    SLICE_X3Y43.B        Tilo                  0.259   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_236_o1
    SLICE_X7Y43.SR       net (fanout=2)        0.711   IFIDReg1/reset_PC[16]_AND_236_o
    SLICE_X7Y43.CLK      Trck                  0.280   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.986ns logic, 3.753ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.391   PC<16>
                                                       PC_16
    SLICE_X3Y43.B4       net (fanout=3)        1.156   PC<16>
    SLICE_X3Y43.B        Tilo                  0.259   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_236_o1
    SLICE_X7Y43.SR       net (fanout=2)        0.711   IFIDReg1/reset_PC[16]_AND_236_o
    SLICE_X7Y43.CLK      Trck                  0.280   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.930ns logic, 1.867ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X7Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.303ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y43.B5       net (fanout=447)      3.042   d1/key_o_temp
    SLICE_X3Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_235_o1
    SLICE_X7Y43.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC[16]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.760ns logic, 3.937ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.245ns (requirement - data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.391   PC<16>
                                                       PC_16
    SLICE_X3Y43.B4       net (fanout=3)        1.156   PC<16>
    SLICE_X3Y43.BMUX     Tilo                  0.313   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_235_o1
    SLICE_X7Y43.CLK      net (fanout=2)        0.895   IFIDReg1/reset_PC[16]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.704ns logic, 2.051ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_16_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_16_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X7Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X3Y43.B4       net (fanout=3)        0.655   PC<16>
    SLICE_X3Y43.B        Tilo                  0.156   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_236_o1
    SLICE_X7Y43.SR       net (fanout=2)        0.424   IFIDReg1/reset_PC[16]_AND_236_o
    SLICE_X7Y43.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.509ns logic, 1.079ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y43.B5       net (fanout=447)      2.039   d1/key_o_temp
    SLICE_X3Y43.B        Tilo                  0.156   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_236_o1
    SLICE_X7Y43.SR       net (fanout=2)        0.424   IFIDReg1/reset_PC[16]_AND_236_o
    SLICE_X7Y43.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.545ns logic, 2.463ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X7Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.629ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.DQ      Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X3Y43.B4       net (fanout=3)        0.655   PC<16>
    SLICE_X3Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_235_o1
    SLICE_X7Y43.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC[16]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.401ns logic, 1.228ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X7Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.049ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Data Path Delay:      3.049ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y43.B5       net (fanout=447)      2.039   d1/key_o_temp
    SLICE_X3Y43.BMUX     Tilo                  0.203   IFIDReg1/PC_n_16_P_16
                                                       IFIDReg1/reset_PC[16]_AND_235_o1
    SLICE_X7Y43.CLK      net (fanout=2)        0.573   IFIDReg1/reset_PC[16]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.437ns logic, 2.612ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_19_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_19_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.930ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X4Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y45.A5       net (fanout=447)      2.436   d1/key_o_temp
    SLICE_X4Y45.A        Tilo                  0.205   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_230_o1
    SLICE_X4Y45.SR       net (fanout=2)        0.612   IFIDReg1/reset_PC[19]_AND_230_o
    SLICE_X4Y45.CLK      Trck                  0.230   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.882ns logic, 3.048ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.391   PC<20>
                                                       PC_19
    SLICE_X4Y45.A4       net (fanout=3)        1.144   PC<19>
    SLICE_X4Y45.A        Tilo                  0.205   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_230_o1
    SLICE_X4Y45.SR       net (fanout=2)        0.612   IFIDReg1/reset_PC[19]_AND_230_o
    SLICE_X4Y45.CLK      Trck                  0.230   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.826ns logic, 1.756ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X4Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.364ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y45.A5       net (fanout=447)      2.436   d1/key_o_temp
    SLICE_X4Y45.AMUX     Tilo                  0.251   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_229_o1
    SLICE_X4Y45.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[19]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.698ns logic, 2.938ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.712ns (requirement - data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.391   PC<20>
                                                       PC_19
    SLICE_X4Y45.A4       net (fanout=3)        1.144   PC<19>
    SLICE_X4Y45.AMUX     Tilo                  0.251   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_229_o1
    SLICE_X4Y45.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[19]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.642ns logic, 1.646ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_19_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_19_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X4Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X4Y45.A4       net (fanout=3)        0.669   PC<19>
    SLICE_X4Y45.A        Tilo                  0.142   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_230_o1
    SLICE_X4Y45.SR       net (fanout=2)        0.325   IFIDReg1/reset_PC[19]_AND_230_o
    SLICE_X4Y45.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.447ns logic, 0.994ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y45.A5       net (fanout=447)      1.596   d1/key_o_temp
    SLICE_X4Y45.A        Tilo                  0.142   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_230_o1
    SLICE_X4Y45.SR       net (fanout=2)        0.325   IFIDReg1/reset_PC[19]_AND_230_o
    SLICE_X4Y45.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.483ns logic, 1.921ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X4Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.351ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.CQ      Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X4Y45.A4       net (fanout=3)        0.669   PC<19>
    SLICE_X4Y45.AMUX     Tilo                  0.183   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_229_o1
    SLICE_X4Y45.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[19]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.381ns logic, 0.970ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X4Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.314ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y45.A5       net (fanout=447)      1.596   d1/key_o_temp
    SLICE_X4Y45.AMUX     Tilo                  0.183   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/reset_PC[19]_AND_229_o1
    SLICE_X4Y45.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[19]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.417ns logic, 1.897ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_20_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_20_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.047ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X6Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y44.B5       net (fanout=447)      2.661   d1/key_o_temp
    SLICE_X6Y44.B        Tilo                  0.203   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_228_o1
    SLICE_X6Y45.SR       net (fanout=2)        0.521   IFIDReg1/reset_PC[20]_AND_228_o
    SLICE_X6Y45.CLK      Trck                  0.215   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.865ns logic, 3.182ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   PC<20>
                                                       PC_20
    SLICE_X6Y44.B3       net (fanout=3)        0.873   PC<20>
    SLICE_X6Y44.B        Tilo                  0.203   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_228_o1
    SLICE_X6Y45.SR       net (fanout=2)        0.521   IFIDReg1/reset_PC[20]_AND_228_o
    SLICE_X6Y45.CLK      Trck                  0.215   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.809ns logic, 1.394ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X6Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.968ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y44.B5       net (fanout=447)      2.661   d1/key_o_temp
    SLICE_X6Y44.BMUX     Tilo                  0.261   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_227_o1
    SLICE_X6Y45.CLK      net (fanout=2)        0.663   IFIDReg1/reset_PC[20]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.708ns logic, 3.324ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.812ns (requirement - data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.391   PC<20>
                                                       PC_20
    SLICE_X6Y44.B3       net (fanout=3)        0.873   PC<20>
    SLICE_X6Y44.BMUX     Tilo                  0.261   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_227_o1
    SLICE_X6Y45.CLK      net (fanout=2)        0.663   IFIDReg1/reset_PC[20]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.652ns logic, 1.536ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_20_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_20_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X6Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X6Y44.B3       net (fanout=3)        0.496   PC<20>
    SLICE_X6Y44.B        Tilo                  0.156   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_228_o1
    SLICE_X6Y45.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[20]_AND_228_o
    SLICE_X6Y45.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.439ns logic, 0.754ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y44.B5       net (fanout=447)      1.739   d1/key_o_temp
    SLICE_X6Y44.B        Tilo                  0.156   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_228_o1
    SLICE_X6Y45.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC[20]_AND_228_o
    SLICE_X6Y45.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.475ns logic, 1.997ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X6Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.283ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Data Path Delay:      1.283ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X6Y44.B3       net (fanout=3)        0.496   PC<20>
    SLICE_X6Y44.BMUX     Tilo                  0.191   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_227_o1
    SLICE_X6Y45.CLK      net (fanout=2)        0.398   IFIDReg1/reset_PC[20]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.389ns logic, 0.894ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X6Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.562ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y44.B5       net (fanout=447)      1.739   d1/key_o_temp
    SLICE_X6Y44.BMUX     Tilo                  0.191   IFIDReg1/PC_n_20_P_20
                                                       IFIDReg1/reset_PC[20]_AND_227_o1
    SLICE_X6Y45.CLK      net (fanout=2)        0.398   IFIDReg1/reset_PC[20]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.425ns logic, 2.137ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_21_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_21_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.174ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X4Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y44.A4       net (fanout=447)      2.675   d1/key_o_temp
    SLICE_X4Y44.A        Tilo                  0.205   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_226_o1
    SLICE_X4Y44.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC[21]_AND_226_o
    SLICE_X4Y44.CLK      Trck                  0.230   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.882ns logic, 3.292ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X4Y44.A2       net (fanout=3)        1.454   PC<21>
    SLICE_X4Y44.A        Tilo                  0.205   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_226_o1
    SLICE_X4Y44.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC[21]_AND_226_o
    SLICE_X4Y44.CLK      Trck                  0.230   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.843ns logic, 2.071ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X4Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.126ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y44.A4       net (fanout=447)      2.675   d1/key_o_temp
    SLICE_X4Y44.AMUX     Tilo                  0.251   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_225_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.501   IFIDReg1/reset_PC[21]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.698ns logic, 3.176ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.386ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   PC<24>
                                                       PC_21
    SLICE_X4Y44.A2       net (fanout=3)        1.454   PC<21>
    SLICE_X4Y44.AMUX     Tilo                  0.251   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_225_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.501   IFIDReg1/reset_PC[21]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.659ns logic, 1.955ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_21_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_21_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X4Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.200   PC<24>
                                                       PC_21
    SLICE_X4Y44.A2       net (fanout=3)        0.874   PC<21>
    SLICE_X4Y44.A        Tilo                  0.142   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_226_o1
    SLICE_X4Y44.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC[21]_AND_226_o
    SLICE_X4Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.449ns logic, 1.204ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y44.A4       net (fanout=447)      1.752   d1/key_o_temp
    SLICE_X4Y44.A        Tilo                  0.142   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_226_o1
    SLICE_X4Y44.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC[21]_AND_226_o
    SLICE_X4Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.483ns logic, 2.082ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X4Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.557ns (data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Data Path Delay:      1.557ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.200   PC<24>
                                                       PC_21
    SLICE_X4Y44.A2       net (fanout=3)        0.874   PC<21>
    SLICE_X4Y44.AMUX     Tilo                  0.183   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_225_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.300   IFIDReg1/reset_PC[21]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.383ns logic, 1.174ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X4Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.469ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Data Path Delay:      2.469ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y44.A4       net (fanout=447)      1.752   d1/key_o_temp
    SLICE_X4Y44.AMUX     Tilo                  0.183   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/reset_PC[21]_AND_225_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.300   IFIDReg1/reset_PC[21]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.417ns logic, 2.052ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_22_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_22_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.288ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.408   PC<24>
                                                       PC_22
    SLICE_X11Y55.B4      net (fanout=3)        1.885   PC<22>
    SLICE_X11Y55.B       Tilo                  0.259   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_224_o1
    SLICE_X10Y55.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[22]_AND_224_o
    SLICE_X10Y55.CLK     Trck                  0.215   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.882ns logic, 2.406ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y55.B5      net (fanout=447)      1.778   d1/key_o_temp
    SLICE_X11Y55.B       Tilo                  0.259   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_224_o1
    SLICE_X10Y55.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[22]_AND_224_o
    SLICE_X10Y55.CLK     Trck                  0.215   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.921ns logic, 2.299ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.925ns (requirement - data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.075ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.408   PC<24>
                                                       PC_22
    SLICE_X11Y55.B4      net (fanout=3)        1.885   PC<22>
    SLICE_X11Y55.BMUX    Tilo                  0.313   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_223_o1
    SLICE_X10Y55.CLK     net (fanout=2)        0.469   IFIDReg1/reset_PC[22]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.075ns (0.721ns logic, 2.354ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.993ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.007ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y55.B5      net (fanout=447)      1.778   d1/key_o_temp
    SLICE_X11Y55.BMUX    Tilo                  0.313   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_223_o1
    SLICE_X10Y55.CLK     net (fanout=2)        0.469   IFIDReg1/reset_PC[22]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.760ns logic, 2.247ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_22_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_22_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X11Y55.B4      net (fanout=3)        1.021   PC<22>
    SLICE_X11Y55.B       Tilo                  0.156   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_224_o1
    SLICE_X10Y55.SR      net (fanout=2)        0.312   IFIDReg1/reset_PC[22]_AND_224_o
    SLICE_X10Y55.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.441ns logic, 1.333ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y55.B5      net (fanout=447)      1.131   d1/key_o_temp
    SLICE_X11Y55.B       Tilo                  0.156   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_224_o1
    SLICE_X10Y55.SR      net (fanout=2)        0.312   IFIDReg1/reset_PC[22]_AND_224_o
    SLICE_X10Y55.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.475ns logic, 1.443ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.712ns (data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Data Path Delay:      1.712ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.200   PC<24>
                                                       PC_22
    SLICE_X11Y55.B4      net (fanout=3)        1.021   PC<22>
    SLICE_X11Y55.BMUX    Tilo                  0.203   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_223_o1
    SLICE_X10Y55.CLK     net (fanout=2)        0.288   IFIDReg1/reset_PC[22]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.403ns logic, 1.309ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.856ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y55.B5      net (fanout=447)      1.131   d1/key_o_temp
    SLICE_X11Y55.BMUX    Tilo                  0.203   IFIDReg1/PC_n_22_P_22
                                                       IFIDReg1/reset_PC[22]_AND_223_o1
    SLICE_X10Y55.CLK     net (fanout=2)        0.288   IFIDReg1/reset_PC[22]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.437ns logic, 1.419ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_23_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_23_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.529ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X8Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y56.A5       net (fanout=447)      2.030   d1/key_o_temp
    SLICE_X8Y56.A        Tilo                  0.205   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_222_o1
    SLICE_X8Y56.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC[23]_AND_222_o
    SLICE_X8Y56.CLK      Trck                  0.230   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.882ns logic, 2.647ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.408   PC<24>
                                                       PC_23
    SLICE_X8Y56.A1       net (fanout=3)        1.799   PC<23>
    SLICE_X8Y56.A        Tilo                  0.205   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_222_o1
    SLICE_X8Y56.SR       net (fanout=2)        0.617   IFIDReg1/reset_PC[23]_AND_222_o
    SLICE_X8Y56.CLK      Trck                  0.230   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.843ns logic, 2.416ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X8Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.770ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y56.A5       net (fanout=447)      2.030   d1/key_o_temp
    SLICE_X8Y56.AMUX     Tilo                  0.251   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_221_o1
    SLICE_X8Y56.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[23]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (0.698ns logic, 2.532ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.040ns (requirement - data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.408   PC<24>
                                                       PC_23
    SLICE_X8Y56.A1       net (fanout=3)        1.799   PC<23>
    SLICE_X8Y56.AMUX     Tilo                  0.251   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_221_o1
    SLICE_X8Y56.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[23]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.659ns logic, 2.301ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_23_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_23_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X8Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X8Y56.A1       net (fanout=3)        1.069   PC<23>
    SLICE_X8Y56.A        Tilo                  0.142   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_222_o1
    SLICE_X8Y56.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC[23]_AND_222_o
    SLICE_X8Y56.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.449ns logic, 1.399ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y56.A5       net (fanout=447)      1.283   d1/key_o_temp
    SLICE_X8Y56.A        Tilo                  0.142   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_222_o1
    SLICE_X8Y56.SR       net (fanout=2)        0.330   IFIDReg1/reset_PC[23]_AND_222_o
    SLICE_X8Y56.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (0.483ns logic, 1.613ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X8Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.753ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.200   PC<24>
                                                       PC_23
    SLICE_X8Y56.A1       net (fanout=3)        1.069   PC<23>
    SLICE_X8Y56.AMUX     Tilo                  0.183   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_221_o1
    SLICE_X8Y56.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[23]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.383ns logic, 1.370ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X8Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.001ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y56.A5       net (fanout=447)      1.283   d1/key_o_temp
    SLICE_X8Y56.AMUX     Tilo                  0.183   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_221_o1
    SLICE_X8Y56.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[23]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.417ns logic, 1.584ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_24_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_24_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.538ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X8Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.408   PC<24>
                                                       PC_24
    SLICE_X9Y56.B3       net (fanout=3)        2.117   PC<24>
    SLICE_X9Y56.B        Tilo                  0.259   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_220_o1
    SLICE_X8Y57.SR       net (fanout=2)        0.524   IFIDReg1/reset_PC[24]_AND_220_o
    SLICE_X8Y57.CLK      Trck                  0.230   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.897ns logic, 2.641ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y56.B5       net (fanout=447)      2.052   d1/key_o_temp
    SLICE_X9Y56.B        Tilo                  0.259   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_220_o1
    SLICE_X8Y57.SR       net (fanout=2)        0.524   IFIDReg1/reset_PC[24]_AND_220_o
    SLICE_X8Y57.CLK      Trck                  0.230   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (0.936ns logic, 2.576ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X8Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.524ns (requirement - data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.408   PC<24>
                                                       PC_24
    SLICE_X9Y56.B3       net (fanout=3)        2.117   PC<24>
    SLICE_X9Y56.BMUX     Tilo                  0.313   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_219_o1
    SLICE_X8Y57.CLK      net (fanout=2)        0.638   IFIDReg1/reset_PC[24]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.721ns logic, 2.755ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.550ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y56.B5       net (fanout=447)      2.052   d1/key_o_temp
    SLICE_X9Y56.BMUX     Tilo                  0.313   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_219_o1
    SLICE_X8Y57.CLK      net (fanout=2)        0.638   IFIDReg1/reset_PC[24]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.760ns logic, 2.690ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_24_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_24_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X8Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X9Y56.B3       net (fanout=3)        1.241   PC<24>
    SLICE_X9Y56.B        Tilo                  0.156   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_220_o1
    SLICE_X8Y57.SR       net (fanout=2)        0.261   IFIDReg1/reset_PC[24]_AND_220_o
    SLICE_X8Y57.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.463ns logic, 1.502ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y56.B5       net (fanout=447)      1.303   d1/key_o_temp
    SLICE_X9Y56.B        Tilo                  0.156   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_220_o1
    SLICE_X8Y57.SR       net (fanout=2)        0.261   IFIDReg1/reset_PC[24]_AND_220_o
    SLICE_X8Y57.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.497ns logic, 1.564ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X8Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.037ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.200   PC<24>
                                                       PC_24
    SLICE_X9Y56.B3       net (fanout=3)        1.241   PC<24>
    SLICE_X9Y56.BMUX     Tilo                  0.203   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_219_o1
    SLICE_X8Y57.CLK      net (fanout=2)        0.393   IFIDReg1/reset_PC[24]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.403ns logic, 1.634ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X8Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y56.B5       net (fanout=447)      1.303   d1/key_o_temp
    SLICE_X9Y56.BMUX     Tilo                  0.203   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_219_o1
    SLICE_X8Y57.CLK      net (fanout=2)        0.393   IFIDReg1/reset_PC[24]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.437ns logic, 1.696ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_26_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_26_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.534ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X27Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.BQ      Tcko                  0.391   PC<28>
                                                       PC_26
    SLICE_X25Y56.B1      net (fanout=3)        1.293   PC<26>
    SLICE_X25Y56.B       Tilo                  0.259   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_216_o1
    SLICE_X27Y56.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC[26]_AND_216_o
    SLICE_X27Y56.CLK     Trck                  0.280   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.930ns logic, 1.604ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y56.B5      net (fanout=447)      1.124   d1/key_o_temp
    SLICE_X25Y56.B       Tilo                  0.259   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_216_o1
    SLICE_X27Y56.SR      net (fanout=2)        0.311   IFIDReg1/reset_PC[26]_AND_216_o
    SLICE_X27Y56.CLK     Trck                  0.280   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.986ns logic, 1.435ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X27Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.507ns (requirement - data path)
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.BQ      Tcko                  0.391   PC<28>
                                                       PC_26
    SLICE_X25Y56.B1      net (fanout=3)        1.293   PC<26>
    SLICE_X25Y56.BMUX    Tilo                  0.313   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_215_o1
    SLICE_X27Y56.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[26]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.704ns logic, 1.789ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.620ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y56.B5      net (fanout=447)      1.124   d1/key_o_temp
    SLICE_X25Y56.BMUX    Tilo                  0.313   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_215_o1
    SLICE_X27Y56.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[26]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.760ns logic, 1.620ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_26_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_26_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X27Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y56.B5      net (fanout=447)      0.665   d1/key_o_temp
    SLICE_X25Y56.B       Tilo                  0.156   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_216_o1
    SLICE_X27Y56.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC[26]_AND_216_o
    SLICE_X27Y56.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.545ns logic, 0.789ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.BQ      Tcko                  0.198   PC<28>
                                                       PC_26
    SLICE_X25Y56.B1      net (fanout=3)        0.798   PC<26>
    SLICE_X25Y56.B       Tilo                  0.156   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_216_o1
    SLICE_X27Y56.SR      net (fanout=2)        0.124   IFIDReg1/reset_PC[26]_AND_216_o
    SLICE_X27Y56.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.509ns logic, 0.922ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X27Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.376ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y56.B5      net (fanout=447)      0.665   d1/key_o_temp
    SLICE_X25Y56.BMUX    Tilo                  0.203   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_215_o1
    SLICE_X27Y56.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[26]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.437ns logic, 0.939ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X27Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.473ns (data path)
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Data Path Delay:      1.473ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.BQ      Tcko                  0.198   PC<28>
                                                       PC_26
    SLICE_X25Y56.B1      net (fanout=3)        0.798   PC<26>
    SLICE_X25Y56.BMUX    Tilo                  0.203   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_215_o1
    SLICE_X27Y56.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[26]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.401ns logic, 1.072ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_27_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_27_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.000ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X25Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.CQ      Tcko                  0.391   PC<28>
                                                       PC_27
    SLICE_X25Y55.A4      net (fanout=3)        1.120   PC<27>
    SLICE_X25Y55.A       Tilo                  0.259   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_214_o1
    SLICE_X25Y55.SR      net (fanout=2)        0.950   IFIDReg1/reset_PC[27]_AND_214_o
    SLICE_X25Y55.CLK     Trck                  0.280   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.930ns logic, 2.070ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y55.A5      net (fanout=447)      0.940   d1/key_o_temp
    SLICE_X25Y55.A       Tilo                  0.259   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_214_o1
    SLICE_X25Y55.SR      net (fanout=2)        0.950   IFIDReg1/reset_PC[27]_AND_214_o
    SLICE_X25Y55.CLK     Trck                  0.280   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.986ns logic, 1.890ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X25Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.874ns (requirement - data path)
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.126ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.CQ      Tcko                  0.391   PC<28>
                                                       PC_27
    SLICE_X25Y55.A4      net (fanout=3)        1.120   PC<27>
    SLICE_X25Y55.AMUX    Tilo                  0.313   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_213_o1
    SLICE_X25Y55.CLK     net (fanout=2)        0.302   IFIDReg1/reset_PC[27]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.704ns logic, 1.422ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.998ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y55.A5      net (fanout=447)      0.940   d1/key_o_temp
    SLICE_X25Y55.AMUX    Tilo                  0.313   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_213_o1
    SLICE_X25Y55.CLK     net (fanout=2)        0.302   IFIDReg1/reset_PC[27]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.760ns logic, 1.242ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_27_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_27_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X25Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y55.A5      net (fanout=447)      0.569   d1/key_o_temp
    SLICE_X25Y55.A       Tilo                  0.156   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_214_o1
    SLICE_X25Y55.SR      net (fanout=2)        0.506   IFIDReg1/reset_PC[27]_AND_214_o
    SLICE_X25Y55.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (0.545ns logic, 1.075ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.CQ      Tcko                  0.198   PC<28>
                                                       PC_27
    SLICE_X25Y55.A4      net (fanout=3)        0.629   PC<27>
    SLICE_X25Y55.A       Tilo                  0.156   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_214_o1
    SLICE_X25Y55.SR      net (fanout=2)        0.506   IFIDReg1/reset_PC[27]_AND_214_o
    SLICE_X25Y55.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.509ns logic, 1.135ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X25Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.165ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X25Y55.A5      net (fanout=447)      0.569   d1/key_o_temp
    SLICE_X25Y55.AMUX    Tilo                  0.203   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_213_o1
    SLICE_X25Y55.CLK     net (fanout=2)        0.159   IFIDReg1/reset_PC[27]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.437ns logic, 0.728ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X25Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.189ns (data path)
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.CQ      Tcko                  0.198   PC<28>
                                                       PC_27
    SLICE_X25Y55.A4      net (fanout=3)        0.629   PC<27>
    SLICE_X25Y55.AMUX    Tilo                  0.203   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_213_o1
    SLICE_X25Y55.CLK     net (fanout=2)        0.159   IFIDReg1/reset_PC[27]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.401ns logic, 0.788ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_25_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_25_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.282ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X13Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X13Y56.B5      net (fanout=447)      1.775   d1/key_o_temp
    SLICE_X13Y56.B       Tilo                  0.259   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_218_o1
    SLICE_X13Y57.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[25]_AND_218_o
    SLICE_X13Y57.CLK     Trck                  0.280   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (0.986ns logic, 2.296ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.AQ      Tcko                  0.391   PC<28>
                                                       PC_25
    SLICE_X13Y56.B1      net (fanout=3)        1.826   PC<25>
    SLICE_X13Y56.B       Tilo                  0.259   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_218_o1
    SLICE_X13Y57.SR      net (fanout=2)        0.521   IFIDReg1/reset_PC[25]_AND_218_o
    SLICE_X13Y57.CLK     Trck                  0.280   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.930ns logic, 2.347ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X13Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.827ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X13Y56.B5      net (fanout=447)      1.775   d1/key_o_temp
    SLICE_X13Y56.BMUX    Tilo                  0.313   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_217_o1
    SLICE_X13Y57.CLK     net (fanout=2)        0.638   IFIDReg1/reset_PC[25]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.760ns logic, 2.413ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.832ns (requirement - data path)
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.AQ      Tcko                  0.391   PC<28>
                                                       PC_25
    SLICE_X13Y56.B1      net (fanout=3)        1.826   PC<25>
    SLICE_X13Y56.BMUX    Tilo                  0.313   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_217_o1
    SLICE_X13Y57.CLK     net (fanout=2)        0.638   IFIDReg1/reset_PC[25]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.704ns logic, 2.464ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_25_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_25_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X13Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X13Y56.B5      net (fanout=447)      1.128   d1/key_o_temp
    SLICE_X13Y56.B       Tilo                  0.156   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_218_o1
    SLICE_X13Y57.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[25]_AND_218_o
    SLICE_X13Y57.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.545ns logic, 1.386ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.AQ      Tcko                  0.198   PC<28>
                                                       PC_25
    SLICE_X13Y56.B1      net (fanout=3)        1.168   PC<25>
    SLICE_X13Y56.B       Tilo                  0.156   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_218_o1
    SLICE_X13Y57.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[25]_AND_218_o
    SLICE_X13Y57.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.509ns logic, 1.426ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X13Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.958ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X13Y56.B5      net (fanout=447)      1.128   d1/key_o_temp
    SLICE_X13Y56.BMUX    Tilo                  0.203   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_217_o1
    SLICE_X13Y57.CLK     net (fanout=2)        0.393   IFIDReg1/reset_PC[25]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.437ns logic, 1.521ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X13Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.962ns (data path)
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.AQ      Tcko                  0.198   PC<28>
                                                       PC_25
    SLICE_X13Y56.B1      net (fanout=3)        1.168   PC<25>
    SLICE_X13Y56.BMUX    Tilo                  0.203   IFIDReg1/PC_n_25_P_25
                                                       IFIDReg1/reset_PC[25]_AND_217_o1
    SLICE_X13Y57.CLK     net (fanout=2)        0.393   IFIDReg1/reset_PC[25]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.401ns logic, 1.561ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_28_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_28_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.773ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X23Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.DQ      Tcko                  0.391   PC<28>
                                                       PC_28
    SLICE_X23Y54.A2      net (fanout=3)        1.369   PC<28>
    SLICE_X23Y54.A       Tilo                  0.259   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_212_o1
    SLICE_X23Y54.SR      net (fanout=2)        0.474   IFIDReg1/reset_PC[28]_AND_212_o
    SLICE_X23Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.930ns logic, 1.843ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X23Y54.A3      net (fanout=447)      1.211   d1/key_o_temp
    SLICE_X23Y54.A       Tilo                  0.259   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_212_o1
    SLICE_X23Y54.SR      net (fanout=2)        0.474   IFIDReg1/reset_PC[28]_AND_212_o
    SLICE_X23Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (0.986ns logic, 1.685ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.610ns (requirement - data path)
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.390ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.DQ      Tcko                  0.391   PC<28>
                                                       PC_28
    SLICE_X23Y54.A2      net (fanout=3)        1.369   PC<28>
    SLICE_X23Y54.AMUX    Tilo                  0.313   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_211_o1
    SLICE_X23Y54.CLK     net (fanout=2)        0.317   IFIDReg1/reset_PC[28]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.704ns logic, 1.686ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.712ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X23Y54.A3      net (fanout=447)      1.211   d1/key_o_temp
    SLICE_X23Y54.AMUX    Tilo                  0.313   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_211_o1
    SLICE_X23Y54.CLK     net (fanout=2)        0.317   IFIDReg1/reset_PC[28]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.760ns logic, 1.528ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_28_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_28_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X23Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X23Y54.A3      net (fanout=447)      0.737   d1/key_o_temp
    SLICE_X23Y54.A       Tilo                  0.156   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_212_o1
    SLICE_X23Y54.SR      net (fanout=2)        0.291   IFIDReg1/reset_PC[28]_AND_212_o
    SLICE_X23Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.545ns logic, 1.028ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.DQ      Tcko                  0.198   PC<28>
                                                       PC_28
    SLICE_X23Y54.A2      net (fanout=3)        0.844   PC<28>
    SLICE_X23Y54.A       Tilo                  0.156   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_212_o1
    SLICE_X23Y54.SR      net (fanout=2)        0.291   IFIDReg1/reset_PC[28]_AND_212_o
    SLICE_X23Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.509ns logic, 1.135ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.348ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X23Y54.A3      net (fanout=447)      0.737   d1/key_o_temp
    SLICE_X23Y54.AMUX    Tilo                  0.203   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_211_o1
    SLICE_X23Y54.CLK     net (fanout=2)        0.174   IFIDReg1/reset_PC[28]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.437ns logic, 0.911ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X23Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.419ns (data path)
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.DQ      Tcko                  0.198   PC<28>
                                                       PC_28
    SLICE_X23Y54.A2      net (fanout=3)        0.844   PC<28>
    SLICE_X23Y54.AMUX    Tilo                  0.203   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[28]_AND_211_o1
    SLICE_X23Y54.CLK     net (fanout=2)        0.174   IFIDReg1/reset_PC[28]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.401ns logic, 1.018ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_29_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_29_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.575ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X29Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.AQ      Tcko                  0.391   PC<31>
                                                       PC_29
    SLICE_X27Y54.B1      net (fanout=3)        1.331   PC<29>
    SLICE_X27Y54.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_210_o1
    SLICE_X29Y54.SR      net (fanout=2)        0.314   IFIDReg1/reset_PC[29]_AND_210_o
    SLICE_X29Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (0.930ns logic, 1.645ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y54.B4      net (fanout=447)      0.852   d1/key_o_temp
    SLICE_X27Y54.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_210_o1
    SLICE_X29Y54.SR      net (fanout=2)        0.314   IFIDReg1/reset_PC[29]_AND_210_o
    SLICE_X29Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.986ns logic, 1.166ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X29Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.470ns (requirement - data path)
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.AQ      Tcko                  0.391   PC<31>
                                                       PC_29
    SLICE_X27Y54.B1      net (fanout=3)        1.331   PC<29>
    SLICE_X27Y54.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_209_o1
    SLICE_X29Y54.CLK     net (fanout=2)        0.495   IFIDReg1/reset_PC[29]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.704ns logic, 1.826ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.893ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.107ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y54.B4      net (fanout=447)      0.852   d1/key_o_temp
    SLICE_X27Y54.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_209_o1
    SLICE_X29Y54.CLK     net (fanout=2)        0.495   IFIDReg1/reset_PC[29]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      2.107ns (0.760ns logic, 1.347ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_29_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_29_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X29Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y54.B4      net (fanout=447)      0.450   d1/key_o_temp
    SLICE_X27Y54.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_210_o1
    SLICE_X29Y54.SR      net (fanout=2)        0.127   IFIDReg1/reset_PC[29]_AND_210_o
    SLICE_X29Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.545ns logic, 0.577ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.AQ      Tcko                  0.198   PC<31>
                                                       PC_29
    SLICE_X27Y54.B1      net (fanout=3)        0.818   PC<29>
    SLICE_X27Y54.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_210_o1
    SLICE_X29Y54.SR      net (fanout=2)        0.127   IFIDReg1/reset_PC[29]_AND_210_o
    SLICE_X29Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.509ns logic, 0.945ns route)
                                                       (35.0% logic, 65.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X29Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.160ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X27Y54.B4      net (fanout=447)      0.450   d1/key_o_temp
    SLICE_X27Y54.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_209_o1
    SLICE_X29Y54.CLK     net (fanout=2)        0.273   IFIDReg1/reset_PC[29]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.437ns logic, 0.723ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X29Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.492ns (data path)
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.AQ      Tcko                  0.198   PC<31>
                                                       PC_29
    SLICE_X27Y54.B1      net (fanout=3)        0.818   PC<29>
    SLICE_X27Y54.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC[29]_AND_209_o1
    SLICE_X29Y54.CLK     net (fanout=2)        0.273   IFIDReg1/reset_PC[29]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.401ns logic, 1.091ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_30_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_30_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.921ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X26Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.079ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y50.B3      net (fanout=447)      1.299   d1/key_o_temp
    SLICE_X26Y50.BMUX    Tilo                  0.261   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_207_o1
    SLICE_X26Y49.CLK     net (fanout=2)        0.914   IFIDReg1/reset_PC[30]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.708ns logic, 2.213ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.569ns (requirement - data path)
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.391   PC<31>
                                                       PC_30
    SLICE_X26Y50.B5      net (fanout=3)        0.865   PC<30>
    SLICE_X26Y50.BMUX    Tilo                  0.261   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_207_o1
    SLICE_X26Y49.CLK     net (fanout=2)        0.914   IFIDReg1/reset_PC[30]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.652ns logic, 1.779ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X26Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.447   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y50.B3      net (fanout=447)      1.299   d1/key_o_temp
    SLICE_X26Y50.B       Tilo                  0.203   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_208_o1
    SLICE_X26Y49.SR      net (fanout=2)        0.470   IFIDReg1/reset_PC[30]_AND_208_o
    SLICE_X26Y49.CLK     Trck                  0.215   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.634ns (0.865ns logic, 1.769ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.391   PC<31>
                                                       PC_30
    SLICE_X26Y50.B5      net (fanout=3)        0.865   PC<30>
    SLICE_X26Y50.B       Tilo                  0.203   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_208_o1
    SLICE_X26Y49.SR      net (fanout=2)        0.470   IFIDReg1/reset_PC[30]_AND_208_o
    SLICE_X26Y49.CLK     Trck                  0.215   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (0.809ns logic, 1.335ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_30_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_30_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X26Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.198   PC<31>
                                                       PC_30
    SLICE_X26Y50.B5      net (fanout=3)        0.463   PC<30>
    SLICE_X26Y50.B       Tilo                  0.156   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_208_o1
    SLICE_X26Y49.SR      net (fanout=2)        0.261   IFIDReg1/reset_PC[30]_AND_208_o
    SLICE_X26Y49.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.439ns logic, 0.724ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y50.B3      net (fanout=447)      0.776   d1/key_o_temp
    SLICE_X26Y50.B       Tilo                  0.156   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_208_o1
    SLICE_X26Y49.SR      net (fanout=2)        0.261   IFIDReg1/reset_PC[30]_AND_208_o
    SLICE_X26Y49.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.475ns logic, 1.037ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X26Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.324ns (data path)
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.198   PC<31>
                                                       PC_30
    SLICE_X26Y50.B5      net (fanout=3)        0.463   PC<30>
    SLICE_X26Y50.BMUX    Tilo                  0.191   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_207_o1
    SLICE_X26Y49.CLK     net (fanout=2)        0.472   IFIDReg1/reset_PC[30]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.389ns logic, 0.935ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X26Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.673ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.BQ      Tcko                  0.234   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X26Y50.B3      net (fanout=447)      0.776   d1/key_o_temp
    SLICE_X26Y50.BMUX    Tilo                  0.191   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_207_o1
    SLICE_X26Y49.CLK     net (fanout=2)        0.472   IFIDReg1/reset_PC[30]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.425ns logic, 1.248ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     10.699ns|      6.680ns|           16|            0|     84668723|         1056|
| TS_TO_IFIDReg1PC_plus_4_n_0_LD|     10.000ns|      4.165ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_1_LD|     10.000ns|      4.461ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_2_LD|     10.000ns|      5.075ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_3_LD|     10.000ns|      4.012ns|          N/A|            0|            0|            6|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_4_LD|     10.000ns|      5.568ns|          N/A|            0|            0|            8|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_5_LD|     10.000ns|      4.750ns|          N/A|            0|            0|           10|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_6_LD|     10.000ns|      5.112ns|          N/A|            0|            0|           12|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_7_LD|     10.000ns|      5.295ns|          N/A|            0|            0|           14|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_8_LD|     10.000ns|      5.534ns|          N/A|            0|            0|           16|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_9_LD|     10.000ns|      5.106ns|          N/A|            0|            0|           18|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_10_L|     10.000ns|      6.462ns|          N/A|            0|            0|           20|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_11_L|     10.000ns|      6.018ns|          N/A|            0|            0|           22|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_12_L|     10.000ns|      6.388ns|          N/A|            0|            0|           24|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_14_L|     10.000ns|      5.554ns|          N/A|            0|            0|           28|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_15_L|     10.000ns|      5.965ns|          N/A|            0|            0|           30|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_13_L|     10.000ns|      6.460ns|          N/A|            0|            0|           26|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_16_L|     10.000ns|      5.393ns|          N/A|            0|            0|           32|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_17_L|     10.000ns|      5.453ns|          N/A|            0|            0|           34|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_18_L|     10.000ns|      5.666ns|          N/A|            0|            0|           36|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_19_L|     10.000ns|      5.313ns|          N/A|            0|            0|           38|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_20_L|     10.000ns|      5.009ns|          N/A|            0|            0|           40|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_21_L|     10.000ns|      5.008ns|          N/A|            0|            0|           42|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_23_L|     10.000ns|      5.453ns|          N/A|            0|            0|           46|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_24_L|     10.000ns|      5.796ns|          N/A|            0|            0|           48|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_22_L|     10.000ns|      5.487ns|          N/A|            0|            0|           44|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_25_L|     10.000ns|      6.195ns|          N/A|            0|            0|           50|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_26_L|     10.000ns|      5.572ns|          N/A|            0|            0|           52|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_27_L|     10.000ns|      6.170ns|          N/A|            0|            0|           54|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_28_L|     10.000ns|      6.645ns|          N/A|            0|            0|           56|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_29_L|     10.000ns|      6.680ns|          N/A|            0|            0|           58|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_30_L|     10.000ns|      5.808ns|          N/A|            0|            0|           60|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_31_L|     10.000ns|      3.074ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_n_2_LDC      |     10.000ns|      5.287ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_3_LDC      |     10.000ns|      5.920ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_4_LDC      |     10.000ns|      5.652ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_5_LDC      |     10.000ns|      5.993ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_6_LDC      |     10.000ns|      5.238ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_7_LDC      |     10.000ns|      4.730ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_8_LDC      |     10.000ns|      6.485ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_9_LDC      |     10.000ns|      5.475ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_10_LDC     |     10.000ns|      5.372ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_11_LDC     |     10.000ns|      5.259ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_12_LDC     |     10.000ns|      5.162ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_13_LDC     |     10.000ns|      4.883ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_14_LDC     |     10.000ns|      4.265ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_15_LDC     |     10.000ns|      4.994ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_17_LDC     |     10.000ns|      4.800ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_18_LDC     |     10.000ns|      4.663ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_16_LDC     |     10.000ns|      4.739ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_19_LDC     |     10.000ns|      3.930ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_20_LDC     |     10.000ns|      4.047ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_21_LDC     |     10.000ns|      4.174ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_22_LDC     |     10.000ns|      3.288ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_23_LDC     |     10.000ns|      3.529ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_24_LDC     |     10.000ns|      3.538ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_26_LDC     |     10.000ns|      2.534ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_27_LDC     |     10.000ns|      3.000ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_25_LDC     |     10.000ns|      3.282ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_28_LDC     |     10.000ns|      2.773ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_29_LDC     |     10.000ns|      2.575ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_30_LDC     |     10.000ns|      2.921ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.699|    3.730|    4.114|    2.906|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 16  Score: 3276  (Setup/Max: 3276, Hold: 0)

Constraints cover 84669798 paths, 0 nets, and 18397 connections

Design statistics:
   Minimum period:  10.699ns{1}   (Maximum frequency:  93.467MHz)
   Maximum path delay from/to any node:   6.680ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 22 16:51:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 299 MB



