module myModule (
    input logic [3:0] in1,
    input logic [15:0] in2,
    output logic [2:0] out
    );

    // Assigns out to be the concatenation of in1 and in2
    assign out = {in1, in2};
    
endmodule