<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat May 17 12:57:55 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck190:part0:3.3" DEVICE="xcvc1902" NAME="vitis_design" PACKAGE="vsva2197" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="5" NAME="ch0_lpddr4_c0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch0_lpddr4_c0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_ck_c_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_ck_c_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_ck_t_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_ck_t_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_cke_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_cke_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_cs_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_cs_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch0_lpddr4_c0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch0_lpddr4_c0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c0_reset_n" SIGIS="rst" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch0_lpddr4_c1_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch0_lpddr4_c1_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_ck_c_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_ck_c_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_ck_t_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_ck_t_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_cke_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_cke_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_cs_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_cs_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch0_lpddr4_c1_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch0_lpddr4_c1_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch0_lpddr4_c1_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_lpddr4_c1_reset_n" SIGIS="rst" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH0_LPDDR4_1_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch1_lpddr4_c0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch1_lpddr4_c0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_ck_c_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_ck_c_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_ck_t_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_ck_t_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_cke_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_cke_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_cs_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_cs_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch1_lpddr4_c0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch1_lpddr4_c0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c0_reset_n" SIGIS="rst" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch1_lpddr4_c1_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ca_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ca_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="ch1_lpddr4_c1_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ca_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ca_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_ck_c_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ck_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_ck_c_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ck_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_ck_t_a" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ck_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_ck_t_b" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_ck_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_cke_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cke_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_cke_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_cke_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cke_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_cke_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_cs_a" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cs_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_cs_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_cs_b" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cs_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_cs_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dmi_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dmi_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dmi_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dmi_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch1_lpddr4_c1_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dq_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dq_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ch1_lpddr4_c1_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dq_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dq_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_c_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dqs_c_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_c_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dqs_c_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_t_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dqs_t_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ch1_lpddr4_c1_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_t_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_dqs_t_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_lpddr4_c1_reset_n" SIGIS="rst" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="CH1_LPDDR4_1_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_act_n" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ddr4_dimm1_adr" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr4_dimm1_ba" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr4_dimm1_bg" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_ck_c" SIGIS="clk" SIGNAME="noc_ddr4_CH0_DDR4_0_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_ck_t" SIGIS="clk" SIGNAME="noc_ddr4_CH0_DDR4_0_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_cke" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_cs_n" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="ddr4_dimm1_dq" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr4_dimm1_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_odt" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr4_dimm1_reset_n" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="CH0_DDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ddr4_dimm1_sma_clk_clk_n" SIGIS="clk" SIGNAME="noc_ddr4_sys_clk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="sys_clk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ddr4_dimm1_sma_clk_clk_p" SIGIS="clk" SIGNAME="noc_ddr4_sys_clk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_ddr4" PORT="sys_clk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="lpddr4_sma_clk1_clk_n" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="sys_clk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="lpddr4_sma_clk1_clk_p" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="sys_clk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="lpddr4_sma_clk2_clk_n" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk1_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="sys_clk1_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="lpddr4_sma_clk2_clk_p" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk1_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="noc_lpddr4" PORT="sys_clk1_clk_p"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="noc_ddr4_CH0_DDR4_0" DATAWIDTH="8" NAME="ddr4_dimm1" TYPE="INITIATOR">
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ddr4_dimm1_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ddr4_dimm1_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr4_dimm1_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ddr4_dimm1_bg"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr4_dimm1_cke"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ddr4_dimm1_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ddr4_dimm1_ck_t"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr4_dimm1_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ddr4_dimm1_dm_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr4_dimm1_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ddr4_dimm1_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ddr4_dimm1_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr4_dimm1_odt"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr4_dimm1_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ddr4_dimm1_sma_clk" NAME="ddr4_dimm1_sma_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="ddr4_dimm1_sma_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="ddr4_dimm1_sma_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="noc_lpddr4_CH0_LPDDR4_0" NAME="ch0_lpddr4_c0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="ch0_lpddr4_c0_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="ch0_lpddr4_c0_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="ch0_lpddr4_c0_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="ch0_lpddr4_c0_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="ch0_lpddr4_c0_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="ch0_lpddr4_c0_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="ch0_lpddr4_c0_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="ch0_lpddr4_c0_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="ch0_lpddr4_c0_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="ch0_lpddr4_c0_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="ch0_lpddr4_c0_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="ch0_lpddr4_c0_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="ch0_lpddr4_c0_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="ch0_lpddr4_c0_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="ch0_lpddr4_c0_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="ch0_lpddr4_c0_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="ch0_lpddr4_c0_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="ch0_lpddr4_c0_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_lpddr4_c0_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="noc_lpddr4_CH0_LPDDR4_1" NAME="ch0_lpddr4_c1" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="ch0_lpddr4_c1_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="ch0_lpddr4_c1_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="ch0_lpddr4_c1_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="ch0_lpddr4_c1_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="ch0_lpddr4_c1_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="ch0_lpddr4_c1_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="ch0_lpddr4_c1_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="ch0_lpddr4_c1_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="ch0_lpddr4_c1_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="ch0_lpddr4_c1_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="ch0_lpddr4_c1_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="ch0_lpddr4_c1_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="ch0_lpddr4_c1_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="ch0_lpddr4_c1_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="ch0_lpddr4_c1_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="ch0_lpddr4_c1_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="ch0_lpddr4_c1_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="ch0_lpddr4_c1_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_lpddr4_c1_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="noc_lpddr4_CH1_LPDDR4_0" NAME="ch1_lpddr4_c0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="ch1_lpddr4_c0_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="ch1_lpddr4_c0_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="ch1_lpddr4_c0_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="ch1_lpddr4_c0_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="ch1_lpddr4_c0_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="ch1_lpddr4_c0_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="ch1_lpddr4_c0_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="ch1_lpddr4_c0_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="ch1_lpddr4_c0_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="ch1_lpddr4_c0_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="ch1_lpddr4_c0_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="ch1_lpddr4_c0_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="ch1_lpddr4_c0_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="ch1_lpddr4_c0_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="ch1_lpddr4_c0_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="ch1_lpddr4_c0_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="ch1_lpddr4_c0_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="ch1_lpddr4_c0_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch1_lpddr4_c0_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="noc_lpddr4_CH1_LPDDR4_1" NAME="ch1_lpddr4_c1" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CA_A" PHYSICAL="ch1_lpddr4_c1_ca_a"/>
        <PORTMAP LOGICAL="CA_B" PHYSICAL="ch1_lpddr4_c1_ca_b"/>
        <PORTMAP LOGICAL="CKE_A" PHYSICAL="ch1_lpddr4_c1_cke_a"/>
        <PORTMAP LOGICAL="CKE_B" PHYSICAL="ch1_lpddr4_c1_cke_b"/>
        <PORTMAP LOGICAL="CK_C_A" PHYSICAL="ch1_lpddr4_c1_ck_c_a"/>
        <PORTMAP LOGICAL="CK_C_B" PHYSICAL="ch1_lpddr4_c1_ck_c_b"/>
        <PORTMAP LOGICAL="CK_T_A" PHYSICAL="ch1_lpddr4_c1_ck_t_a"/>
        <PORTMAP LOGICAL="CK_T_B" PHYSICAL="ch1_lpddr4_c1_ck_t_b"/>
        <PORTMAP LOGICAL="CS_A" PHYSICAL="ch1_lpddr4_c1_cs_a"/>
        <PORTMAP LOGICAL="CS_B" PHYSICAL="ch1_lpddr4_c1_cs_b"/>
        <PORTMAP LOGICAL="DMI_A" PHYSICAL="ch1_lpddr4_c1_dmi_a"/>
        <PORTMAP LOGICAL="DMI_B" PHYSICAL="ch1_lpddr4_c1_dmi_b"/>
        <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="ch1_lpddr4_c1_dqs_c_a"/>
        <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="ch1_lpddr4_c1_dqs_c_b"/>
        <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="ch1_lpddr4_c1_dqs_t_a"/>
        <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="ch1_lpddr4_c1_dqs_t_b"/>
        <PORTMAP LOGICAL="DQ_A" PHYSICAL="ch1_lpddr4_c1_dq_a"/>
        <PORTMAP LOGICAL="DQ_B" PHYSICAL="ch1_lpddr4_c1_dq_b"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch1_lpddr4_c1_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_lpddr4_sma_clk1" NAME="lpddr4_sma_clk1" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="lpddr4_sma_clk1_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="lpddr4_sma_clk1_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_lpddr4_sma_clk2" NAME="lpddr4_sma_clk2" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="lpddr4_sma_clk2_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="lpddr4_sma_clk2_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="vitis_design_CIPS_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="2" DRIVERMODE="SUBCORE" FULLNAME="/CIPS_0" HARDIP="TRUE" HWVERSION="3.4" INSTANCE="CIPS_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="vitis_design_CIPS_0_0" VLNV="xilinx.com:ip:versal_cips:3.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_4;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_MODES None"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 10.0 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_CCIX_GUI_EN 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CLASS_CODE 0x058000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CLASS_CODE 0x058000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE1_MODES None CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x058000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x058000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PFx_MSI_ENABLED 4 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PERIPHERAL_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_3_RSVD 0 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFCLK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_CIPS_0_0"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="ps_pmc_fixed_io"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 0 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 400.000000 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333332 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.334 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.333328 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.334 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 150.000000 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999939 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200.000000 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200.000000 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 300.000000 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c####SD1/eMMC1#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0} PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda####buspwr/rst#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_REF_CLK_FREQMHZ 33.333333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 3.0} PMC_SD1_SPEED_MODE {high speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 1 POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1350.000000 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 400.000000 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999939 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999939 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 600.000000 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM0_REF_CTRL_DIVISOR0 2 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM1_REF_CTRL_DIVISOR0 2 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 1 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 600.000000 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20.000000 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 46 .. 47}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 1 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 1 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 1 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 1 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 1 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 1 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 1 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 1 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {ENABLE 0} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 1 PS_USE_FPD_AXI_NOC1 1 PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 1 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_INTERFACE_TO_USE None SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 62 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 0 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 400.000000 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333332 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.334 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.333328 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.334 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 150.000000 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999939 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200.000000 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200.000000 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 300.000000 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 300.000000 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c####SD1/eMMC1#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0} PMC_MIO_TREE_SIGNALS qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda####buspwr/rst#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_BAUD_RATE_DIV 2 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_SPEED_MODE {default speed} PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 3.0} PMC_SD1_SPEED_MODE {high speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 1 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 0 PS_A72_LOAD 0.0 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1350.000000 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 400.000000 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999939 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999939 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 600.000000 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM0_REF_CTRL_DIVISOR0 2 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM1_REF_CTRL_DIVISOR0 2 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 1 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 600.000000 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 400.000000 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100.000000 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20.000000 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 46 .. 47}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 1 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 1 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 1 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 1 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 1 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 1 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 1 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 1 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {ENABLE 0} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 1 PS_USE_FPD_AXI_NOC1 1 PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 1 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR1_PS_USE_CAPTURE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PS_USE_CAPTURE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PS_USE_CAPTURE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 62 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_MUX_ADDR_ENABLE 0 SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="FPD_AXI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_AXI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_AXI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_AXI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_AXI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_AXI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_AXI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_AXI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_AXI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_AXI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_AXI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_AXI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_AXI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_AXI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_0_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_0_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_AXI_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_AXI_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_AXI_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_AXI_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_AXI_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_AXI_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_AXI_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_AXI_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_AXI_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_AXI_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_AXI_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_AXI_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_AXI_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_AXI_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_AXI_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_AXI_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_AXI_NOC_1_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_AXI_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_AXI_NOC_1_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_2_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_arready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awlock" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_awready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_bready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_bvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_rready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wlast" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_wready" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_3_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wvalid" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arlock" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_arready" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arvalid" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awlock" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_awready" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awvalid" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_bready" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_bvalid" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="LPD_AXI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rlast" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_rready" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rvalid" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="LPD_AXI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wlast" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_wready" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wvalid" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arlock" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_arready" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arvalid" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awlock" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_awready" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awvalid" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_bready" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_buser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_bvalid" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="PMC_NOC_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rlast" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_rready" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="PMC_NOC_AXI_0_ruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rvalid" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="PMC_NOC_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wlast" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_wready" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="PMC_NOC_AXI_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wvalid" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_axi_noc_axi0_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_axi_noc_axi1_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_axi_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk6"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi0_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi1_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi2_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi3_clk" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="93" NAME="gem0_tsu_timer_cnt" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="600000000" DIR="O" NAME="lpd_axi_noc_clk" SIGIS="clk" SIGNAME="CIPS_0_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk7"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="CIPS_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="resetn"/>
            <CONNECTION INSTANCE="psr_104mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_156mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_208mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_312mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_416mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_625mhz" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="psr_78mhz" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_parent_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="pmc_axi_noc_axi0_clk" SIGIS="clk" SIGNAME="CIPS_0_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="CIPS_0_M_AXI_FPD" DATAWIDTH="128" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="FPD_CCI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_0_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_0_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="FPD_CCI_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_1_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_1_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_1_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_1_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_1_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_1_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_1_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="FPD_CCI_NOC_2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_2_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_2_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_2_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_2_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_2_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_2_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_2_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_2_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_2_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_2_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_2_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_2_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_2_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_2_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_2_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_2_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_2_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_2_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_2_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_2_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_2_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_2_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_2_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_2_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_2_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_2_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_2_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_2_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_2_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_2_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_2_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_2_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_2_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_2_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_2_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_2_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_2_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_2_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="FPD_CCI_NOC_3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_3_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_3_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_3_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_3_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_3_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_3_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_3_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_3_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_3_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_3_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_3_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_3_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_3_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_3_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_3_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_3_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_3_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_3_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_3_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_3_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_3_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_3_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_3_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_3_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_3_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_3_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_3_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_3_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_3_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_3_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_3_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_3_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_3_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_3_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_3_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_3_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_3_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_3_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_AXI_NOC_0" DATAWIDTH="128" NAME="FPD_AXI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_axi_noc_axi0_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_nci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_NCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_AXI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_AXI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_AXI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_AXI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_AXI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_AXI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_AXI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_AXI_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_AXI_NOC_0_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_AXI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_AXI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_AXI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_AXI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_AXI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_AXI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_AXI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_AXI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_AXI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_AXI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_AXI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_AXI_NOC_0_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_AXI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_AXI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_AXI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_AXI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_AXI_NOC_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_AXI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_AXI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_AXI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_AXI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_AXI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_AXI_NOC_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_AXI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_AXI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_AXI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_AXI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_AXI_NOC_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_AXI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_AXI_NOC_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_AXI_NOC_1" DATAWIDTH="128" NAME="FPD_AXI_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_axi_noc_axi1_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_nci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_NCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_AXI_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_AXI_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_AXI_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_AXI_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_AXI_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_AXI_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_AXI_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_AXI_NOC_1_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_AXI_NOC_1_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_AXI_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_AXI_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_AXI_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_AXI_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_AXI_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_AXI_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_AXI_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_AXI_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_AXI_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_AXI_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_AXI_NOC_1_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_AXI_NOC_1_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_AXI_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_AXI_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_AXI_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_AXI_NOC_1_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_AXI_NOC_1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_AXI_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_AXI_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_AXI_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_AXI_NOC_1_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_AXI_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_AXI_NOC_1_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_AXI_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_AXI_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_AXI_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_AXI_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_AXI_NOC_1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_AXI_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_AXI_NOC_1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="LPD_AXI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="600000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_RPU_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="LPD_AXI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="LPD_AXI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="LPD_AXI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="LPD_AXI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="LPD_AXI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="LPD_AXI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="LPD_AXI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="LPD_AXI_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="LPD_AXI_NOC_0_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="LPD_AXI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="LPD_AXI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="LPD_AXI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="LPD_AXI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="LPD_AXI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="LPD_AXI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="LPD_AXI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="LPD_AXI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="LPD_AXI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="LPD_AXI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="LPD_AXI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="LPD_AXI_NOC_0_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="LPD_AXI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="LPD_AXI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="LPD_AXI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="LPD_AXI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="LPD_AXI_NOC_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="LPD_AXI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="LPD_AXI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="LPD_AXI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="LPD_AXI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="LPD_AXI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="LPD_AXI_NOC_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="LPD_AXI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="LPD_AXI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="LPD_AXI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="LPD_AXI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="LPD_AXI_NOC_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="LPD_AXI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="LPD_AXI_NOC_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="PMC_NOC_AXI_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PMC_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="SLR_INDEX" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="PMC_NOC_AXI_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="PMC_NOC_AXI_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PMC_NOC_AXI_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="PMC_NOC_AXI_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="PMC_NOC_AXI_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PMC_NOC_AXI_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="PMC_NOC_AXI_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="PMC_NOC_AXI_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="PMC_NOC_AXI_0_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="PMC_NOC_AXI_0_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PMC_NOC_AXI_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="PMC_NOC_AXI_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="PMC_NOC_AXI_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="PMC_NOC_AXI_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="PMC_NOC_AXI_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PMC_NOC_AXI_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="PMC_NOC_AXI_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="PMC_NOC_AXI_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PMC_NOC_AXI_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="PMC_NOC_AXI_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="PMC_NOC_AXI_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="PMC_NOC_AXI_0_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="PMC_NOC_AXI_0_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PMC_NOC_AXI_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="PMC_NOC_AXI_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="PMC_NOC_AXI_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="PMC_NOC_AXI_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="PMC_NOC_AXI_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="PMC_NOC_AXI_0_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="PMC_NOC_AXI_0_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="PMC_NOC_AXI_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="PMC_NOC_AXI_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="PMC_NOC_AXI_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="PMC_NOC_AXI_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="PMC_NOC_AXI_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="PMC_NOC_AXI_0_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="PMC_NOC_AXI_0_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="PMC_NOC_AXI_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="PMC_NOC_AXI_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="PMC_NOC_AXI_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="PMC_NOC_AXI_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="PMC_NOC_AXI_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="PMC_NOC_AXI_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="PMC_NOC_AXI_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_INI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_INI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_AXI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA400FFFF" INSTANCE="axi_intc_cascaded_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA401FFFF" INSTANCE="dummy_slave_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA402FFFF" INSTANCE="dummy_slave_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA403FFFF" INSTANCE="dummy_slave_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA404FFFF" INSTANCE="dummy_slave_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xA4050000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xA405FFFF" INSTANCE="VitisRegion_mm2s_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xA4060000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xA406FFFF" INSTANCE="VitisRegion_mm2s_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0xA4070000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0xA407FFFF" INSTANCE="VitisRegion_s2mm" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA408FFFF" INSTANCE="VitisRegion_System_DPA_dpa_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXIFIFO"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4090000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA409FFFF" INSTANCE="VitisRegion_System_DPA_dpa_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXIHUB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40A0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40AFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40B0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40BFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40CFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40D0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40DFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40E0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40EFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40F0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40FFFFF" INSTANCE="VitisRegion_System_DPA_dpa_mon5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA5000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA500FFFF" INSTANCE="axi_intc_parent" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="S_AXIMM_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0xA6000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA6FFFFFF" INSTANCE="VitisRegion_System_DPA_dpa_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXIMM"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_INI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_INI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_AXI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ai_engine_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_CH1x2" BASENAME="C_BASEADDR" BASEVALUE="0x50000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x501FFFFFFFF" INSTANCE="noc_lpddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_CH1x2" BASENAME="C_BASEADDR" BASEVALUE="0x50000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x501FFFFFFFF" INSTANCE="noc_lpddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_INI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_CH1x2" BASENAME="C_BASEADDR" BASEVALUE="0x50000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x501FFFFFFFF" INSTANCE="noc_lpddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_INI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_CH1x2" BASENAME="C_BASEADDR" BASEVALUE="0x50000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x501FFFFFFFF" INSTANCE="noc_lpddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_CH1x2" BASENAME="C_BASEADDR" BASEVALUE="0x50000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x501FFFFFFFF" INSTANCE="noc_lpddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="noc_ddr4"/>
        <PERIPHERAL INSTANCE="axi_intc_cascaded_1"/>
        <PERIPHERAL INSTANCE="dummy_slave_0"/>
        <PERIPHERAL INSTANCE="dummy_slave_1"/>
        <PERIPHERAL INSTANCE="dummy_slave_2"/>
        <PERIPHERAL INSTANCE="dummy_slave_3"/>
        <PERIPHERAL INSTANCE="VitisRegion_mm2s_1"/>
        <PERIPHERAL INSTANCE="VitisRegion_mm2s_2"/>
        <PERIPHERAL INSTANCE="VitisRegion_s2mm"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_hub"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon0"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon1"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon2"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon3"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon4"/>
        <PERIPHERAL INSTANCE="VitisRegion_System_DPA_dpa_mon5"/>
        <PERIPHERAL INSTANCE="axi_intc_parent"/>
        <PERIPHERAL INSTANCE="ai_engine_0"/>
        <PERIPHERAL INSTANCE="noc_lpddr4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="vitis_design_dpa_ctrl_interconnect_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/VitisRegion/System_DPA/dpa_ctrl_interconnect" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_dpa_ctrl_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_dpa_ctrl_interconnect_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_ctrl_interconnect_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_axihub_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M09_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/VitisRegion/System_DPA/dpa_hub" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_hub" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emulation_profiler_core" VLNV="xilinx.com:ip:emulation_profiler_core:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXIMM_MAP" NAME="S_AXIMM_BLOCK" RANGE="16777216" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="EMULATION" VALUE="false"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="NUM_TRACE_PORTS" VALUE="9"/>
        <PARAMETER NAME="S_AXIMM_ADDR_RANGE" VALUE="16777216"/>
        <PARAMETER NAME="S_AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXIMM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXIMM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TRACE_OFFLOADING" VALUE="PCI"/>
        <PARAMETER NAME="USE_PASSTHROUGH" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_hub_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA6000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA6FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="axilite_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="axilite_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axihub_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axihub_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axihub_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axihub_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axihub_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axihub_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axihub_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axihub_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axihub_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axihub_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axihub_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axihub_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axihub_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axihub_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axihub_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axihub_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axihub_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_aximm_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_aximm_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_aximm_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_aximm_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_aximm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_aximm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_aximm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_aximm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_aximm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="s_aximm_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_aximm_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_rlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_aximm_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_aximm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_wlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_aximm_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_aximm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_aximm_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata0" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="trace_tdata1" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata2" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata3" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata4" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata5" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata6" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata7" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="trace_tdata8" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest0" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest1" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest2" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest3" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest4" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest5" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest6" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest7" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tdest8" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid0" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid1" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid2" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid3" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid4" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid5" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid6" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid7" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trace_tid8" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast1" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast2" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast3" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast4" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast5" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast6" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast7" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tlast8" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready1" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready2" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready3" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready4" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready5" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready6" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready7" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trace_tready8" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_wr_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid1" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="m_axis_rd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid2" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid3" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_wr_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid4" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="m_axis_rd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid5" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid6" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_wr_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid7" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="m_axis_rd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_tvalid8" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M10_AXI" DATAWIDTH="32" NAME="S_AXIMM" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_aximm_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_aximm_arburst"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_aximm_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_aximm_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_aximm_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_aximm_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_aximm_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_aximm_awburst"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_aximm_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_aximm_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_aximm_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_aximm_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_aximm_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_aximm_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_aximm_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_aximm_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_aximm_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_aximm_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_aximm_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_aximm_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_aximm_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_aximm_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_aximm_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_aximm_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_aximm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXIFIFO" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M01_AXI" DATAWIDTH="32" NAME="S_AXIHUB" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axihub_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axihub_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axihub_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axihub_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axihub_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axihub_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axihub_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axihub_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axihub_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axihub_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axihub_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axihub_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axihub_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axihub_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axihub_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axihub_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axihub_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon0_TRACE_OUT_0" NAME="TRACE_IN_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata0"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest0"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid0"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast0"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready0"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon0_TRACE_OUT_1" NAME="TRACE_IN_1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata1"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest1"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid1"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast1"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready1"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon1_TRACE_OUT" NAME="TRACE_IN_2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata2"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest2"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid2"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast2"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready2"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon2_TRACE_OUT_0" NAME="TRACE_IN_3" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata3"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest3"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid3"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast3"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready3"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid3"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon2_TRACE_OUT_1" NAME="TRACE_IN_4" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata4"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest4"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid4"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast4"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready4"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid4"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon3_TRACE_OUT" NAME="TRACE_IN_5" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata5"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest5"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid5"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast5"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready5"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid5"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon4_TRACE_OUT_0" NAME="TRACE_IN_6" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata6"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest6"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid6"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast6"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready6"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid6"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon4_TRACE_OUT_1" NAME="TRACE_IN_7" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata7"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest7"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid7"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast7"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready7"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid7"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon5_TRACE_OUT" NAME="TRACE_IN_8" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="trace_tdata8"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="trace_tdest8"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="trace_tid8"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="trace_tlast8"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="trace_tready8"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="trace_tvalid8"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon0" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_aximm_perf_mon" VLNV="xilinx.com:ip:sim_aximm_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;1111111111111111111111111111111111111111111111111111111111111111&quot;"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="false"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="true"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="true"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="mm2s_1:m_axi_gmem-DDR"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="0"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="1"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40A0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40AFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_rd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rd_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_wr_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_wr_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mon_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WVALID" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_m_axi_gmem" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_ARBURST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_ARLEN"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_AWBURST"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_AWLEN"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon0_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_wr_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_wr_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_wr_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_wr_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_wr_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_wr_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon0_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rd_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_rd_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_rd_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M06_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon1" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon1" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_axis_perf_mon" VLNV="xilinx.com:ip:sim_axis_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_USER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DETAILED_TRACE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="mm2s_1:s-dwc_mm2s_1_s:S_AXIS"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TRACE_ID" VALUE="576"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40B0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_mon_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_s" NAME="MON_AXIS" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_mon_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_mon_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_mon_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_mon_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_mon_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_mon_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon1_TRACE_OUT" NAME="TRACE_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon2" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon2" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_aximm_perf_mon" VLNV="xilinx.com:ip:sim_aximm_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;1111111111111111111111111111111111111111111111111111111111111111&quot;"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="false"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="true"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="true"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="mm2s_2:m_axi_gmem-DDR"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="2"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="3"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40CFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_rd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rd_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_wr_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_wr_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mon_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WVALID" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_m_axi_gmem" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_ARBURST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_ARLEN"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_AWBURST"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_AWLEN"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon2_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_wr_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_wr_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_wr_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_wr_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_wr_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_wr_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon2_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rd_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_rd_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_rd_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M07_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon3" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon3" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_axis_perf_mon" VLNV="xilinx.com:ip:sim_axis_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_USER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DETAILED_TRACE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="mm2s_2:s-dwc_mm2s_2_s:S_AXIS"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TRACE_ID" VALUE="577"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40D0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_mon_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_s" NAME="MON_AXIS" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_mon_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_mon_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_mon_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_mon_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_mon_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_mon_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon3_TRACE_OUT" NAME="TRACE_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon4" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon4" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_aximm_perf_mon" VLNV="xilinx.com:ip:sim_aximm_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_MAX" VALUE="&quot;1111111111111111111111111111111111111111111111111111111111111111&quot;"/>
        <PARAMETER NAME="ADDR_MIN" VALUE="&quot;0000000000000000000000000000000000000000000000000000000000000000&quot;"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CAPTURE_BURSTS" VALUE="0"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_ADDR_FILTER" VALUE="false"/>
        <PARAMETER NAME="ENABLE_COUNTERS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DEBUG" VALUE="true"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="true"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MODE_SDACCEL" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="s2mm:m_axi_gmem-DDR"/>
        <PARAMETER NAME="NUM_REG_STAGES" VALUE="1"/>
        <PARAMETER NAME="READ_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="READ_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="TRACE_READ_ID" VALUE="4"/>
        <PARAMETER NAME="TRACE_WRITE_ID" VALUE="5"/>
        <PARAMETER NAME="WRITE_START_SELECT" VALUE="Address"/>
        <PARAMETER NAME="WRITE_STOP_SELECT" VALUE="Last Data"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40E0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40EFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_rd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_rd_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_rd_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_rd_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_wr_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_wr_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_wr_tready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_wr_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mon_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_ARBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_ARLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_ARSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="mon_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="mon_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="mon_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_BVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="mon_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="mon_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_RVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mon_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WLAST" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="mon_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_WVALID" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awready_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_bresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bvalid_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_rdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready_mon" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_rresp_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rvalid_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wready_mon" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb_mon" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid_mon" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_s2mm_m_axi_gmem" DATAWIDTH="32" NAME="MON_M_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mon_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mon_ARBURST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mon_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mon_ARLEN"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mon_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mon_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mon_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mon_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mon_AWBURST"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mon_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mon_AWLEN"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mon_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mon_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mon_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mon_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mon_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mon_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mon_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mon_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mon_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mon_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mon_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mon_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mon_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mon_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mon_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mon_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mon_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mon_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon4_TRACE_OUT_0" NAME="TRACE_OUT_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_wr_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_wr_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_wr_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_wr_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_wr_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_wr_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon4_TRACE_OUT_1" NAME="TRACE_OUT_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_rd_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_rd_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_rd_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_rd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_rd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_rd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M08_AXI" DATAWIDTH="32" NAME="MON_S_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr_mon"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot_mon"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready_mon"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid_mon"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr_mon"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot_mon"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready_mon"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid_mon"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready_mon"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp_mon"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid_mon"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata_mon"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready_mon"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp_mon"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid_mon"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata_mon"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready_mon"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb_mon"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid_mon"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/VitisRegion/System_DPA/dpa_mon5" HWVERSION="1.0" INSTANCE="VitisRegion_System_DPA_dpa_mon5" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="sim_axis_perf_mon" VLNV="xilinx.com:ip:sim_axis_perf_mon:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXISTREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXISTREAM_DEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AXISTREAM_USER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DETAILED_TRACE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TRACE" VALUE="1"/>
        <PARAMETER NAME="EN_AXI_LITE" VALUE="true"/>
        <PARAMETER NAME="EXT_MON_RST" VALUE="1"/>
        <PARAMETER NAME="EXT_TRACE_RST" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="true"/>
        <PARAMETER NAME="MONITOR_ID" VALUE="dwc_ai_engine_0_M00_AXIS:M_AXIS-s2mm:s"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TRACE_ID" VALUE="578"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dpa_mon5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40F0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdata8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdata8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tdest8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tdest8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tid8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tid8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tlast8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tlast8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tready8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tready8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_trace_tvalid8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_tvalid8"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="mon_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_mon_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_mon_tready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_mon_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="trace_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="trace_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_M_AXIS" NAME="MON_AXIS" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_mon_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_mon_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_mon_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_mon_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_mon_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_mon_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_System_DPA_dpa_mon5_TRACE_OUT" NAME="TRACE_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/VitisRegion/axi_intc_cascaded_1_intr_1_interrupt_concat" HWVERSION="2.1" INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/VitisRegion/dwc_ai_engine_0_M00_AXIS" HWVERSION="1.1" INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dwc_ai_engine_0_M00_AXIS_0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="M00_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ai_engine_0_M00_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/VitisRegion/dwc_mm2s_1_s" HWVERSION="1.1" INSTANCE="VitisRegion_dwc_mm2s_1_s" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011111"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dwc_mm2s_1_s_0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_s" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_mm2s_1_s_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/VitisRegion/dwc_mm2s_2_s" HWVERSION="1.1" INSTANCE="VitisRegion_dwc_mm2s_2_s" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011111"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dwc_mm2s_2_s_0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S01_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S01_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S01_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S01_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S01_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_s" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_mm2s_2_s_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/VitisRegion/irq_const_tieoff" HWVERSION="1.1" INSTANCE="VitisRegion_irq_const_tieoff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_irq_const_tieoff_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In4"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In5"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In6"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In7"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In8"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In9"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In10"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In11"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In12"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In13"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In14"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In15"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In16"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In17"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In18"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In19"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In20"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In21"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In22"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In23"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In24"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In25"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In26"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In27"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In28"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In29"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In30"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In4"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In5"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In6"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In7"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In8"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In9"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In10"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In11"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In12"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In13"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In14"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In15"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In16"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In17"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In18"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In19"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In20"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In21"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In22"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In23"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In24"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In25"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In26"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In27"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In28"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In29"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In30"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In31"/>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2114087154" FULLNAME="/VitisRegion/mm2s_1" HWVERSION="1.0" INSTANCE="VitisRegion_mm2s_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mm2s" VLNV="xilinx.com:hls:mm2s:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_CONTINUE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_continue'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="size">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of size"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_mm2s_1_0"/>
        <PARAMETER NAME="II" VALUE="0"/>
        <PARAMETER NAME="clk_period" VALUE="3.2"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xA4050000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xA405FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="VitisRegion_mm2s_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_ARID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_AWID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_BID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_BREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_BVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_RID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RLAST" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_RREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WLAST" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_WREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_TREADY" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_TVALID" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M06_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_s" NAME="s" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_m_axi_gmem" DATAWIDTH="32" NAME="m_axi_gmem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="noc_ddr4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114087154" FULLNAME="/VitisRegion/mm2s_2" HWVERSION="1.0" INSTANCE="VitisRegion_mm2s_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mm2s" VLNV="xilinx.com:hls:mm2s:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_CONTINUE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_continue'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="size">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of size"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_mm2s_2_0"/>
        <PARAMETER NAME="II" VALUE="0"/>
        <PARAMETER NAME="clk_period" VALUE="3.2"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xA4060000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xA406FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="VitisRegion_mm2s_2_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_ARID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_AWID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_BID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_BREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_BVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_RID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RLAST" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_RREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WLAST" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_WREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_TREADY" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_TVALID" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M07_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_s" NAME="s" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_TREADY"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_TSTRB"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_m_axi_gmem" DATAWIDTH="32" NAME="m_axi_gmem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="noc_ddr4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2114087154" FULLNAME="/VitisRegion/s2mm" HWVERSION="1.0" INSTANCE="VitisRegion_s2mm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="s2mm" VLNV="xilinx.com:hls:s2mm:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_control" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_CONTINUE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_continue'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'interrupt'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="22"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mem_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mem"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mem">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 of mem"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="size">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of size"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 of size"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_GMEM_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_GMEM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_GMEM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_GMEM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_ID_PORTS" VALUE="true"/>
        <PARAMETER NAME="C_M_AXI_GMEM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_s2mm_0"/>
        <PARAMETER NAME="II" VALUE="0"/>
        <PARAMETER NAME="clk_period" VALUE="3.2"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0xA4070000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0xA407FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="VitisRegion_s2mm_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_ARID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_gmem_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_gmem_AWID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_gmem_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_gmem_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_gmem_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_BID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_BREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_BVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_gmem_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axi_gmem_RID" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RLAST" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_RREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_gmem_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_RVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_gmem_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WLAST" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_gmem_WREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_gmem_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_gmem_WVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_TREADY" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_TVALID" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M08_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_M_AXIS" NAME="s" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_s2mm_m_axi_gmem" DATAWIDTH="32" NAME="m_axi_gmem" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_gmem_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_gmem_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_gmem_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_gmem_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_gmem_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_gmem_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_gmem_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_gmem_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_gmem_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_gmem_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_gmem_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_gmem_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_gmem_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_gmem_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_gmem_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_gmem_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_gmem_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_gmem_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_gmem_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_gmem_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_gmem_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_gmem_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_gmem_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_gmem_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_gmem_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_gmem_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_gmem_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_gmem_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_gmem_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_gmem_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_gmem_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_gmem_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_gmem_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_gmem_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_gmem_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_gmem_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_gmem_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_gmem_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_gmem_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW1" BASENAME="C_BASEADDR" BASEVALUE="0x800000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x97FFFFFFF" INSTANCE="noc_ddr4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_gmem" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="noc_ddr4"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="vitis_design_ai_engine_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="11" DRIVERMODE="CORE" FULLNAME="/ai_engine_0" HWVERSION="2.0" INSTANCE="ai_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ai_engine" SIM_BD="vitis_design_ai_engine_0_0" VLNV="xilinx.com:ip:ai_engine:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=ai_engine;v=v2_0;d=pg358-versal-ai-engine.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="fast_dm_write" VALUE="true"/>
        <PARAMETER NAME="fast_pm_write" VALUE="true"/>
        <PARAMETER NAME="AIE_COL_DICT" VALUE="col00 0x20000000000 col01 0x20000800000 col02 0x20001000000 col03 0x20001800000 col04 0x20002000000 col05 0x20002800000 col06 0x20003000000 col07 0x20003800000 col08 0x20004000000 col09 0x20004800000 col10 0x20005000000 col11 0x20005800000 col12 0x20006000000 col13 0x20006800000 col14 0x20007000000 col15 0x20007800000 col16 0x20008000000 col17 0x20008800000 col18 0x20009000000 col19 0x20009800000 col20 0x2000A000000 col21 0x2000A800000 col22 0x2000B000000 col23 0x2000B800000 col24 0x2000C000000 col25 0x2000C800000 col26 0x2000D000000 col27 0x2000D800000 col28 0x2000E000000 col29 0x2000E800000 col30 0x2000F000000 col31 0x2000F800000 col32 0x20010000000 col33 0x20010800000 col34 0x20011000000 col35 0x20011800000 col36 0x20012000000 col37 0x20012800000 col38 0x20013000000 col39 0x20013800000 col40 0x20014000000 col41 0x20014800000 col42 0x20015000000 col43 0x20015800000 col44 0x20016000000 col45 0x20016800000 col46 0x20017000000 col47 0x20017800000 col48 0x20018000000 col49 0x20018800000"/>
        <PARAMETER NAME="AIE_CORE_REF_CTRL_FREQMHZ" VALUE="1250"/>
        <PARAMETER NAME="AIE_MAX_FREQ" VALUE="1250"/>
        <PARAMETER NAME="AIE_REF_CLK_FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="AIE_SITE" VALUE="AIE"/>
        <PARAMETER NAME="AUTO_PIPELINE_MI_AXIS" VALUE="M00_AXIS{AUTO_PIPELINE 0}"/>
        <PARAMETER NAME="AUTO_PIPELINE_SI_AXIS" VALUE="S00_AXIS{AUTO_PIPELINE 0}:S01_AXIS{AUTO_PIPELINE 0}"/>
        <PARAMETER NAME="CLK_NAMES" VALUE="aclk0,"/>
        <PARAMETER NAME="C_AVAILABLE_NSU" VALUE="NOC_NSU128_X1Y6 0x20000000000 NOC_NSU128_X2Y6 0x20001000000 NOC_NSU128_X3Y6 0x20001800000 NOC_NSU128_X4Y6 0x20002800000 NOC_NSU128_X5Y6 0x20003800000 NOC_NSU128_X6Y6 0x20005000000 NOC_NSU128_X7Y6 0x20008800000 NOC_NSU128_X8Y6 0x20009800000 NOC_NSU128_X9Y6 0x2000D800000 NOC_NSU128_X10Y6 0x2000E800000 NOC_NSU128_X11Y6 0x20012800000 NOC_NSU128_X12Y6 0x20013800000 NOC_NSU128_X13Y6 0x20017000000 NOC_NSU128_X14Y6 0x20017800000 NOC_NSU128_X15Y6 0x20018000000 NOC_NSU128_X16Y6 0x20018800000"/>
        <PARAMETER NAME="C_EN_ADDR_VIRTUALIZATION" VALUE="0"/>
        <PARAMETER NAME="C_EN_EXT_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_COLUMN" VALUE="1"/>
        <PARAMETER NAME="C_PARTITION_ENABLED" VALUE="0"/>
        <PARAMETER NAME="C_SELECTED_NSU" VALUE="0"/>
        <PARAMETER NAME="C_START_COLUMN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_ai_engine_0_0"/>
        <PARAMETER NAME="FIFO_TYPE_MI_AXIS" VALUE="M00_AXIS{FIFO_TYPE 0}"/>
        <PARAMETER NAME="FIFO_TYPE_SI_AXIS" VALUE="S00_AXIS{FIFO_TYPE 0}:S01_AXIS{FIFO_TYPE 0}"/>
        <PARAMETER NAME="MI_DESTID_PINS" VALUE="No"/>
        <PARAMETER NAME="NAME_MI_AXI"/>
        <PARAMETER NAME="NAME_MI_AXIS" VALUE="M00_AXIS,"/>
        <PARAMETER NAME="NAME_SI_AXI" VALUE="S00_AXI,"/>
        <PARAMETER NAME="NAME_SI_AXIS" VALUE="S00_AXIS,S01_AXIS,"/>
        <PARAMETER NAME="NSU_DICT" VALUE="NOC_NSU128_X1Y6 0x20000000000 NOC_NSU128_X2Y6 0x20001000000 NOC_NSU128_X3Y6 0x20001800000 NOC_NSU128_X4Y6 0x20002800000 NOC_NSU128_X5Y6 0x20003800000 NOC_NSU128_X6Y6 0x20005000000 NOC_NSU128_X7Y6 0x20008800000 NOC_NSU128_X8Y6 0x20009800000 NOC_NSU128_X9Y6 0x2000D800000 NOC_NSU128_X10Y6 0x2000E800000 NOC_NSU128_X11Y6 0x20012800000 NOC_NSU128_X12Y6 0x20013800000 NOC_NSU128_X13Y6 0x20017000000 NOC_NSU128_X14Y6 0x20017800000 NOC_NSU128_X15Y6 0x20018000000 NOC_NSU128_X16Y6 0x20018800000"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI_AXI" VALUE="0"/>
        <PARAMETER NAME="NUM_MI_AXIS" VALUE="1"/>
        <PARAMETER NAME="NUM_NOC_AXIS_CLKS" VALUE="0"/>
        <PARAMETER NAME="NUM_SI_AXI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI_AXIS" VALUE="2"/>
        <PARAMETER NAME="NUM_TRIG_IN" VALUE="0"/>
        <PARAMETER NAME="NUM_TRIG_OUT" VALUE="0"/>
        <PARAMETER NAME="RST_NAMES" VALUE="aresetn0,"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x200FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="127" NAME="M00_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXIS_tlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_ai_engine_0_M00_AXIS_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXIS_tlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_1_s_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXIS_tlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_dwc_mm2s_2_s_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1250000000" DIR="O" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ai_engine_0_s00_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="cips_noc_M00_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="42"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="NOC"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_05a5_noc_ai_mm_0_0_s_axi_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="NOC_NSU_TO_AIE"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ai_engine_0_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CATEGORY" VALUE="PL"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="IS_REGISTERED" VALUE="true"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M00_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M00_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M00_AXIS_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M00_AXIS_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M00_AXIS_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_mm2s_1_s_M_AXIS" NAME="S00_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CATEGORY" VALUE="PL"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="IS_REGISTERED" VALUE="true"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S00_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S00_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S00_AXIS_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S00_AXIS_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S00_AXIS_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_dwc_mm2s_2_s_M_AXIS" NAME="S01_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CATEGORY" VALUE="PL"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="IS_REGISTERED" VALUE="true"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="AIE"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S01_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S01_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S01_AXIS_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S01_AXIS_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S01_AXIS_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_intc_cascaded_1" HWVERSION="4.1" INSTANCE="axi_intc_cascaded_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_4">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_5">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_6">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_7">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_8">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_9">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_10">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_11">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_12">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_13">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_14">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_15">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_16">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_17">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_18">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_19">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_20">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_21">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_22">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_23">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_24">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_25">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_26">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_27">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_28">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_29">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_30">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_31">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_4">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_5">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_6">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_7">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_8">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_9">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_10">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_11">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_12">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_13">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_14">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_15">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_16">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_17">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_18">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_19">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_20">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_21">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_22">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_23">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_24">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_25">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_26">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_27">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_28">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_29">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_30">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_31">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="vitis_design_axi_intc_cascaded_1_0"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xfffffff8"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="32"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="104.166666"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_axi_intc_cascaded_1_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA400FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="intr" RIGHT="0" SENSITIVITY="NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_axi_intc_cascaded_1_intr_1_interrupt_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_cascaded_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_intc_parent" HWVERSION="4.1" INSTANCE="axi_intc_parent" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_4">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_5">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_6">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_7">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_8">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_9">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_10">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_11">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_12">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_13">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_14">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_15">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_16">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_17">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_18">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_19">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_20">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_21">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_22">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_23">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_24">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_25">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_26">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_27">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_28">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_29">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_30">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR_31">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_4">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_5">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_6">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_7">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_8">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_9">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_10">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_11">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_12">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_13">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_14">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_15">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_16">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_17">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_18">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_19">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_20">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_21">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_22">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_23">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_24">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_25">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_26">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_27">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_28">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_29">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_30">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR_31">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="vitis_design_axi_intc_parent_0"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0x7fffffff"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="32"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="104.166666"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_axi_intc_parent_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA5000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA500FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL" SIGIS="INTERRUPT" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_parent_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_cips_noc_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="MIXED" FULLNAME="/cips_noc" HWVERSION="1.1" INSTANCE="cips_noc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_noc" SIM_BD="vitis_design_cips_noc_0" VLNV="xilinx.com:ip:axi_noc:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_noc;v=v1_1;d=pg313-network-on-chip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_cips_noc_0"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_MEM_BACKDOOR_WRITE" VALUE="false"/>
        <PARAMETER NAME="HBM_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="HBM_MEM_INIT_MODE" VALUE="INIT_0"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG" VALUE="0"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc.png"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_CAL_MASK_POLL" VALUE="ENABLE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ISOC_READ_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_ISOC_WRITE_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AC(24-24-24)"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_MIN_VLD_CNT_CTRL" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_OFFSET_ADDR_FOR_INTLV" VALUE="None"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SHARED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRC" VALUE="47000"/>
        <PARAMETER NAME="MC_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="47000"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRP" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="10"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="NUM_MC" VALUE="0"/>
        <PARAMETER NAME="NUM_MCP" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_NMI" VALUE="8"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="8"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="ai_engine_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S00_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S01_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M02_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S02_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M03_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_ddr4" PORT="S03_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_lpddr4" PORT="S00_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_lpddr4" PORT="S01_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_lpddr4" PORT="S02_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M07_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="noc_lpddr4" PORT="S03_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_CCI_NOC_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_CCI_NOC_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_FPD_AXI_NOC_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="FPD_AXI_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S06_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S06_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_LPD_AXI_NOC_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="LPD_AXI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S07_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S07_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S07_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S07_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S07_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_PMC_NOC_AXI_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="PMC_NOC_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_cci_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_cci_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk3" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_cci_noc_axi2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk4" SIGIS="clk" SIGNAME="CIPS_0_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_cci_noc_axi3_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk5" SIGIS="clk" SIGNAME="CIPS_0_fpd_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_axi_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk6" SIGIS="clk" SIGNAME="CIPS_0_fpd_axi_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="fpd_axi_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="600000000" DIR="I" NAME="aclk7" SIGIS="clk" SIGNAME="CIPS_0_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="lpd_axi_noc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="I" NAME="aclk8" SIGIS="clk" SIGNAME="CIPS_0_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pmc_axi_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1250000000" DIR="I" NAME="aclk9" SIGIS="clk" SIGNAME="ai_engine_0_s00_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ai_engine_0" PORT="s00_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M04_INI { read_bw {128} write_bw {128}} M00_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0xc0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_INI { read_bw {128} write_bw {128}} M05_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0xc0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M02_INI { read_bw {128} write_bw {128}} M06_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0xc0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M07_INI { read_bw {128} write_bw {128}} M03_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0xc0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_AXI_NOC_0" DATAWIDTH="128" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_nci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_axi_noc_axi0_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI { read_bw {5} write_bw {5}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S04_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S04_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_FPD_AXI_NOC_1" DATAWIDTH="128" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_nci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_fpd_axi_noc_axi1_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI { read_bw {5} write_bw {5}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S05_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S05_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI { read_bw {5} write_bw {5}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="600000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S06_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S06_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S06_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S06_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S06_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S06_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="CIPS_0_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_57a1_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI { read_bw {5} write_bw {5}} M04_INI { read_bw {5} write_bw {5}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0xc0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S07_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S07_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S07_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S07_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S07_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S07_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S07_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S07_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S07_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="aie"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_05a5_noc_ai_mm_0_0_s_axi_aclk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION" VALUE="768"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M00_INI" NAME="M00_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M01_INI" NAME="M01_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M02_INI" NAME="M02_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M03_INI" NAME="M03_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M03_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M04_INI" NAME="M04_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M04_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M05_INI" NAME="M05_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M05_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M06_INI" NAME="M06_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M06_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M07_INI" NAME="M07_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M07_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/clk_wizard_0" HWVERSION="1.0" INSTANCE="clk_wizard_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="100.00000"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2500.00000"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="HARDSYNC"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="1"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="1"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="10.00000"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="10.00000"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="104.16667"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="24"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="208.33333"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="416.66667"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="625.00000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="MBUFGCE"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="83.33333"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="83.33333"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="83.33333"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4_o1"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out4_o2"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out4_o3"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out4_o4"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="4"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="CE_TYPE" VALUE="HARDSYNC"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="25.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="24.000000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12.000000"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="6.000000"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="4.000000"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="BUFG,BUFG,BUFG,MBUFGCE,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4_o1,clk_out4_o2,clk_out4_o3,clk_out4_o4"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="104.167,208.33,416.67,625,312.5,156.25,78.125"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,true,true,true,false,false,false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_clk_wizard_0_0"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PERF_MODE" VALUE="FULL"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="CIPS_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="cips_noc" PORT="aclk0"/>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="aclk"/>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="aclk1"/>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="aclk"/>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="aclk"/>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="aclk"/>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="aclk"/>
            <CONNECTION INSTANCE="psr_104mhz" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="aclk"/>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="aclk"/>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="208333333" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_208mhz" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="O" NAME="clk_out3" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_416mhz" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_out4_o1_ce" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_out4_o1_clr_n" POLARITY="ACTIVE_LOW" SIGIS="ce" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="625000000" DIR="O" NAME="clk_out4_o1_o1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_625mhz" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="O" NAME="clk_out4_o1_o2" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_312mhz" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="aclk"/>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="aclk"/>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="aclk"/>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="ap_clk"/>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="ap_clk"/>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="ap_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="mon_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="axilite_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_clk"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="aclk1"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="aclk"/>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="aclk2"/>
            <CONNECTION INSTANCE="noc_ddr4" PORT="aclk0"/>
            <CONNECTION INSTANCE="ai_engine_0" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="clk_out4_o1_o3" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_156mhz" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" NAME="clk_out4_o1_o4" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_78mhz" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_156mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_208mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_416mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_625mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_78mhz" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="psr_312mhz" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/dummy_slave_0" HWVERSION="1.1" INSTANCE="dummy_slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dummy_slave_0_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA401FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_2_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/dummy_slave_1" HWVERSION="1.1" INSTANCE="dummy_slave_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dummy_slave_1_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA402FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_3_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/dummy_slave_2" HWVERSION="1.1" INSTANCE="dummy_slave_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dummy_slave_2_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA403FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_4_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/dummy_slave_3" HWVERSION="1.1" INSTANCE="dummy_slave_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_dummy_slave_3_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA404FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_5_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE BD="vitis_design_icn_ctrl_1_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/icn_ctrl_1" HWVERSION="1.0" INSTANCE="icn_ctrl_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_icn_ctrl_1_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_icn_ctrl_1_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_icn_ctrl_1_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="3"/>
        <PARAMETER NAME="NUM_MI" VALUE="11"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_intc_parent_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M02_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M03_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M04_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M04_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M04_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M05_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M05_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_s2mm_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M09_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M09_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M09_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M09_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_ctrl_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="VitisRegion_System_DPA_dpa_hub_s_aximm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="CIPS_0_M_AXI_FPD_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="M_AXI_FPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="CIPS_0_M_AXI_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M02_AXI" DATAWIDTH="128" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M02_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M03_AXI" DATAWIDTH="128" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M03_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M03_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M03_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M03_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M03_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M03_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M04_AXI" DATAWIDTH="128" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M04_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M04_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M04_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M04_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M04_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M04_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M04_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M04_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M05_AXI" DATAWIDTH="128" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M05_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M05_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M05_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M05_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M05_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M05_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M05_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M05_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M09_AXI" DATAWIDTH="128" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M09_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M09_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M09_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M09_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M09_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M09_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M09_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M09_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_icn_ctrl_2_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/icn_ctrl_2" HWVERSION="1.0" INSTANCE="icn_ctrl_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_icn_ctrl_2_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_icn_ctrl_2_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_icn_ctrl_2_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dummy_slave_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M02_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_2_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_icn_ctrl_3_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/icn_ctrl_3" HWVERSION="1.0" INSTANCE="icn_ctrl_3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_icn_ctrl_3_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_icn_ctrl_3_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_icn_ctrl_3_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dummy_slave_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M03_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_3_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_icn_ctrl_4_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/icn_ctrl_4" HWVERSION="1.0" INSTANCE="icn_ctrl_4" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_icn_ctrl_4_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_icn_ctrl_4_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_icn_ctrl_4_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dummy_slave_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M04_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_4_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_icn_ctrl_5_0" BDTYPE="SBD" COREREVISION="23" DRIVERMODE="CORE" FULLNAME="/icn_ctrl_5" HWVERSION="1.0" INSTANCE="icn_ctrl_5" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="vitis_design_icn_ctrl_5_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="vitis_design_icn_ctrl_5_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_icn_ctrl_5_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dummy_slave_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="icn_ctrl_1_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_104mhz" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="icn_ctrl_1_M05_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="icn_ctrl_5_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="104166666"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_noc_ddr4_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="MIXED" FULLNAME="/noc_ddr4" HWVERSION="1.1" INSTANCE="noc_ddr4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="vitis_design_noc_ddr4_0" VLNV="xilinx.com:ip:axi_noc:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_noc;v=v1_1;d=pg313-network-on-chip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="ddr4_dimm1"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_noc_ddr4_0"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_MEM_BACKDOOR_WRITE" VALUE="false"/>
        <PARAMETER NAME="HBM_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="HBM_MEM_INIT_MODE" VALUE="INIT_0"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG" VALUE="0"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="true"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_CAL_MASK_POLL" VALUE="ENABLE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="22"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="DDR_LOW1"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Disable"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="5000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ISOC_READ_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_ISOC_WRITE_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="UDIMMs"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AA(22-22-22)"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_MIN_VLD_CNT_CTRL" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_OFFSET_ADDR_FOR_INTLV" VALUE="None"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SHARED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRC" VALUE="45750"/>
        <PARAMETER NAME="MC_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="45750"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRP" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="NUM_MC" VALUE="1"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="4"/>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="ddr4_dimm1_sma_clk"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x800000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x97FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_act_n" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="noc_ddr4_CH0_DDR4_0_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="noc_ddr4_CH0_DDR4_0_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="CH0_DDR4_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="noc_ddr4_CH0_DDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_1_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="m_axi_gmem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M00_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_mm2s_2_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="m_axi_gmem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M01_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_s2mm_m_axi_gmem_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="m_axi_gmem_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M02_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M02_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M03_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M03_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="noc_ddr4_sys_clk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_sma_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="noc_ddr4_sys_clk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ddr4_dimm1_sma_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_1_m_axi_gmem" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 {read_bw {1192} write_bw {1192} read_avg_burst {8} write_avg_burst {8}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_mm2s_2_m_axi_gmem" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 {read_bw {1192} write_bw {1192} read_avg_burst {8} write_avg_burst {8}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="VitisRegion_s2mm_m_axi_gmem" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/clk_wizard_0_clk_out1"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 {read_bw {1192} write_bw {1192} read_avg_burst {8} write_avg_burst {8}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="312500000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M00_INI" NAME="S00_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M01_INI" NAME="S01_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M02_INI" NAME="S02_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M03_INI" NAME="S03_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S03_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ddr4_dimm1_sma_clk" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="noc_ddr4_CH0_DDR4_0" DATAWIDTH="8" NAME="CH0_DDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_0_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_0_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_0_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_0_bg"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_0_cke"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_0_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_0_ck_t"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_0_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_0_dm_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_0_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_0_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_0_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_0_odt"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="vitis_design_noc_lpddr4_0" BDTYPE="SBD" COREREVISION="0" DRIVERMODE="MIXED" FULLNAME="/noc_lpddr4" HWVERSION="1.1" INSTANCE="noc_lpddr4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="vitis_design_noc_lpddr4_0" VLNV="xilinx.com:ip:axi_noc:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_noc;v=v1_1;d=pg313-network-on-chip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="ch0_lpddr4_c0"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="ch0_lpddr4_c1"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="ch1_lpddr4_c0"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="ch1_lpddr4_c1"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="LPDDR4_SDRAM"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_noc_lpddr4_0"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_MEM_BACKDOOR_WRITE" VALUE="false"/>
        <PARAMETER NAME="HBM_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="HBM_MEM_INIT_MODE" VALUE="INIT_0"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG" VALUE="0"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="true"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="true"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA2"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="CH_SEL"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="3"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="true"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="MC_CAL_MASK_POLL" VALUE="ENABLE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="36"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="18"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="true"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CKE_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CK_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_A_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CS_B_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_CH1"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x32"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config26"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="32"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00036330"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x004C4C"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="4096"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="true"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="36"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="18"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x00C0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="14000"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="14000"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="42000"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="42000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="4992"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.321"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1071"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="512"/>
        <PARAMETER NAME="MC_ISOC_READ_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_ISOC_WRITE_TIMEOUT" VALUE="3"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="6"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="2GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="16Gb"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="LPDDR4-4267"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="512"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="512"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x32"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_MIN_VLD_CNT_CTRL" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Dual"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_OFFSET_ADDR_FOR_INTLV" VALUE="None"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="0"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SHARED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="8"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_TCKE" VALUE="15"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="15"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="800"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="200"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="3500"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAW" VALUE="30000"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="14000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="14000"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="10"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="28"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TMRW" VALUE="10000"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="10"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="20"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="3"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="40000"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="40000"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="79"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="90000"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="90000"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_TRAS" VALUE="42000"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="42000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="83"/>
        <PARAMETER NAME="MC_TRC" VALUE="63000"/>
        <PARAMETER NAME="MC_TRCD" VALUE="18000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="36"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="3904000"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="488000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="280000"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="280000"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="140000"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="140000"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRP" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="21000"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="42"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="18000"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="36"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="1.8"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TRRD" VALUE="7500"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="15"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="16"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="1.8"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWR" VALUE="18000"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="18000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="36"/>
        <PARAMETER NAME="MC_TWTR" VALUE="10000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="10000"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="20"/>
        <PARAMETER NAME="MC_TXP" VALUE="15"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="15"/>
        <PARAMETER NAME="MC_TXPR" VALUE="0"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="1000000"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="489"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="30000"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="15"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="59"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-3BA-10CA"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1024"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="0"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="NUM_MC" VALUE="2"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="4"/>
        <PARAMETER NAME="NUM_SI" VALUE="0"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="lpddr4_sma_clk1"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="lpddr4_sma_clk2"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x50000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x501FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_0_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="noc_lpddr4_CH0_LPDDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_1_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH0_LPDDR4_1_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_1_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH0_LPDDR4_1_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH0_LPDDR4_1_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_LPDDR4_1_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="noc_lpddr4_CH0_LPDDR4_1_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch0_lpddr4_c1_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_0_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_0_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_0_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_0_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="noc_lpddr4_CH1_LPDDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_1_ca_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ca_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ca_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="CH1_LPDDR4_1_ca_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ca_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ca_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_ck_c_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ck_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_ck_c_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ck_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_ck_t_a" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ck_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_ck_t_b" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_ck_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_ck_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_cke_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cke_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_cke_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_cke_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cke_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_cke_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_cs_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cs_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_cs_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_cs_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_cs_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_cs_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dmi_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dmi_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dmi_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dmi_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dmi_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dmi_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_1_dq_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dq_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dq_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="CH1_LPDDR4_1_dq_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dq_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dq_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dqs_c_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_c_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dqs_c_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dqs_c_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_c_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dqs_c_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dqs_t_a" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_t_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dqs_t_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="CH1_LPDDR4_1_dqs_t_b" RIGHT="0" SIGIS="undef" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_dqs_t_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_dqs_t_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH1_LPDDR4_1_reset_n" RIGHT="0" SIGIS="rst" SIGNAME="noc_lpddr4_CH1_LPDDR4_1_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="ch1_lpddr4_c1_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M04_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M05_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M06_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="cips_noc_M07_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cips_noc" PORT="M07_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="lpddr4_sma_clk1_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="lpddr4_sma_clk1_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk1_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk1_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="lpddr4_sma_clk2_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk1_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="noc_lpddr4_sys_clk1_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vitis_design_imp" PORT="lpddr4_sma_clk2_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="cips_noc_M04_INI" NAME="S00_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M05_INI" NAME="S01_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M06_INI" NAME="S02_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cips_noc_M07_INI" NAME="S03_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S03_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_lpddr4_sma_clk1" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="noc_lpddr4_CH0_LPDDR4_0" NAME="CH0_LPDDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH0_LPDDR4_0_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH0_LPDDR4_0_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH0_LPDDR4_0_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH0_LPDDR4_0_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH0_LPDDR4_0_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH0_LPDDR4_0_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH0_LPDDR4_0_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH0_LPDDR4_0_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH0_LPDDR4_0_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH0_LPDDR4_0_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH0_LPDDR4_0_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH0_LPDDR4_0_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH0_LPDDR4_0_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH0_LPDDR4_0_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH0_LPDDR4_0_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH0_LPDDR4_0_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH0_LPDDR4_0_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH0_LPDDR4_0_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_LPDDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="noc_lpddr4_CH1_LPDDR4_0" NAME="CH1_LPDDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH1_LPDDR4_0_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH1_LPDDR4_0_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH1_LPDDR4_0_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH1_LPDDR4_0_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH1_LPDDR4_0_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH1_LPDDR4_0_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH1_LPDDR4_0_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH1_LPDDR4_0_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH1_LPDDR4_0_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH1_LPDDR4_0_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH1_LPDDR4_0_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH1_LPDDR4_0_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH1_LPDDR4_0_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH1_LPDDR4_0_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH1_LPDDR4_0_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH1_LPDDR4_0_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH1_LPDDR4_0_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH1_LPDDR4_0_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH1_LPDDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_lpddr4_sma_clk2" NAME="sys_clk1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk1_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk1_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="noc_lpddr4_CH0_LPDDR4_1" NAME="CH0_LPDDR4_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH0_LPDDR4_1_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH0_LPDDR4_1_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH0_LPDDR4_1_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH0_LPDDR4_1_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH0_LPDDR4_1_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH0_LPDDR4_1_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH0_LPDDR4_1_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH0_LPDDR4_1_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH0_LPDDR4_1_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH0_LPDDR4_1_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH0_LPDDR4_1_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH0_LPDDR4_1_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH0_LPDDR4_1_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH0_LPDDR4_1_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH0_LPDDR4_1_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH0_LPDDR4_1_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH0_LPDDR4_1_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH0_LPDDR4_1_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_LPDDR4_1_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="noc_lpddr4_CH1_LPDDR4_1" NAME="CH1_LPDDR4_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:lpddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CA_A" PHYSICAL="CH1_LPDDR4_1_ca_a"/>
            <PORTMAP LOGICAL="CA_B" PHYSICAL="CH1_LPDDR4_1_ca_b"/>
            <PORTMAP LOGICAL="CKE_A" PHYSICAL="CH1_LPDDR4_1_cke_a"/>
            <PORTMAP LOGICAL="CKE_B" PHYSICAL="CH1_LPDDR4_1_cke_b"/>
            <PORTMAP LOGICAL="CK_C_A" PHYSICAL="CH1_LPDDR4_1_ck_c_a"/>
            <PORTMAP LOGICAL="CK_C_B" PHYSICAL="CH1_LPDDR4_1_ck_c_b"/>
            <PORTMAP LOGICAL="CK_T_A" PHYSICAL="CH1_LPDDR4_1_ck_t_a"/>
            <PORTMAP LOGICAL="CK_T_B" PHYSICAL="CH1_LPDDR4_1_ck_t_b"/>
            <PORTMAP LOGICAL="CS_A" PHYSICAL="CH1_LPDDR4_1_cs_a"/>
            <PORTMAP LOGICAL="CS_B" PHYSICAL="CH1_LPDDR4_1_cs_b"/>
            <PORTMAP LOGICAL="DMI_A" PHYSICAL="CH1_LPDDR4_1_dmi_a"/>
            <PORTMAP LOGICAL="DMI_B" PHYSICAL="CH1_LPDDR4_1_dmi_b"/>
            <PORTMAP LOGICAL="DQS_C_A" PHYSICAL="CH1_LPDDR4_1_dqs_c_a"/>
            <PORTMAP LOGICAL="DQS_C_B" PHYSICAL="CH1_LPDDR4_1_dqs_c_b"/>
            <PORTMAP LOGICAL="DQS_T_A" PHYSICAL="CH1_LPDDR4_1_dqs_t_a"/>
            <PORTMAP LOGICAL="DQS_T_B" PHYSICAL="CH1_LPDDR4_1_dqs_t_b"/>
            <PORTMAP LOGICAL="DQ_A" PHYSICAL="CH1_LPDDR4_1_dq_a"/>
            <PORTMAP LOGICAL="DQ_B" PHYSICAL="CH1_LPDDR4_1_dq_b"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH1_LPDDR4_1_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_104mhz" HWVERSION="5.0" INSTANCE="psr_104mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_104mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="psr_104mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="icn_ctrl_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="icn_ctrl_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="icn_ctrl_3" PORT="aresetn"/>
            <CONNECTION INSTANCE="icn_ctrl_4" PORT="aresetn"/>
            <CONNECTION INSTANCE="icn_ctrl_5" PORT="aresetn"/>
            <CONNECTION INSTANCE="dummy_slave_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dummy_slave_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="dummy_slave_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="dummy_slave_3" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="104166666" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_156mhz" HWVERSION="5.0" INSTANCE="psr_156mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_156mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_208mhz" HWVERSION="5.0" INSTANCE="psr_208mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_208mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="208333333" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_312mhz" HWVERSION="5.0" INSTANCE="psr_312mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_312mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="psr_312mhz_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_1_s" PORT="aresetn"/>
            <CONNECTION INSTANCE="VitisRegion_dwc_mm2s_2_s" PORT="aresetn"/>
            <CONNECTION INSTANCE="VitisRegion_dwc_ai_engine_0_M00_AXIS" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="psr_312mhz_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_mm2s_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="VitisRegion_mm2s_2" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="VitisRegion_s2mm" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon0" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon1" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon2" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon3" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon4" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="mon_resetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_mon5" PORT="trace_rst"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="trace_aresetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="axilite_aresetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_hub" PORT="s_aximm_aresetn"/>
            <CONNECTION INSTANCE="VitisRegion_System_DPA_dpa_ctrl_interconnect" PORT="aresetn"/>
            <CONNECTION INSTANCE="ai_engine_0" PORT="aresetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="312500000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_416mhz" HWVERSION="5.0" INSTANCE="psr_416mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_416mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_625mhz" HWVERSION="5.0" INSTANCE="psr_625mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_625mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="625000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/psr_78mhz" HWVERSION="5.0" INSTANCE="psr_78mhz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_psr_78mhz_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wizard_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CIPS_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CIPS_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_0_clk_out4_o1_o4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_o4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="VitisRegion_irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VitisRegion_irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_cascaded_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_cascaded_1" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc_parent" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="vitis_design_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_ce"/>
            <CONNECTION INSTANCE="clk_wizard_0" PORT="clk_out4_o1_clr_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
