`timescale 1ns/1ps
module tb;

	reg clk = 0;
	wire clk, HSync, VSync;
	wire[3:0] R,G,B
	top test(clk, HSunc, VSync, R,G,B);
	
	always #5 clk = ~clk;
endmodule