// Seed: 1865474047
module module_0;
  uwire id_1;
  assign id_1 = -1;
  wire id_2;
  wire id_3;
  parameter id_4 = 1 == -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd91,
    parameter id_6 = 32'd38,
    parameter id_7 = 32'd70
) (
    id_1,
    id_2[id_6 : id_4],
    _id_3,
    _id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  output wire id_5;
  inout wire _id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
  logic [7:0] _id_7, id_8;
  module_0 modCall_1 ();
  assign id_6 = id_8[id_7-:id_3];
endmodule
