#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar  6 20:49:33 2021
# Process ID: 12396
# Current directory: F:/Desk/MUX2T1_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21984 F:\Desk\MUX2T1_5\MUX2T1_5.xpr
# Log file: F:/Desk/MUX2T1_5/vivado.log
# Journal file: F:/Desk/MUX2T1_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desk/MUX2T1_5/MUX2T1_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 881.320 ; gain = 116.500
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 898.559 ; gain = 12.281
add_bp {F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v} 40
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim/xsim.dir/MUX2T1_5_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.500 ; gain = 0.859
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  6 21:22:21 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 907.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 50 ns : File "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 912.672 ; gain = 5.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_5_sim
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v" Line 15. Module MUX2T1_5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2T1_5
Compiling module xil_defaultlib.MUX2T1_5_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MUX2T1_5_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 100 ns : File "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 100 ns : File "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" Line 40
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 100 ns : File "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" Line 40
remove_bps -file {F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v} -line 40
add_bp {F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v} 44
remove_bps -file {F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v} -line 44
add_bp {F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v} 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX2T1_5_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MUX2T1_5_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1adef42959bd47ddb08343a62c449b7c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX2T1_5_sim_behav xil_defaultlib.MUX2T1_5_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/MUX2T1_5/MUX2T1_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX2T1_5_sim_behav -key {Behavioral:sim_1:Functional:MUX2T1_5_sim} -tclbatch {MUX2T1_5_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source MUX2T1_5_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 180 ns : File "F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sim_1/new/MUX2T1_5_sim.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX2T1_5_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
ipx::package_project -root_dir f:/desk/mux2t1_5/mux2t1_5.srcs -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.v'.
Parsing EDIF File [f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.edf]
Finished Parsing EDIF File [f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUX2T1_5.edf]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {f:/desk/mux2t1_5/mux2t1_5.srcs f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/desk/mux2t1_5/mux2t1_5.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'f:/desk/mux2t1_5/mux2t1_5.srcs' will take precedence over the same IP in location f:/desk/mux2t1_5/mux2t1_5.srcs/sources_1/imports/ip
write edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5.edf
WARNING: [Common 17-259] Unknown Tcl command 'write edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5.edf' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
write edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUXT1_5.edf
WARNING: [Common 17-259] Unknown Tcl command 'write edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUXT1_5.edf' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
write_edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUXT1_5.edf
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
write_edif F:/Desk/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip/MUXT1_5.edf
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  6 22:28:55 2021...
