

================================================================
== Vitis HLS Report for 'fp2mul503_mont_781107_Pipeline_VITIS_LOOP_169_1142'
================================================================
* Date:           Tue May 20 14:31:38 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_185 = alloca i32 1" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 6 'alloca' 'i_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 0, i5 %i_185" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 7 'store' 'store_ln167' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i109"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i5 %i_185" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln169 = icmp_eq  i5 %i, i5 16" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 10 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln169 = add i5 %i, i5 1" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 11 'add' 'add_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i5 %i" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 12 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i4 %trunc_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 13 'zext' 'zext_ln170_5' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt2_addr = getelementptr i64 %tt2, i32 0, i32 %zext_ln170_5" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 14 'getelementptr' 'tt2_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 15 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tt1_addr = getelementptr i64 %tt1, i32 0, i32 %zext_ln170_5" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 16 'getelementptr' 'tt1_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 17 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 %add_ln169, i5 %i_185" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 18 'store' 'store_ln167' <Predicate = (!icmp_ln169)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %borrowReg, void %for.inc.i.i109.split"   --->   Operation 19 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc.i.i109.split, void %mp_subfast.exit112.exitStub" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 20 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 21 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 22 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %tt2_load, i64 %tt1_load" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 23 'sub' 'tempReg' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 24 'specpipeline' 'specpipeline_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:205]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 26 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_139 = xor i64 %tt1_load, i64 %tt2_load" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 27 'xor' 'xor_ln105_139' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_140 = xor i64 %tt1_load, i64 %tempReg" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 28 'xor' 'xor_ln105_140' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105_15 = or i64 %xor_ln105_140, i64 %xor_ln105_139" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 29 'or' 'or_ln105_15' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_141 = xor i64 %tt2_load, i64 %or_ln105_15" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 30 'xor' 'xor_ln105_141' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_141, i32 63" [src/config.h:98->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.99>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 32 'sub' 'sub_ln95' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 33 'or' 'or_ln95' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 34 'bitselect' 'tmp_254' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln170 = xor i1 %tmp_254, i1 1" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 35 'xor' 'xor_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln170 = and i1 %borrow, i1 %xor_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 36 'and' 'and_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln170, i1 %tmp" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 37 'or' 'borrowReg' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i1 %borrow" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 38 'zext' 'zext_ln170_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%sub_ln170 = sub i64 %tempReg, i64 %zext_ln170_2" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 39 'sub' 'sub_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln170 = store i64 %sub_ln170, i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:205]   --->   Operation 40 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i.i109" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:205]   --->   Operation 41 'br' 'br_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', src/fpx.c:167->src/fpx.c:181->src/fpx.c:205) of constant 0 on local variable 'i', src/fpx.c:167->src/fpx.c:181->src/fpx.c:205 [4]  (1.588 ns)
	'load' operation 5 bit ('i', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205) on local variable 'i', src/fpx.c:167->src/fpx.c:181->src/fpx.c:205 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln169', src/fpx.c:169->src/fpx.c:181->src/fpx.c:205) [9]  (1.780 ns)
	'store' operation 0 bit ('store_ln167', src/fpx.c:167->src/fpx.c:181->src/fpx.c:205) of variable 'add_ln169', src/fpx.c:169->src/fpx.c:181->src/fpx.c:205 on local variable 'i', src/fpx.c:167->src/fpx.c:181->src/fpx.c:205 [37]  (1.588 ns)

 <State 2>: 6.774ns
The critical path consists of the following:
	'load' operation 64 bit ('x', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205) on array 'tt2' [19]  (3.254 ns)
	'sub' operation 64 bit ('tempReg', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205) [22]  (3.520 ns)

 <State 3>: 6.774ns
The critical path consists of the following:
	'sub' operation 64 bit ('sub_ln170', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205) [35]  (3.520 ns)
	'store' operation 0 bit ('store_ln170', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205) of variable 'sub_ln170', src/fpx.c:170->src/fpx.c:181->src/fpx.c:205 on array 'tt2' [36]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
