{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557952937940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557952937940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 16:42:17 2019 " "Processing started: Wed May 15 16:42:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557952937940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557952937940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Single_Cycle_CPU -c Single_Cycle_CPU --generate_functional_sim_netlist " "Command: quartus_map Single_Cycle_CPU -c Single_Cycle_CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557952937940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557952938768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_DataMemory-Arena_DataMemory_arch " "Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_DataMemory " "Found entity 1: Arena_DataMemory" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_mem_access_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Mem_Access_2-Arena_Mem_Access_2_arch " "Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Mem_Access_2 " "Found entity 1: Arena_Mem_Access_2" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram3port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Access-rtl " "Found design unit 1: Mem_Access-rtl" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Access " "Found entity 1: Mem_Access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_programcounter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch " "Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ProgramCounter_32bit " "Found entity 1: Arena_ProgramCounter_32bit" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant1_lpm_constant_s09-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_s09 " "Found entity 1: lpm_constant1_lpm_constant_s09" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_3ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_3ramport-SYN " "Found design unit 1: lpm_3ramport-SYN" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_3ramport " "Found entity 1: lpm_3ramport" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Control-Arena_Control_arch " "Found design unit 1: Arena_Control-Arena_Control_arch" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control " "Found entity 1: Arena_Control" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control " "Found entity 1: Arena_ALU_Control" {  } { { "Arena_ALU_Control.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU-Arena_ALU_arch " "Found design unit 1: Arena_ALU-Arena_ALU_arch" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU " "Found entity 1: Arena_ALU" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_sign_extend_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch " "Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Sign_Extend_16to32 " "Found entity 1: Arena_Sign_Extend_16to32" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_shift_left_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch " "Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Shift_Left_32bit " "Found entity 1: Arena_Shift_Left_32bit" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch " "Found design unit 1: Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control_VHDL " "Found entity 1: Arena_ALU_Control_VHDL" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939690 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu_withdisplays.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu_withdisplays.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU_withDisplays " "Found entity 1: Single_Cycle_CPU_withDisplays" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952939690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952939690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557952939768 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "instr " "Pin \"instr\" not connected" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1557952939800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Access Mem_Access:inst " "Elaborating entity \"Mem_Access\" for hierarchy \"Mem_Access:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 728 1032 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952939800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952939862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952939878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952939878 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952939878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952939940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst10\|lpm_mux:\$00000 BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952939940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952940034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952940034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Control Arena_Control:inst1 " "Elaborating entity \"Arena_Control\" for hierarchy \"Arena_Control:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -192 1416 1696 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940065 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_controlLines Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_controlLines\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_aluOP Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_aluOP\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[3\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[3\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[4\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[4\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[5\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[5\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[6\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[6\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940065 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU Arena_ALU:inst3 " "Elaborating entity \"Arena_ALU\" for hierarchy \"Arena_ALU:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2312 2648 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(32) " "VHDL Process Statement warning at Arena_ALU.vhd(32): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(33) " "VHDL Process Statement warning at Arena_ALU.vhd(33): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940081 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(35) " "VHDL Process Statement warning at Arena_ALU.vhd(35): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(37) " "VHDL Process Statement warning at Arena_ALU.vhd(37): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(38) " "VHDL Process Statement warning at Arena_ALU.vhd(38): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(40) " "VHDL Process Statement warning at Arena_ALU.vhd(40): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(41) " "VHDL Process Statement warning at Arena_ALU.vhd(41): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_OUT Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940096 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_A Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_A\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_B Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_B\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_arithmetic_conv Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_arithmetic_conv\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_Zero Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_Zero\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_Zero Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_Zero\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940112 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940128 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940143 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940159 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940175 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940190 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940206 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940221 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940237 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU_Control_VHDL Arena_ALU_Control_VHDL:ALUCntrl_VHDL " "Elaborating entity \"Arena_ALU_Control_VHDL\" for hierarchy \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\"" {  } { { "Single_Cycle_CPU.bdf" "ALUCntrl_VHDL" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1992 2264 608 "ALUCntrl_VHDL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940268 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Arena_ALU_Control_VHDL.vhd(105) " "VHDL warning at Arena_ALU_Control_VHDL.vhd(105): comparison between unequal length operands always returns FALSE" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 105 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_operation Arena_ALU_Control_VHDL.vhd(18) " "VHDL Process Statement warning at Arena_ALU_Control_VHDL.vhd(18): inferring latch(es) for signal or variable \"Arena_operation\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[0\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[0\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[1\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[1\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[2\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[2\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[3\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[3\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952940284 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port ram3port:Registers " "Elaborating entity \"ram3port\" for hierarchy \"ram3port:Registers\"" {  } { { "Single_Cycle_CPU.bdf" "Registers" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_3ramport ram3port:Registers\|lpm_3ramport:lpm_2port_a " "Elaborating entity \"lpm_3ramport\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\"" {  } { { "ram3port.bdf" "lpm_2port_a" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "altdpram_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940393 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 188 2 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1557952940424 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altdpram:altdpram_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952940534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Instantiated megafunction \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940549 ""}  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952940549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952940721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952940721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952940721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952941159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952941159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DataMemory Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME " "Elaborating entity \"Arena_DataMemory\" for hierarchy \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\"" {  } { { "Single_Cycle_CPU.bdf" "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2808 3096 232 "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941268 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_writeData Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMem_loc Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"dataMem_loc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_readData Arena_DataMemory.vhd(22) " "VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable \"Arena_readData\", which holds its previous value in one or more paths through the process" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[0\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[0\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[1\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[1\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[2\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[2\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[3\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[3\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[4\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[4\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[5\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[5\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[6\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[6\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[7\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[7\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[8\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[8\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941268 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[9\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[9\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[10\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[10\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[11\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[11\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[12\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[12\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[13\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[13\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[14\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[14\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[15\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[15\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[16\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[16\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941284 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[17\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[17\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[18\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[18\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[19\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[19\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[20\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[20\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[21\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[21\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[22\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[22\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[23\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[23\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[24\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[24\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[25\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[25\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[26\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[26\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[27\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[27\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[28\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[28\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[29\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[29\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[30\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[30\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[31\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[31\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952941299 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:RegDstMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "RegDstMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952941331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:RegDstMux " "Instantiated megafunction \"BUSMUX:RegDstMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941331 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952941331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:RegDstMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:RegDstMux\|lpm_mux:\$00000 BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952941440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952941440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Sign_Extend_16to32 Arena_Sign_Extend_16to32:Sign_Extender " "Elaborating entity \"Arena_Sign_Extend_16to32\" for hierarchy \"Arena_Sign_Extend_16to32:Sign_Extender\"" {  } { { "Single_Cycle_CPU.bdf" "Sign_Extender" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 376 1552 1872 456 "Sign_Extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_Incrementer " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_Incrementer\"" {  } { { "Single_Cycle_CPU.bdf" "PC_Incrementer" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -200 720 880 -104 "PC_Incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941549 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952941549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952941643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952941643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst8 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst8\"" {  } { { "Single_Cycle_CPU.bdf" "inst8" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 2456 2616 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941690 ""}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952941690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_meh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_meh " "Found entity 1: add_sub_meh" {  } { { "db/add_sub_meh.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952941784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952941784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_meh lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated " "Elaborating entity \"add_sub_meh\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Shift_Left_32bit Arena_Shift_Left_32bit:ShiftLEFT_2bits " "Elaborating entity \"Arena_Shift_Left_32bit\" for hierarchy \"Arena_Shift_Left_32bit:ShiftLEFT_2bits\"" {  } { { "Single_Cycle_CPU.bdf" "ShiftLEFT_2bits" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -56 2112 2432 24 "ShiftLEFT_2bits" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ProgramCounter_32bit Arena_ProgramCounter_32bit:Instruction_Input " "Elaborating entity \"Arena_ProgramCounter_32bit\" for hierarchy \"Arena_ProgramCounter_32bit:Instruction_Input\"" {  } { { "Single_Cycle_CPU.bdf" "Instruction_Input" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 216 192 496 328 "Instruction_Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952941799 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "189 " "Inferred 189 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux0\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux0" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux1\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux1" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux2\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux2" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux3\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux3" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux4\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux4" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux5\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux5" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux6\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux6" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux7\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux7" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux8\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux8" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux9\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux9" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux10\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux10" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux11\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux11" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux12\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux12" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Mux13\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "Mux13" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux0\"" {  } { { "Arena_ALU.vhd" "Mux0" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux1\"" {  } { { "Arena_ALU.vhd" "Mux1" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux2\"" {  } { { "Arena_ALU.vhd" "Mux2" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux3\"" {  } { { "Arena_ALU.vhd" "Mux3" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux4\"" {  } { { "Arena_ALU.vhd" "Mux4" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux5\"" {  } { { "Arena_ALU.vhd" "Mux5" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux6\"" {  } { { "Arena_ALU.vhd" "Mux6" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux7\"" {  } { { "Arena_ALU.vhd" "Mux7" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux8\"" {  } { { "Arena_ALU.vhd" "Mux8" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux9\"" {  } { { "Arena_ALU.vhd" "Mux9" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux10\"" {  } { { "Arena_ALU.vhd" "Mux10" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux11\"" {  } { { "Arena_ALU.vhd" "Mux11" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux12\"" {  } { { "Arena_ALU.vhd" "Mux12" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux13\"" {  } { { "Arena_ALU.vhd" "Mux13" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux14\"" {  } { { "Arena_ALU.vhd" "Mux14" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux15\"" {  } { { "Arena_ALU.vhd" "Mux15" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux16\"" {  } { { "Arena_ALU.vhd" "Mux16" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux17\"" {  } { { "Arena_ALU.vhd" "Mux17" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux18\"" {  } { { "Arena_ALU.vhd" "Mux18" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux19\"" {  } { { "Arena_ALU.vhd" "Mux19" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux20\"" {  } { { "Arena_ALU.vhd" "Mux20" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux21\"" {  } { { "Arena_ALU.vhd" "Mux21" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux22\"" {  } { { "Arena_ALU.vhd" "Mux22" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux23\"" {  } { { "Arena_ALU.vhd" "Mux23" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux24\"" {  } { { "Arena_ALU.vhd" "Mux24" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux25\"" {  } { { "Arena_ALU.vhd" "Mux25" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux26\"" {  } { { "Arena_ALU.vhd" "Mux26" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux27\"" {  } { { "Arena_ALU.vhd" "Mux27" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux28\"" {  } { { "Arena_ALU.vhd" "Mux28" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux29\"" {  } { { "Arena_ALU.vhd" "Mux29" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux30\"" {  } { { "Arena_ALU.vhd" "Mux30" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux31\"" {  } { { "Arena_ALU.vhd" "Mux31" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux32\"" {  } { { "Arena_ALU.vhd" "Mux32" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux33\"" {  } { { "Arena_ALU.vhd" "Mux33" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux34\"" {  } { { "Arena_ALU.vhd" "Mux34" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux35\"" {  } { { "Arena_ALU.vhd" "Mux35" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux36\"" {  } { { "Arena_ALU.vhd" "Mux36" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux37\"" {  } { { "Arena_ALU.vhd" "Mux37" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux38\"" {  } { { "Arena_ALU.vhd" "Mux38" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux39\"" {  } { { "Arena_ALU.vhd" "Mux39" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux40\"" {  } { { "Arena_ALU.vhd" "Mux40" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux41\"" {  } { { "Arena_ALU.vhd" "Mux41" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux42\"" {  } { { "Arena_ALU.vhd" "Mux42" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux43\"" {  } { { "Arena_ALU.vhd" "Mux43" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux44\"" {  } { { "Arena_ALU.vhd" "Mux44" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux45\"" {  } { { "Arena_ALU.vhd" "Mux45" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux46\"" {  } { { "Arena_ALU.vhd" "Mux46" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux47\"" {  } { { "Arena_ALU.vhd" "Mux47" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux48\"" {  } { { "Arena_ALU.vhd" "Mux48" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux49\"" {  } { { "Arena_ALU.vhd" "Mux49" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux50\"" {  } { { "Arena_ALU.vhd" "Mux50" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux51\"" {  } { { "Arena_ALU.vhd" "Mux51" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux52\"" {  } { { "Arena_ALU.vhd" "Mux52" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux53\"" {  } { { "Arena_ALU.vhd" "Mux53" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux54\"" {  } { { "Arena_ALU.vhd" "Mux54" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux55\"" {  } { { "Arena_ALU.vhd" "Mux55" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux56\"" {  } { { "Arena_ALU.vhd" "Mux56" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux57\"" {  } { { "Arena_ALU.vhd" "Mux57" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux58\"" {  } { { "Arena_ALU.vhd" "Mux58" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux59\"" {  } { { "Arena_ALU.vhd" "Mux59" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux60\"" {  } { { "Arena_ALU.vhd" "Mux60" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux61\"" {  } { { "Arena_ALU.vhd" "Mux61" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux62\"" {  } { { "Arena_ALU.vhd" "Mux62" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux63\"" {  } { { "Arena_ALU.vhd" "Mux63" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux64\"" {  } { { "Arena_ALU.vhd" "Mux64" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux65\"" {  } { { "Arena_ALU.vhd" "Mux65" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux66\"" {  } { { "Arena_ALU.vhd" "Mux66" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux67\"" {  } { { "Arena_ALU.vhd" "Mux67" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux68\"" {  } { { "Arena_ALU.vhd" "Mux68" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux69\"" {  } { { "Arena_ALU.vhd" "Mux69" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux70\"" {  } { { "Arena_ALU.vhd" "Mux70" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux71\"" {  } { { "Arena_ALU.vhd" "Mux71" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux72 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux72\"" {  } { { "Arena_ALU.vhd" "Mux72" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux73 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux73\"" {  } { { "Arena_ALU.vhd" "Mux73" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux74 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux74\"" {  } { { "Arena_ALU.vhd" "Mux74" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux75 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux75\"" {  } { { "Arena_ALU.vhd" "Mux75" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux76 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux76\"" {  } { { "Arena_ALU.vhd" "Mux76" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux77 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux77\"" {  } { { "Arena_ALU.vhd" "Mux77" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux78 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux78\"" {  } { { "Arena_ALU.vhd" "Mux78" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux79 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux79\"" {  } { { "Arena_ALU.vhd" "Mux79" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux80 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux80\"" {  } { { "Arena_ALU.vhd" "Mux80" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux81 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux81\"" {  } { { "Arena_ALU.vhd" "Mux81" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux82 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux82\"" {  } { { "Arena_ALU.vhd" "Mux82" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux83 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux83\"" {  } { { "Arena_ALU.vhd" "Mux83" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux84 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux84\"" {  } { { "Arena_ALU.vhd" "Mux84" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux85 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux85\"" {  } { { "Arena_ALU.vhd" "Mux85" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux86 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux86\"" {  } { { "Arena_ALU.vhd" "Mux86" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux87 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux87\"" {  } { { "Arena_ALU.vhd" "Mux87" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux88 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux88\"" {  } { { "Arena_ALU.vhd" "Mux88" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux89 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux89\"" {  } { { "Arena_ALU.vhd" "Mux89" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux90 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux90\"" {  } { { "Arena_ALU.vhd" "Mux90" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux91 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux91\"" {  } { { "Arena_ALU.vhd" "Mux91" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux92 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux92\"" {  } { { "Arena_ALU.vhd" "Mux92" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux93 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux93\"" {  } { { "Arena_ALU.vhd" "Mux93" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux94 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux94\"" {  } { { "Arena_ALU.vhd" "Mux94" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux95 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux95\"" {  } { { "Arena_ALU.vhd" "Mux95" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux96 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux96\"" {  } { { "Arena_ALU.vhd" "Mux96" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux97 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux97\"" {  } { { "Arena_ALU.vhd" "Mux97" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux98 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux98\"" {  } { { "Arena_ALU.vhd" "Mux98" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux99 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux99\"" {  } { { "Arena_ALU.vhd" "Mux99" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux100 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux100\"" {  } { { "Arena_ALU.vhd" "Mux100" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux101 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux101\"" {  } { { "Arena_ALU.vhd" "Mux101" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux102 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux102\"" {  } { { "Arena_ALU.vhd" "Mux102" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux103 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux103\"" {  } { { "Arena_ALU.vhd" "Mux103" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux104 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux104\"" {  } { { "Arena_ALU.vhd" "Mux104" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux105 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux105\"" {  } { { "Arena_ALU.vhd" "Mux105" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux106 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux106\"" {  } { { "Arena_ALU.vhd" "Mux106" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux107 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux107\"" {  } { { "Arena_ALU.vhd" "Mux107" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux108 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux108\"" {  } { { "Arena_ALU.vhd" "Mux108" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux109 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux109\"" {  } { { "Arena_ALU.vhd" "Mux109" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux110 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux110\"" {  } { { "Arena_ALU.vhd" "Mux110" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux111 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux111\"" {  } { { "Arena_ALU.vhd" "Mux111" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux112 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux112\"" {  } { { "Arena_ALU.vhd" "Mux112" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux113 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux113\"" {  } { { "Arena_ALU.vhd" "Mux113" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux114 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux114\"" {  } { { "Arena_ALU.vhd" "Mux114" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux115 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux115\"" {  } { { "Arena_ALU.vhd" "Mux115" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux116 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux116\"" {  } { { "Arena_ALU.vhd" "Mux116" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux117 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux117\"" {  } { { "Arena_ALU.vhd" "Mux117" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux118 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux118\"" {  } { { "Arena_ALU.vhd" "Mux118" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux119 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux119\"" {  } { { "Arena_ALU.vhd" "Mux119" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux120 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux120\"" {  } { { "Arena_ALU.vhd" "Mux120" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux121 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux121\"" {  } { { "Arena_ALU.vhd" "Mux121" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux122 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux122\"" {  } { { "Arena_ALU.vhd" "Mux122" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux123 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux123\"" {  } { { "Arena_ALU.vhd" "Mux123" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux124 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux124\"" {  } { { "Arena_ALU.vhd" "Mux124" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux125 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux125\"" {  } { { "Arena_ALU.vhd" "Mux125" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux126 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux126\"" {  } { { "Arena_ALU.vhd" "Mux126" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux127 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux127\"" {  } { { "Arena_ALU.vhd" "Mux127" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux128 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux128\"" {  } { { "Arena_ALU.vhd" "Mux128" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux129 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux129\"" {  } { { "Arena_ALU.vhd" "Mux129" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux130 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux130\"" {  } { { "Arena_ALU.vhd" "Mux130" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux131 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux131\"" {  } { { "Arena_ALU.vhd" "Mux131" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_ALU:inst3\|Mux132 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_ALU:inst3\|Mux132\"" {  } { { "Arena_ALU.vhd" "Mux132" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux0\"" {  } { { "Arena_Control.vhd" "Mux0" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux1\"" {  } { { "Arena_Control.vhd" "Mux1" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux2\"" {  } { { "Arena_Control.vhd" "Mux2" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux3\"" {  } { { "Arena_Control.vhd" "Mux3" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux4\"" {  } { { "Arena_Control.vhd" "Mux4" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux5\"" {  } { { "Arena_Control.vhd" "Mux5" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux6\"" {  } { { "Arena_Control.vhd" "Mux6" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux7\"" {  } { { "Arena_Control.vhd" "Mux7" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux8\"" {  } { { "Arena_Control.vhd" "Mux8" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_Control:inst1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_Control:inst1\|Mux9\"" {  } { { "Arena_Control.vhd" "Mux9" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8192 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8192\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8192" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8193 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8193\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8193" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8194 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8194\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8194" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8195 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8195\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8195" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8196 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8196\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8196" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8197 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8197\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8197" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8198 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8198\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8198" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8199 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8199\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8199" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8200 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8200\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8200" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8201 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8201\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8201" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8202 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8202\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8202" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8203 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8203\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8203" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8204 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8204\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8204" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8205 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8205\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8205" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8206 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8206\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8206" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8207 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8207\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8207" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8208 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8208\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8208" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8209 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8209\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8209" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8210 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8210\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8210" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8211 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8211\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8211" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8212 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8212\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8212" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8213 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8213\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8213" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8214 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8214\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8214" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8215 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8215\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8215" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8216 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8216\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8216" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8217 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8217\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8217" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8218 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8218\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8218" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8219 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8219\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8219" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8220 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8220\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8220" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8221 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8221\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8221" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8222 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8222\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8222" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8223 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|dataMem_loc~8223\"" {  } { { "Arena_DataMemory.vhd" "dataMem_loc~8223" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 20 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942862 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1557952942862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux0\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952942956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux0 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952942956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952942956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952942956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952942956 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952942956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_ooc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952943065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952943065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux1\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux1 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943128 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952943237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952943237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux2\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux2 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943253 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux3\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux3 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943284 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux7\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux7 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux8\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux8 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943331 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux9\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux9 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943346 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux10\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux10 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943377 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux11\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux11 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943393 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux12 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux12\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux12 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943424 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux13 " "Elaborated megafunction instantiation \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux13\"" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux13 " "Instantiated megafunction \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943440 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux0\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux0 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943471 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952943549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952943549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux1\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux1 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943581 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux3\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux3 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943612 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux35 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux35\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux35 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943924 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux36 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux36\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952943940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux36 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952943940 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952943940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_ALU:inst3\|lpm_mux:Mux132 " "Elaborated megafunction instantiation \"Arena_ALU:inst3\|lpm_mux:Mux132\"" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_ALU:inst3\|lpm_mux:Mux132 " "Instantiated megafunction \"Arena_ALU:inst3\|lpm_mux:Mux132\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944877 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux0\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux0 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944893 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux1\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux1 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944909 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux2\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux2 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944924 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux3\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux3 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944956 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux4\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952944971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux4 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952944971 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952944971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux5\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux5 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945002 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux6\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux6 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945018 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux7\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux7 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945034 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux8\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux8 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945049 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_Control:inst1\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"Arena_Control:inst1\|lpm_mux:Mux9\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_Control:inst1\|lpm_mux:Mux9 " "Instantiated megafunction \"Arena_Control:inst1\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945081 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|lpm_mux:dataMem_loc_rtl_0 " "Elaborated megafunction instantiation \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|lpm_mux:dataMem_loc_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952945174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|lpm_mux:dataMem_loc_rtl_0 " "Instantiated megafunction \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\|lpm_mux:dataMem_loc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952945174 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952945174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_dqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952945284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952945284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557952950237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 16:42:30 2019 " "Processing ended: Wed May 15 16:42:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557952950237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557952950237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557952950237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557952950237 ""}
