

================================================================
== Vivado HLS Report for 'shiftPhaseClass'
================================================================
* Date:           Fri Mar 15 02:05:32 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     135|
|Register         |        -|      -|       1|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       1|     135|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |cor_phaseClass0_V_0_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_10_o  |   9|          2|   16|         32|
    |cor_phaseClass0_V_11_o  |   9|          2|   16|         32|
    |cor_phaseClass0_V_12_o  |   9|          2|   16|         32|
    |cor_phaseClass0_V_13_o  |   9|          2|   16|         32|
    |cor_phaseClass0_V_14_o  |   9|          2|   16|         32|
    |cor_phaseClass0_V_1_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_2_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_3_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_4_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_5_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_6_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_7_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_8_o   |   9|          2|   16|         32|
    |cor_phaseClass0_V_9_o   |   9|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 135|         30|  240|        480|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs |    shiftPhaseClass   | return value |
|newValue_V                     |  in |   16|   ap_none  |      newValue_V      |    scalar    |
|phaseClass_V                   |  in |    4|   ap_none  |     phaseClass_V     |    scalar    |
|cor_phaseClass0_V_14_i         |  in |   16|   ap_ovld  | cor_phaseClass0_V_14 |    pointer   |
|cor_phaseClass0_V_14_o         | out |   16|   ap_ovld  | cor_phaseClass0_V_14 |    pointer   |
|cor_phaseClass0_V_14_o_ap_vld  | out |    1|   ap_ovld  | cor_phaseClass0_V_14 |    pointer   |
|cor_phaseClass0_V_15           | out |   16|   ap_vld   | cor_phaseClass0_V_15 |    pointer   |
|cor_phaseClass0_V_15_ap_vld    | out |    1|   ap_vld   | cor_phaseClass0_V_15 |    pointer   |
|cor_phaseClass0_V_13_i         |  in |   16|   ap_ovld  | cor_phaseClass0_V_13 |    pointer   |
|cor_phaseClass0_V_13_o         | out |   16|   ap_ovld  | cor_phaseClass0_V_13 |    pointer   |
|cor_phaseClass0_V_13_o_ap_vld  | out |    1|   ap_ovld  | cor_phaseClass0_V_13 |    pointer   |
|cor_phaseClass0_V_12_i         |  in |   16|   ap_ovld  | cor_phaseClass0_V_12 |    pointer   |
|cor_phaseClass0_V_12_o         | out |   16|   ap_ovld  | cor_phaseClass0_V_12 |    pointer   |
|cor_phaseClass0_V_12_o_ap_vld  | out |    1|   ap_ovld  | cor_phaseClass0_V_12 |    pointer   |
|cor_phaseClass0_V_11_i         |  in |   16|   ap_ovld  | cor_phaseClass0_V_11 |    pointer   |
|cor_phaseClass0_V_11_o         | out |   16|   ap_ovld  | cor_phaseClass0_V_11 |    pointer   |
|cor_phaseClass0_V_11_o_ap_vld  | out |    1|   ap_ovld  | cor_phaseClass0_V_11 |    pointer   |
|cor_phaseClass0_V_10_i         |  in |   16|   ap_ovld  | cor_phaseClass0_V_10 |    pointer   |
|cor_phaseClass0_V_10_o         | out |   16|   ap_ovld  | cor_phaseClass0_V_10 |    pointer   |
|cor_phaseClass0_V_10_o_ap_vld  | out |    1|   ap_ovld  | cor_phaseClass0_V_10 |    pointer   |
|cor_phaseClass0_V_9_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_9 |    pointer   |
|cor_phaseClass0_V_9_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_9 |    pointer   |
|cor_phaseClass0_V_9_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_9 |    pointer   |
|cor_phaseClass0_V_8_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_8 |    pointer   |
|cor_phaseClass0_V_8_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_8 |    pointer   |
|cor_phaseClass0_V_8_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_8 |    pointer   |
|cor_phaseClass0_V_7_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_7 |    pointer   |
|cor_phaseClass0_V_7_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_7 |    pointer   |
|cor_phaseClass0_V_7_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_7 |    pointer   |
|cor_phaseClass0_V_6_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_6 |    pointer   |
|cor_phaseClass0_V_6_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_6 |    pointer   |
|cor_phaseClass0_V_6_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_6 |    pointer   |
|cor_phaseClass0_V_5_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_5 |    pointer   |
|cor_phaseClass0_V_5_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_5 |    pointer   |
|cor_phaseClass0_V_5_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_5 |    pointer   |
|cor_phaseClass0_V_4_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_4 |    pointer   |
|cor_phaseClass0_V_4_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_4 |    pointer   |
|cor_phaseClass0_V_4_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_4 |    pointer   |
|cor_phaseClass0_V_3_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_3 |    pointer   |
|cor_phaseClass0_V_3_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_3 |    pointer   |
|cor_phaseClass0_V_3_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_3 |    pointer   |
|cor_phaseClass0_V_2_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_2 |    pointer   |
|cor_phaseClass0_V_2_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_2 |    pointer   |
|cor_phaseClass0_V_2_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_2 |    pointer   |
|cor_phaseClass0_V_1_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_1 |    pointer   |
|cor_phaseClass0_V_1_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_1 |    pointer   |
|cor_phaseClass0_V_1_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_1 |    pointer   |
|cor_phaseClass0_V_0_i          |  in |   16|   ap_ovld  |  cor_phaseClass0_V_0 |    pointer   |
|cor_phaseClass0_V_0_o          | out |   16|   ap_ovld  |  cor_phaseClass0_V_0 |    pointer   |
|cor_phaseClass0_V_0_o_ap_vld   | out |    1|   ap_ovld  |  cor_phaseClass0_V_0 |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

