Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 19 14:57:24 2023
| Host         : ECE419-6V259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab03_top_timing_summary_routed.rpt -pb lab03_top_timing_summary_routed.pb -rpx lab03_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab03_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.031        0.000                      0                  251        0.202        0.000                      0                  251        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.031        0.000                      0                  251        0.202        0.000                      0                  251        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.198%)  route 3.761ns (79.802%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=8, routed)           1.440     7.188    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     7.312 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=6, routed)           0.730     8.042    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.433     8.599    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     8.723 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.564     9.287    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.411 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.593    10.005    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.579    15.001    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y118         FDRE (Setup_fdre_C_CE)      -0.205    15.036    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.368ns (27.750%)  route 3.562ns (72.250%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.697     5.299    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 f  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.132     6.949    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X2Y119         LUT4 (Prop_lut4_I1_O)        0.124     7.073 f  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.431     7.504    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I2_O)        0.124     7.628 r  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.596     8.225    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.717     9.092    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.328     9.420 f  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.685    10.105    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X4Y116         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.229    U_TSCTL/state[2]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.580    15.002    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U_TSCTL/state_reg[2]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)        0.029    15.272    U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.368ns (27.791%)  route 3.554ns (72.209%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.697     5.299    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.132     6.949    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X2Y119         LUT4 (Prop_lut4_I1_O)        0.124     7.073 r  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.431     7.504    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I2_O)        0.124     7.628 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.596     8.225    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.150     8.375 f  U_TSCTL/Inst_TWICtl/state[2]_i_5/O
                         net (fo=2, routed)           0.717     9.092    U_TSCTL/Inst_TWICtl/state[2]_i_5_n_0
    SLICE_X4Y116         LUT5 (Prop_lut5_I4_O)        0.328     9.420 r  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.678    10.098    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.124    10.222 r  U_TSCTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.222    U_TSCTL/state[0]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  U_TSCTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.580    15.002    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U_TSCTL/state_reg[0]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)        0.031    15.274    U_TSCTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.952ns (20.643%)  route 3.660ns (79.357%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=8, routed)           1.440     7.188    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     7.312 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=6, routed)           0.730     8.042    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.433     8.599    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     8.723 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.564     9.287    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.411 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.492     9.903    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.582    15.004    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.039    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.952ns (20.643%)  route 3.660ns (79.357%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=8, routed)           1.440     7.188    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     7.312 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=6, routed)           0.730     8.042    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.433     8.599    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     8.723 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.564     9.287    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.411 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.492     9.903    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.582    15.004    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.039    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.090ns (24.193%)  route 3.415ns (75.807%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.419     5.722 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.611     6.333    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]
    SLICE_X1Y115         LUT6 (Prop_lut6_I4_O)        0.299     6.632 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.044    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.124     7.168 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.996     8.164    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.598     8.886    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X7Y118         LUT2 (Prop_lut2_I0_O)        0.124     9.010 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.799     9.809    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.577    14.999    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.070    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.952ns (21.275%)  route 3.523ns (78.725%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=8, routed)           1.440     7.188    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.124     7.312 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=6, routed)           0.730     8.042    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.166 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.433     8.599    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     8.723 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.564     9.287    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     9.411 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.355     9.766    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.581    15.003    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.038    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.090ns (24.968%)  route 3.276ns (75.032%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.419     5.722 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.611     6.333    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]
    SLICE_X1Y115         LUT6 (Prop_lut6_I4_O)        0.299     6.632 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.044    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.124     7.168 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.996     8.164    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.598     8.886    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X7Y118         LUT2 (Prop_lut2_I0_O)        0.124     9.010 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.659     9.669    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y120         FDRE (Setup_fdre_C_CE)      -0.169    15.071    U_TSCTL/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.090ns (24.968%)  route 3.276ns (75.032%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y116         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.419     5.722 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/Q
                         net (fo=5, routed)           0.611     6.333    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]
    SLICE_X1Y115         LUT6 (Prop_lut6_I4_O)        0.299     6.632 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.412     7.044    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I0_O)        0.124     7.168 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.996     8.164    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.598     8.886    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X7Y118         LUT2 (Prop_lut2_I0_O)        0.124     9.010 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.659     9.669    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y120         FDRE (Setup_fdre_C_CE)      -0.169    15.071    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.940ns (23.195%)  route 3.113ns (76.805%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.701     5.303    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.250     7.009    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.152     7.161 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=5, routed)           0.478     7.639    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X0Y116         LUT5 (Prop_lut5_I0_O)        0.332     7.971 r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt[0]_i_1/O
                         net (fo=20, routed)          1.385     9.356    U_TSCTL/Inst_TWICtl/timeOutCnt0
    SLICE_X1Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X1Y125         FDSE (Setup_fdse_C_S)       -0.429    14.789    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.983%)  route 0.132ns (41.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.787    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.049     1.836 r  U_TSCTL/Inst_TWICtl/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_TSCTL/Inst_TWICtl/sclCnt0[4]
    SLICE_X1Y115         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y115         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y115         FDSE (Hold_fdse_C_D)         0.107     1.633    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.787    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  U_TSCTL/Inst_TWICtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_TSCTL/Inst_TWICtl/sclCnt0[3]
    SLICE_X1Y115         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y115         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y115         FDSE (Hold_fdse_C_D)         0.092     1.618    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[4]/Q
                         net (fo=5, routed)           0.140     1.791    U_TSCTL/dataByte[4]
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.053     1.576    U_TSCTL/TemperatureReg.temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.509    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.122     1.795    U_TSCTL/dataByte[5]
    SLICE_X6Y119         FDRE                                         r  U_TSCTL/tempReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.857     2.023    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  U_TSCTL/tempReg_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.052     1.574    U_TSCTL/tempReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y114         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.152     1.807    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y113         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y113         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y113         FDSE (Hold_fdse_C_D)         0.092     1.620    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.472%)  route 0.169ns (54.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.509    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.169     1.820    U_TSCTL/dataByte[3]
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.063     1.586    U_TSCTL/TemperatureReg.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.485%)  route 0.155ns (48.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.589     1.508    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=5, routed)           0.155     1.827    U_TSCTL/dataByte[6]
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.859     2.024    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.070     1.591    U_TSCTL/TemperatureReg.temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_TSCTL/retryCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/retryCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.233%)  route 0.145ns (43.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  U_TSCTL/retryCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_TSCTL/retryCnt_reg[0]/Q
                         net (fo=5, routed)           0.145     1.798    U_TSCTL/retryCnt_reg[0]
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  U_TSCTL/retryCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_TSCTL/retryCnt[1]_i_1_n_0
    SLICE_X4Y115         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.027    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y115         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y115         FDSE (Hold_fdse_C_D)         0.092     1.604    U_TSCTL/retryCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.707%)  route 0.173ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.509    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.173     1.846    U_TSCTL/twiDo[0]
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.059     1.605    U_TSCTL/TemperatureReg.temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.590     1.509    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  U_TSCTL/TemperatureReg.temp_reg[2]/Q
                         net (fo=1, routed)           0.136     1.810    U_TSCTL/Inst_TWICtl/temp[2]
    SLICE_X3Y120         LUT3 (Prop_lut3_I2_O)        0.045     1.855 r  U_TSCTL/Inst_TWICtl/tempReg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_TSCTL/temp_0[2]
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/tempReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.025    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/tempReg_reg[10]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     1.613    U_TSCTL/tempReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    SEVENSEG_CTL/U_CT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    SEVENSEG_CTL/U_CT/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y115    SEVENSEG_CTL/U_CT/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y121   SEVENSEG_CTL/U_ENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y123   SEVENSEG_CTL/U_ENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   SEVENSEG_CTL/U_ENB/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y123   SEVENSEG_CTL/U_ENB/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y121    U_TSCTL/waitCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y121    U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C



