

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_ap_int_16_s'
================================================================
* Date:           Tue Jul 25 02:51:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    65631|   475231|  0.656 ms|  4.752 ms|  65631|  475231|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sorted_list_R_V = alloca i64 1" [../include/madCpt.hpp:93]   --->   Operation 33 'alloca' 'sorted_list_R_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sorted_list_I_V = alloca i64 1" [../include/madCpt.hpp:94]   --->   Operation 34 'alloca' 'sorted_list_I_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%RDRi_V = alloca i64 1" [../include/madCpt.hpp:95]   --->   Operation 35 'alloca' 'RDRi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%RDIi_V = alloca i64 1" [../include/madCpt.hpp:96]   --->   Operation 36 'alloca' 'RDIi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%deviation_list_R_V = alloca i64 1" [../include/madCpt.hpp:110]   --->   Operation 37 'alloca' 'deviation_list_R_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%deviation_list_I_V = alloca i64 1" [../include/madCpt.hpp:112]   --->   Operation 38 'alloca' 'deviation_list_I_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sorted_deviated_list_R_V = alloca i64 1" [../include/madCpt.hpp:116]   --->   Operation 39 'alloca' 'sorted_deviated_list_R_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sorted_deviated_list_I_V = alloca i64 1" [../include/madCpt.hpp:118]   --->   Operation 40 'alloca' 'sorted_deviated_list_I_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%MRo_V = alloca i64 1" [../include/madCpt.hpp:125]   --->   Operation 41 'alloca' 'MRo_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%MIo_V = alloca i64 1" [../include/madCpt.hpp:126]   --->   Operation 42 'alloca' 'MIo_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_338 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.82ns)   --->   "%call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V" [../include/madCpt.hpp:103]   --->   Operation 47 'call' 'call_ln103' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V" [../include/madCpt.hpp:103]   --->   Operation 48 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 49 [2/2] (1.82ns)   --->   "%call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V" [../include/madCpt.hpp:104]   --->   Operation 49 'call' 'call_ln104' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (1.82ns)   --->   "%median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 50 'call' 'median_R_V' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V" [../include/madCpt.hpp:104]   --->   Operation 51 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/2] (3.86ns)   --->   "%median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 52 'call' 'median_R_V' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 53 [2/2] (1.82ns)   --->   "%median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 53 'call' 'median_I_V' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 54 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 55 [1/2] (3.86ns)   --->   "%median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 55 'call' 'median_I_V' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 56 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 57 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 58 [2/2] (1.82ns)   --->   "%call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:117]   --->   Operation 58 'call' 'call_ln117' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 59 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:117]   --->   Operation 60 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 61 [2/2] (1.82ns)   --->   "%call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:119]   --->   Operation 61 'call' 'call_ln119' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 62 [2/2] (1.82ns)   --->   "%op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:122]   --->   Operation 62 'call' 'op_V_i' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:119]   --->   Operation 63 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/2] (3.86ns)   --->   "%op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:122]   --->   Operation 64 'call' 'op_V_i' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 65 [2/2] (1.82ns)   --->   "%op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:123]   --->   Operation 65 'call' 'op_V_2_i' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 66 [1/2] (3.86ns)   --->   "%op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:123]   --->   Operation 66 'call' 'op_V_2_i' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.81>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1617 = sext i16 %op_V_i"   --->   Operation 67 'sext' 'sext_ln1617' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [5/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 68 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1617_1 = sext i16 %op_V_2_i"   --->   Operation 69 'sext' 'sext_ln1617_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [5/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 70 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.81>
ST_16 : Operation 71 [4/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 71 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 72 [4/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 72 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.81>
ST_17 : Operation 73 [3/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 73 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 74 [3/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 74 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.81>
ST_18 : Operation 75 [2/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 75 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 76 [2/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 76 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.81>
ST_19 : Operation 77 [1/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 77 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 78 [1/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 78 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 79 [6/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 79 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [6/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 80 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.78>
ST_21 : Operation 81 [5/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 81 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 82 [5/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 82 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.78>
ST_22 : Operation 83 [4/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 83 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 84 [4/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 84 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.78>
ST_23 : Operation 85 [3/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 85 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 86 [3/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 86 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.78>
ST_24 : Operation 87 [2/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 87 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 88 [2/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 88 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.78>
ST_25 : Operation 89 [1/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 89 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 90 [1/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 90 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.68>
ST_26 : Operation 91 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 91 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i64 %reg"   --->   Operation 92 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 93 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 94 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i11 %exp"   --->   Operation 95 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%median_absolute_deviation_R_V = trunc i64 %reg"   --->   Operation 96 'trunc' 'median_absolute_deviation_R_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (2.78ns)   --->   "%icmp_ln354 = icmp_eq  i63 %trunc_ln337, i63 0"   --->   Operation 97 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 98 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln342"   --->   Operation 98 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i12 %sh_amt"   --->   Operation 99 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 100 [1/1] (1.88ns)   --->   "%icmp_ln358 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 100 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 101 [1/1] (1.99ns)   --->   "%icmp_ln360 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 101 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 102 [1/1] (1.99ns)   --->   "%icmp_ln361 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 102 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 103 [1/1] (1.73ns)   --->   "%sh_amt_3 = sub i10 0, i10 %trunc_ln357"   --->   Operation 103 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_3, i32 4, i32 9"   --->   Operation 104 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (1.42ns)   --->   "%icmp_ln379 = icmp_eq  i6 %tmp, i6 0"   --->   Operation 105 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln358 = or i1 %icmp_ln354, i1 %icmp_ln358"   --->   Operation 106 'or' 'or_ln358' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln360)   --->   "%xor_ln358 = xor i1 %or_ln358, i1 1"   --->   Operation 107 'xor' 'xor_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %xor_ln358"   --->   Operation 108 'and' 'and_ln360' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%or_ln360 = or i1 %or_ln358, i1 %icmp_ln360"   --->   Operation 109 'or' 'or_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%xor_ln360 = xor i1 %or_ln360, i1 1"   --->   Operation 110 'xor' 'xor_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379 = and i1 %icmp_ln379, i1 %xor_ln360"   --->   Operation 111 'and' 'and_ln379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i64 %val_1"   --->   Operation 112 'bitcast' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln337_1 = trunc i64 %reg_1"   --->   Operation 113 'trunc' 'trunc_ln337_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63"   --->   Operation 114 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62"   --->   Operation 115 'partselect' 'exp_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i11 %exp_1"   --->   Operation 116 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%median_absolute_deviation_I_V = trunc i64 %reg_1"   --->   Operation 117 'trunc' 'median_absolute_deviation_I_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (2.78ns)   --->   "%icmp_ln354_1 = icmp_eq  i63 %trunc_ln337_1, i63 0"   --->   Operation 118 'icmp' 'icmp_ln354_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 119 [1/1] (1.54ns)   --->   "%sh_amt_4 = sub i12 1075, i12 %zext_ln342_1"   --->   Operation 119 'sub' 'sh_amt_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = trunc i12 %sh_amt_4"   --->   Operation 120 'trunc' 'trunc_ln357_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (1.88ns)   --->   "%icmp_ln358_1 = icmp_eq  i11 %exp_1, i11 1075"   --->   Operation 121 'icmp' 'icmp_ln358_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (1.99ns)   --->   "%icmp_ln360_1 = icmp_sgt  i12 %sh_amt_4, i12 0"   --->   Operation 122 'icmp' 'icmp_ln360_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (1.99ns)   --->   "%icmp_ln361_1 = icmp_slt  i12 %sh_amt_4, i12 54"   --->   Operation 123 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (1.73ns)   --->   "%sh_amt_5 = sub i10 0, i10 %trunc_ln357_1"   --->   Operation 124 'sub' 'sh_amt_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_5, i32 4, i32 9"   --->   Operation 125 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (1.42ns)   --->   "%icmp_ln379_1 = icmp_eq  i6 %tmp_37, i6 0"   --->   Operation 126 'icmp' 'icmp_ln379_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln358_1 = or i1 %icmp_ln354_1, i1 %icmp_ln358_1"   --->   Operation 127 'or' 'or_ln358_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln360_1)   --->   "%xor_ln358_1 = xor i1 %or_ln358_1, i1 1"   --->   Operation 128 'xor' 'xor_ln358_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360_1 = and i1 %icmp_ln360_1, i1 %xor_ln358_1"   --->   Operation 129 'and' 'and_ln360_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln379_1)   --->   "%or_ln360_1 = or i1 %or_ln358_1, i1 %icmp_ln360_1"   --->   Operation 130 'or' 'or_ln360_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln379_1)   --->   "%xor_ln360_1 = xor i1 %or_ln360_1, i1 1"   --->   Operation 131 'xor' 'xor_ln360_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379_1 = and i1 %icmp_ln379_1, i1 %xor_ln360_1"   --->   Operation 132 'and' 'and_ln379_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.60>
ST_27 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%trunc_ln346 = trunc i64 %reg"   --->   Operation 133 'trunc' 'trunc_ln346' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%p_Result_16 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346"   --->   Operation 134 'bitconcatenate' 'p_Result_16' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%zext_ln351 = zext i53 %p_Result_16"   --->   Operation 135 'zext' 'zext_ln351' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%trunc_ln363 = trunc i12 %sh_amt"   --->   Operation 136 'trunc' 'trunc_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%zext_ln363 = zext i6 %trunc_ln363"   --->   Operation 137 'zext' 'zext_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%lshr_ln363 = lshr i54 %zext_ln351, i54 %zext_ln363"   --->   Operation 138 'lshr' 'lshr_ln363' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%median_absolute_deviation_R_V_1 = trunc i54 %lshr_ln363"   --->   Operation 139 'trunc' 'median_absolute_deviation_R_V_1' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%sh_amt_3cast = zext i10 %sh_amt_3"   --->   Operation 140 'zext' 'sh_amt_3cast' <Predicate = (and_ln379)> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%shl_ln381 = shl i16 %median_absolute_deviation_R_V, i16 %sh_amt_3cast"   --->   Operation 141 'shl' 'shl_ln381' <Predicate = (and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%and_ln361 = and i1 %and_ln360, i1 %icmp_ln361"   --->   Operation 142 'and' 'and_ln361' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_3 = select i1 %and_ln361, i16 %median_absolute_deviation_R_V_1, i16 0"   --->   Operation 143 'select' 'median_absolute_deviation_R_V_3' <Predicate = (!and_ln379)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%median_absolute_deviation_R_V_4 = select i1 %and_ln379, i16 %shl_ln381, i16 %median_absolute_deviation_R_V_3"   --->   Operation 144 'select' 'median_absolute_deviation_R_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%xor_ln361 = xor i1 %icmp_ln361, i1 1"   --->   Operation 145 'xor' 'xor_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%and_ln361_3 = and i1 %and_ln360, i1 %xor_ln361"   --->   Operation 146 'and' 'and_ln361_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361 = or i1 %and_ln361_3, i1 %icmp_ln354"   --->   Operation 147 'or' 'or_ln361' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 148 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_5 = select i1 %or_ln361, i16 0, i16 %median_absolute_deviation_R_V_4"   --->   Operation 148 'select' 'median_absolute_deviation_R_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%trunc_ln346_1 = trunc i64 %reg_1"   --->   Operation 149 'trunc' 'trunc_ln346_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346_1"   --->   Operation 150 'bitconcatenate' 'p_Result_18' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%zext_ln351_1 = zext i53 %p_Result_18"   --->   Operation 151 'zext' 'zext_ln351_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%trunc_ln363_1 = trunc i12 %sh_amt_4"   --->   Operation 152 'trunc' 'trunc_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%zext_ln363_1 = zext i6 %trunc_ln363_1"   --->   Operation 153 'zext' 'zext_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%lshr_ln363_1 = lshr i54 %zext_ln351_1, i54 %zext_ln363_1"   --->   Operation 154 'lshr' 'lshr_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%median_absolute_deviation_I_V_1 = trunc i54 %lshr_ln363_1"   --->   Operation 155 'trunc' 'median_absolute_deviation_I_V_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%sh_amt_5cast = zext i10 %sh_amt_5"   --->   Operation 156 'zext' 'sh_amt_5cast' <Predicate = (and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%shl_ln381_1 = shl i16 %median_absolute_deviation_I_V, i16 %sh_amt_5cast"   --->   Operation 157 'shl' 'shl_ln381_1' <Predicate = (and_ln379_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%and_ln361_4 = and i1 %and_ln360_1, i1 %icmp_ln361_1"   --->   Operation 158 'and' 'and_ln361_4' <Predicate = (!and_ln379_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_3 = select i1 %and_ln361_4, i16 %median_absolute_deviation_I_V_1, i16 0"   --->   Operation 159 'select' 'median_absolute_deviation_I_V_3' <Predicate = (!and_ln379_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%median_absolute_deviation_I_V_4 = select i1 %and_ln379_1, i16 %shl_ln381_1, i16 %median_absolute_deviation_I_V_3"   --->   Operation 160 'select' 'median_absolute_deviation_I_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln361_1)   --->   "%xor_ln361_1 = xor i1 %icmp_ln361_1, i1 1"   --->   Operation 161 'xor' 'xor_ln361_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln361_1)   --->   "%and_ln361_5 = and i1 %and_ln360_1, i1 %xor_ln361_1"   --->   Operation 162 'and' 'and_ln361_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361_1 = or i1 %and_ln361_5, i1 %icmp_ln354_1"   --->   Operation 163 'or' 'or_ln361_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_5 = select i1 %or_ln361_1, i16 0, i16 %median_absolute_deviation_I_V_4"   --->   Operation 164 'select' 'median_absolute_deviation_I_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.86>
ST_28 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_6)   --->   "%xor_ln354 = xor i1 %icmp_ln354, i1 1"   --->   Operation 165 'xor' 'xor_ln354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_6)   --->   "%and_ln358 = and i1 %icmp_ln358, i1 %xor_ln354"   --->   Operation 166 'and' 'and_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_6 = select i1 %and_ln358, i16 %median_absolute_deviation_R_V, i16 %median_absolute_deviation_R_V_5"   --->   Operation 167 'select' 'median_absolute_deviation_R_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (2.07ns)   --->   "%median_absolute_deviation_R_V_7 = sub i16 0, i16 %median_absolute_deviation_R_V_6"   --->   Operation 168 'sub' 'median_absolute_deviation_R_V_7' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.80ns)   --->   "%median_absolute_deviation_R_V_8 = select i1 %p_Result_s, i16 %median_absolute_deviation_R_V_7, i16 %median_absolute_deviation_R_V_6"   --->   Operation 169 'select' 'median_absolute_deviation_R_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_6)   --->   "%xor_ln354_1 = xor i1 %icmp_ln354_1, i1 1"   --->   Operation 170 'xor' 'xor_ln354_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_6)   --->   "%and_ln358_1 = and i1 %icmp_ln358_1, i1 %xor_ln354_1"   --->   Operation 171 'and' 'and_ln358_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_6 = select i1 %and_ln358_1, i16 %median_absolute_deviation_I_V, i16 %median_absolute_deviation_I_V_5"   --->   Operation 172 'select' 'median_absolute_deviation_I_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 173 [1/1] (2.07ns)   --->   "%median_absolute_deviation_I_V_7 = sub i16 0, i16 %median_absolute_deviation_I_V_6"   --->   Operation 173 'sub' 'median_absolute_deviation_I_V_7' <Predicate = (p_Result_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.80ns)   --->   "%median_absolute_deviation_I_V_8 = select i1 %p_Result_17, i16 %median_absolute_deviation_I_V_7, i16 %median_absolute_deviation_I_V_6"   --->   Operation 174 'select' 'median_absolute_deviation_I_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.33>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i46_i)   --->   "%empty_339 = shl i16 %median_absolute_deviation_R_V_8, i16 2"   --->   Operation 175 'shl' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i46_i = sub i16 %empty_339, i16 %median_absolute_deviation_R_V_8"   --->   Operation 176 'sub' 'mul_i_i46_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i_i)   --->   "%empty_340 = shl i16 %median_absolute_deviation_I_V_8, i16 2"   --->   Operation 177 'shl' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i_i = sub i16 %empty_340, i16 %median_absolute_deviation_I_V_8"   --->   Operation 178 'sub' 'mul_i_i_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [2/2] (3.25ns)   --->   "%call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i"   --->   Operation 179 'call' 'call_ln390' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i"   --->   Operation 180 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%empty_341 = wait i32 @_ssdm_op_Wait"   --->   Operation 181 'wait' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln103', ../include/madCpt.hpp:103) to 'sortList' [34]  (1.83 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln104', ../include/madCpt.hpp:104) to 'sortList' [35]  (1.83 ns)

 <State 6>: 3.86ns
The critical path consists of the following:
	'call' operation ('median_R.V', ../include/madCpt.hpp:106) to 'computeMedian' [36]  (3.86 ns)

 <State 7>: 1.83ns
The critical path consists of the following:
	'call' operation ('median_I.V', ../include/madCpt.hpp:107) to 'computeMedian' [37]  (1.83 ns)

 <State 8>: 3.86ns
The critical path consists of the following:
	'call' operation ('median_I.V', ../include/madCpt.hpp:107) to 'computeMedian' [37]  (3.86 ns)

 <State 9>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../include/madCpt.hpp:117) to 'sortList' [40]  (1.83 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln119', ../include/madCpt.hpp:119) to 'sortList' [41]  (1.83 ns)

 <State 12>: 3.86ns
The critical path consists of the following:
	'call' operation ('op_V_i', ../include/madCpt.hpp:122) to 'computeMedian' [42]  (3.86 ns)

 <State 13>: 1.83ns
The critical path consists of the following:
	'call' operation ('op_V_2_i', ../include/madCpt.hpp:123) to 'computeMedian' [88]  (1.83 ns)

 <State 14>: 3.86ns
The critical path consists of the following:
	'call' operation ('op_V_2_i', ../include/madCpt.hpp:123) to 'computeMedian' [88]  (3.86 ns)

 <State 15>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i_i') [44]  (8.81 ns)

 <State 16>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i_i') [44]  (8.81 ns)

 <State 17>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i_i') [44]  (8.81 ns)

 <State 18>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i_i') [44]  (8.81 ns)

 <State 19>: 8.81ns
The critical path consists of the following:
	'sitodp' operation ('conv_i_i') [44]  (8.81 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 23>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 24>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 25>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('val') [45]  (7.79 ns)

 <State 26>: 5.68ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [56]  (1.55 ns)
	'sub' operation ('sh_amt') [61]  (1.73 ns)
	'icmp' operation ('icmp_ln379') [63]  (1.43 ns)
	'and' operation ('and_ln379') [77]  (0.978 ns)

 <State 27>: 8.6ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln363') [66]  (0 ns)
	'select' operation ('median_absolute_deviation_R.V') [74]  (4.61 ns)
	'select' operation ('median_absolute_deviation_R.V') [78]  (0 ns)
	'select' operation ('median_absolute_deviation_R.V') [82]  (3.99 ns)

 <State 28>: 3.86ns
The critical path consists of the following:
	'xor' operation ('xor_ln354') [83]  (0 ns)
	'and' operation ('and_ln358') [84]  (0 ns)
	'select' operation ('median_absolute_deviation_R.V') [85]  (0.978 ns)
	'sub' operation ('median_absolute_deviation_R.V') [86]  (2.08 ns)
	'select' operation ('median_absolute_deviation_R.V') [87]  (0.805 ns)

 <State 29>: 5.33ns
The critical path consists of the following:
	'shl' operation ('empty_339') [134]  (0 ns)
	'sub' operation ('mul_i_i46_i') [135]  (2.08 ns)
	'call' operation ('call_ln390') to 'MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2' [138]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
