Information: Updating design information... (UID-85)
Warning: Design 'fft_top' contains 6 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Sun Aug  3 13:54:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: MODUL0/do_count_reg_1_
              (rising edge-triggered flip-flop clocked by fft_clk)
  Endpoint: MODUL0/cbfp1/SAT_BUF_1CLK/buf_re_reg_5__10_
            (rising edge-triggered flip-flop clocked by fft_clk)
  Path Group: fft_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock fft_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MODUL0/do_count_reg_1_/CLK (SC7P5T_SDFFRQX4_S_CSC20L)
                                                          0.00       0.00 r
  MODUL0/do_count_reg_1_/Q (SC7P5T_SDFFRQX4_S_CSC20L)    55.17      55.17 f
  MODUL0/U8056/Z (SC7P5T_NR2X3_CSC20L)                   12.96      68.13 r
  MODUL0/U3268/Z (SC7P5T_ND3X3_CSC20L)                   18.55      86.68 f
  MODUL0/U4098/Z (SC7P5T_ND2X4_CSC20L)                   15.31     101.98 r
  MODUL0/U764/Z (SC7P5T_NR2X12_CSC20L)                   13.57     115.56 f
  MODUL0/bf1_1/in_en (butterfly_WIDTH9)                   0.00     115.56 f
  MODUL0/bf1_1/U1067/Z (SC7P5T_INVX20_CSC20L)            17.93     133.49 r
  MODUL0/bf1_1/U292/Z (SC7P5T_INVX12_CSC20L)             20.02     153.50 f
  MODUL0/bf1_1/U414/Z (SC7P5T_CKAN2ICLKX6_CSC20L)        24.93     178.44 f
  MODUL0/bf1_1/U1287/Z (SC7P5T_OR2X2_A_CSC20L)           21.50     199.93 f
  MODUL0/bf1_1/U975/Z (SC7P5T_ND2X2_CSC20L)               6.85     206.79 r
  MODUL0/bf1_1/U3395/Z (SC7P5T_INVX1_CSC20L)              6.48     213.27 f
  MODUL0/bf1_1/U976/Z (SC7P5T_NR2IAX2_CSC20L)            17.87     231.14 f
  MODUL0/bf1_1/y0_im[100] (butterfly_WIDTH9)              0.00     231.14 f
  MODUL0/U9295/Z (SC7P5T_XNR2X2_CSC20L)                  37.49     268.63 r
  MODUL0/U8616/Z (SC7P5T_OAI21X1_CSC20L)                 13.79     282.42 f
  MODUL0/bf1_2/x0_im[101] (butterfly_WIDTH10)             0.00     282.42 f
  MODUL0/bf1_2/U1516/Z (SC7P5T_NR2IAX2_CSC20L)           22.85     305.27 f
  MODUL0/bf1_2/U1241/Z (SC7P5T_NR2X2_MR_CSC20L)          13.20     318.47 r
  MODUL0/bf1_2/U1514/Z (SC7P5T_ND2IAX1_CSC20L)           17.66     336.13 r
  MODUL0/bf1_2/U3185/Z (SC7P5T_XOR2X2_CSC20L)            33.97     370.10 f
  MODUL0/bf1_2/U3186/Z (SC7P5T_NR2IAX2_CSC20L)           18.94     389.04 f
  MODUL0/bf1_2/y0_im[111] (butterfly_WIDTH10)             0.00     389.04 f
  MODUL0/U2589/Z (SC7P5T_AOI21X4_CSC20L)                 17.00     406.04 r
  MODUL0/U15871/Z (SC7P5T_XOR2X2_CSC20L)                 56.07     462.10 f
  MODUL0/U16751/S (SC7P5T_HAX1_L_CSC20L)                 53.92     516.03 r
  MODUL0/U16767/CO (SC7P5T_FAX1_A_CSC20L)                49.48     565.50 r
  MODUL0/U16765/CO (SC7P5T_FAX2_A_CSC20L)                35.29     600.79 r
  MODUL0/U16763/CO (SC7P5T_FAX1_A_CSC20L)                44.10     644.89 r
  MODUL0/U16760/CO (SC7P5T_FAX2_A_CSC20L)                36.03     680.92 r
  MODUL0/U9840/CO (SC7P5T_FAX2_A_CSC20L)                 35.17     716.09 r
  MODUL0/U16774/CO (SC7P5T_FAX2_A_CSC20L)                36.51     752.59 r
  MODUL0/U16755/CO (SC7P5T_FAX2_A_CSC20L)                33.44     786.04 r
  MODUL0/U16777/S (SC7P5T_FAX2_A_CSC20L)                 52.61     838.65 f
  MODUL0/U1176/Z (SC7P5T_AOI22X2_CSC20L)                 23.05     861.70 r
  MODUL0/U9479/Z (SC7P5T_XNR2X2_CSC20L)                  30.63     892.33 f
  MODUL0/U6713/Z (SC7P5T_OR2X2_A_CSC20L)                 23.03     915.36 f
  MODUL0/U11140/Z (SC7P5T_AOI21X2_CSC20L)                16.73     932.09 r
  MODUL0/U16835/Z (SC7P5T_OAI21X2_CSC20L)                22.42     954.51 f
  MODUL0/U3706/Z (SC7P5T_INVX2_CSC20L)                   12.91     967.41 r
  MODUL0/U3708/Z (SC7P5T_XOR2X2_CSC20L)                  35.49    1002.91 f
  MODUL0/U3707/Z (SC7P5T_MUX2X1_CSC20L)                  23.01    1025.92 f
  MODUL0/bf1_3/x0_re[134] (butterfly_WIDTH13)             0.00    1025.92 f
  MODUL0/bf1_3/U1550/Z (SC7P5T_CKAN2ICLKX4_P_CSC20L)     23.97    1049.89 f
  MODUL0/bf1_3/U1422/Z (SC7P5T_OR2X4_P_CSC20L)           28.06    1077.95 f
  MODUL0/bf1_3/U1421/Z (SC7P5T_AOI21IAX2_CSC20L)         19.16    1097.10 r
  MODUL0/bf1_3/U3430/Z (SC7P5T_OAI21X2_CSC20L)           21.00    1118.10 f
  MODUL0/bf1_3/U21/Z (SC7P5T_AOI21X4_CSC20L)             21.71    1139.81 r
  MODUL0/bf1_3/U1869/Z (SC7P5T_OAI21X2_CSC20L)           16.70    1156.52 f
  MODUL0/bf1_3/U2210/Z (SC7P5T_XNR2X2_CSC20L)            38.03    1194.54 r
  MODUL0/bf1_3/U2209/Z (SC7P5T_NR2IAX4_CSC20L)           15.56    1210.10 r
  MODUL0/bf1_3/y0_re[152] (butterfly_WIDTH13)             0.00    1210.10 r
  MODUL0/U778/Z (SC7P5T_AOI21X2_CSC20L)                  13.50    1223.60 f
  MODUL0/U9473/Z (SC7P5T_XNR2X2_CSC20L)                  38.95    1262.55 r
  MODUL0/cbfp1/bfly02_tmp_real_in[152] (top_module_02_cbfp_NUM_PARALLEL_PATHS16_OWIDTH11_BLOCK_SIZE512_DATA_IN_WIDTH13_TW_WIDTH9_TW_TABLE_DEPTH512)
                                                          0.00    1262.55 r
  MODUL0/cbfp1/SATURATION_13/bfly02_tmp_real_in[152] (saturation_LENGTH13_NUM_PARALLEL_PATHS16)
                                                          0.00    1262.55 r
  MODUL0/cbfp1/SATURATION_13/U327/Z (SC7P5T_OR2X6_CSC20L)
                                                         21.63    1284.18 r
  MODUL0/cbfp1/SATURATION_13/U811/Z (SC7P5T_ND2X2_CSC20L)
                                                          9.57    1293.75 f
  MODUL0/cbfp1/SATURATION_13/U220/Z (SC7P5T_ND2X1_MR_CSC20L)
                                                          8.44    1302.19 r
  MODUL0/cbfp1/SATURATION_13/bfly02_tmp_real_saturated[140] (saturation_LENGTH13_NUM_PARALLEL_PATHS16)
                                                          0.00    1302.19 r
  MODUL0/cbfp1/SAT_BUF_1CLK/di_re[140] (delaybuffer_cbfp_DEPTH32_WIDTH13)
                                                          0.00    1302.19 r
  MODUL0/cbfp1/SAT_BUF_1CLK/buf_re_reg_5__10_/D (SC7P5T_SDFFRQX4_L_CSC20L)
                                                          0.00    1302.19 r
  data arrival time                                               1302.19

  clock fft_clk (rise edge)                            1400.00    1400.00
  clock network delay (ideal)                             0.00    1400.00
  clock uncertainty                                     -50.00    1350.00
  MODUL0/cbfp1/SAT_BUF_1CLK/buf_re_reg_5__10_/CLK (SC7P5T_SDFFRQX4_L_CSC20L)
                                                          0.00    1350.00 r
  library setup time                                    -47.76    1302.24
  data required time                                              1302.24
  --------------------------------------------------------------------------
  data required time                                              1302.24
  data arrival time                                              -1302.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
