-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jul 21 01:43:28 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v7
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                    2348  301477     301482            0  0        ? 
    Design Total:                           2348  301477     301482            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                     Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------------ ---- -------- --------- --------- ------- -------- --------
    clk                      IN   Unsigned         1                                     
    rst                      IN   Unsigned         1                                     
    vec:rsc(0)(0).qa         IN   Unsigned        64                                     
    vec:rsc(0)(1).qa         IN   Unsigned        64                                     
    vec:rsc(0)(2).qa         IN   Unsigned        64                                     
    vec:rsc(0)(3).qa         IN   Unsigned        64                                     
    vec:rsc(0)(4).qa         IN   Unsigned        64                                     
    vec:rsc(0)(5).qa         IN   Unsigned        64                                     
    vec:rsc(0)(6).qa         IN   Unsigned        64                                     
    vec:rsc(0)(7).qa         IN   Unsigned        64                                     
    vec:rsc(0)(8).qa         IN   Unsigned        64                                     
    vec:rsc(0)(9).qa         IN   Unsigned        64                                     
    vec:rsc(0)(10).qa        IN   Unsigned        64                                     
    vec:rsc(0)(11).qa        IN   Unsigned        64                                     
    vec:rsc(0)(12).qa        IN   Unsigned        64                                     
    vec:rsc(0)(13).qa        IN   Unsigned        64                                     
    vec:rsc(0)(14).qa        IN   Unsigned        64                                     
    vec:rsc(0)(15).qa        IN   Unsigned        64                                     
    p:rsc.dat                IN   Unsigned        64                                     
    r:rsc.dat                IN   Unsigned        64                                     
    vec:rsc(0)(0).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(0).da         OUT  Unsigned        64                                     
    vec:rsc(0)(0).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(1).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(1).da         OUT  Unsigned        64                                     
    vec:rsc(0)(1).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(1).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(2).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(2).da         OUT  Unsigned        64                                     
    vec:rsc(0)(2).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(2).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(3).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(3).da         OUT  Unsigned        64                                     
    vec:rsc(0)(3).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(3).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(4).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(4).da         OUT  Unsigned        64                                     
    vec:rsc(0)(4).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(4).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(5).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(5).da         OUT  Unsigned        64                                     
    vec:rsc(0)(5).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(5).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(6).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(6).da         OUT  Unsigned        64                                     
    vec:rsc(0)(6).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(6).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(7).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(7).da         OUT  Unsigned        64                                     
    vec:rsc(0)(7).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(7).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(8).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(8).da         OUT  Unsigned        64                                     
    vec:rsc(0)(8).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(8).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(9).adra       OUT  Unsigned         6                                     
    vec:rsc(0)(9).da         OUT  Unsigned        64                                     
    vec:rsc(0)(9).wea        OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(9).lz  OUT  Unsigned         1                                     
    vec:rsc(0)(10).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(10).da        OUT  Unsigned        64                                     
    vec:rsc(0)(10).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(10).lz OUT  Unsigned         1                                     
    vec:rsc(0)(11).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(11).da        OUT  Unsigned        64                                     
    vec:rsc(0)(11).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(11).lz OUT  Unsigned         1                                     
    vec:rsc(0)(12).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(12).da        OUT  Unsigned        64                                     
    vec:rsc(0)(12).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(12).lz OUT  Unsigned         1                                     
    vec:rsc(0)(13).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(13).da        OUT  Unsigned        64                                     
    vec:rsc(0)(13).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(13).lz OUT  Unsigned         1                                     
    vec:rsc(0)(14).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(14).da        OUT  Unsigned        64                                     
    vec:rsc(0)(14).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(14).lz OUT  Unsigned         1                                     
    vec:rsc(0)(15).adra      OUT  Unsigned         6                                     
    vec:rsc(0)(15).da        OUT  Unsigned        64                                     
    vec:rsc(0)(15).wea       OUT  Unsigned         1                                     
    vec:rsc.triosy(0)(15).lz OUT  Unsigned         1                                     
    p:rsc.triosy.lz          OUT  Unsigned         1                                     
    r:rsc.triosy.lz          OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/modulo_dev/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                        Indices Phys Memory Address     
      ------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                     Indices Phys Memory Address     
      ---------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                          Indices Phys Memory Address     
      --------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo_dev/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                                   Indices Phys Memory Address     
      ------------------------------------------ ------- -----------------------
      /inPlaceNTT_DIF/modulo_dev/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block          Original Addresses  
      -------------- -------------------
      vec:rsc(0)(0)    0, 16, ..., 1008  
      vec:rsc(0)(1)    1, 17, ..., 1009  
      vec:rsc(0)(2)    2, 18, ..., 1010  
      vec:rsc(0)(3)    3, 19, ..., 1011  
      vec:rsc(0)(4)    4, 20, ..., 1012  
      vec:rsc(0)(5)    5, 21, ..., 1013  
      vec:rsc(0)(6)    6, 22, ..., 1014  
      vec:rsc(0)(7)    7, 23, ..., 1015  
      vec:rsc(0)(8)    8, 24, ..., 1016  
      vec:rsc(0)(9)    9, 25, ..., 1017  
      vec:rsc(0)(10)   10, 26, ..., 1018 
      vec:rsc(0)(11)   11, 27, ..., 1019 
      vec:rsc(0)(12)   12, 28, ..., 1020 
      vec:rsc(0)(13)   13, 29, ..., 1021 
      vec:rsc(0)(14)   14, 30, ..., 1022 
      vec:rsc(0)(15)   15, 31, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop                                 Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ------------------------------------ ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp                               Infinite       0     301482 ?    6.03 ms                       
    /inPlaceNTT_DIF/core  main                                  Infinite       2     301482 ?    6.03 ms                       
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP                            10       5     301480 ?    6.03 ms                       
    /inPlaceNTT_DIF/core    modExp_dev:while                           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP                             ?       2      30131 ?  602.62 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP                                33     721      30129 ?  602.58 us      16               
    /inPlaceNTT_DIF/core      COMP_LOOP-1:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-2:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-3:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-4:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-5:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-6:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-7:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-8:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-9:modExp_dev#1:while           ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-10:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-11:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-12:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-13:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-14:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-15:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    /inPlaceNTT_DIF/core      COMP_LOOP-16:modExp_dev#1:while          ?      12         12 ?  240.00 ns                       
    
  Loop Execution Profile
    Process              Loop                                 Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ------------------------------------ ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                                     0 ?                        0.00         301482 ?           
    /inPlaceNTT_DIF/core  main                                        2 ?                        0.00         301482 ?           
    /inPlaceNTT_DIF/core   STAGE_MAIN_LOOP                           50 ?                        0.02         301480 ?           
    /inPlaceNTT_DIF/core    modExp_dev:while                        120 ?                        0.04            120 ?           
    /inPlaceNTT_DIF/core    STAGE_VEC_LOOP                           20 ?                        0.01         301310 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP                           237930 ?                       78.92         301290 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-1:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-2:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-3:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-4:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-5:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-6:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-7:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-8:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-9:modExp_dev#1:while       3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-10:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-11:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-12:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-13:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-14:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-15:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    /inPlaceNTT_DIF/core      COMP_LOOP-16:modExp_dev#1:while      3960 ?                        1.31           3960 ?           
    
  End of Report
