RESULTS FOR SIMULATION ===> sim-out-2023-11-26-23-27-16 <===
************************************************************


============================================================
Experiment: 1	Algorithm: RandomRP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    195.87                       # Real time elapsed on the host (Second)
hostTickRate                               1892082439                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   587227                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1189764                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 2	Algorithm: RandomRP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     22.97                       # Real time elapsed on the host (Second)
hostTickRate                               1567222568                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   524265                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     680576                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 3	Algorithm: RandomRP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     42.93                       # Real time elapsed on the host (Second)
hostTickRate                               1895620933                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   513221                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     987425                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 4	Algorithm: RandomRP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     18.09                       # Real time elapsed on the host (Second)
hostTickRate                               2136378834                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   556904                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     969302                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 5	Algorithm: LRURP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    221.96                       # Real time elapsed on the host (Second)
hostTickRate                               1669678638                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   518201                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1049913                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 6	Algorithm: LRURP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     17.48                       # Real time elapsed on the host (Second)
hostTickRate                               2059979820                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   689097                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     894554                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 7	Algorithm: LRURP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     39.55                       # Real time elapsed on the host (Second)
hostTickRate                               2057672286                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   557092                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1071831                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 8	Algorithm: LRURP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     18.47                       # Real time elapsed on the host (Second)
hostTickRate                               2091919884                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   545314                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     949129                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 9	Algorithm: MRURP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    203.84                       # Real time elapsed on the host (Second)
hostTickRate                               1818106701                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703020                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   564268                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1143248                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 10	Algorithm: MRURP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     17.22                       # Real time elapsed on the host (Second)
hostTickRate                               2090737708                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   699397                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     907925                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 11	Algorithm: MRURP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     37.34                       # Real time elapsed on the host (Second)
hostTickRate                               2179294144                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   590021                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1135185                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 12	Algorithm: MRURP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     17.82                       # Real time elapsed on the host (Second)
hostTickRate                               2169152088                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699952                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   565448                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     984174                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 13	Algorithm: LFURP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    191.15                       # Real time elapsed on the host (Second)
hostTickRate                               1938826747                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   601735                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1219158                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 14	Algorithm: LFURP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     17.24                       # Real time elapsed on the host (Second)
hostTickRate                               2088890605                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   698772                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     907111                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 15	Algorithm: LFURP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     38.84                       # Real time elapsed on the host (Second)
hostTickRate                               2095374848                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752588                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   567302                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1091475                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 16	Algorithm: LFURP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     16.92                       # Real time elapsed on the host (Second)
hostTickRate                               2283702214                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   595311                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1036150                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 17	Algorithm: FIFORP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    187.93                       # Real time elapsed on the host (Second)
hostTickRate                               1972067981                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   612051                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1240060                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 18	Algorithm: FIFORP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     17.18                       # Real time elapsed on the host (Second)
hostTickRate                               2095515018                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   700992                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     909996                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 19	Algorithm: FIFORP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     37.30                       # Real time elapsed on the host (Second)
hostTickRate                               2181796485                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   590700                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1136491                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 20	Algorithm: FIFORP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     16.60                       # Real time elapsed on the host (Second)
hostTickRate                               2328544910                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   606995                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1056486                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 21	Algorithm: NRURP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    183.29                       # Real time elapsed on the host (Second)
hostTickRate                               2021995549                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   627547                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1271456                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 22	Algorithm: NRURP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     16.57                       # Real time elapsed on the host (Second)
hostTickRate                               2172555560                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   726766                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     943455                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 23	Algorithm: NRURP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     37.78                       # Real time elapsed on the host (Second)
hostTickRate                               2153777405                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   583115                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1121897                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 24	Algorithm: NRURP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     17.52                       # Real time elapsed on the host (Second)
hostTickRate                               2206126698                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   575087                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1000949                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 25	Algorithm: TreePLRURP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    185.98                       # Real time elapsed on the host (Second)
hostTickRate                               1992666153                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703020                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   618444                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1253013                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 26	Algorithm: TreePLRURP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     16.33                       # Real time elapsed on the host (Second)
hostTickRate                               2204057646                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700960                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   737304                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     957135                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 27	Algorithm: TreePLRURP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     36.79                       # Real time elapsed on the host (Second)
hostTickRate                               2211621818                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   598774                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1152026                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 28	Algorithm: TreePLRURP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     17.13                       # Real time elapsed on the host (Second)
hostTickRate                               2256034947                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   588092                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1023585                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 29	Algorithm: BIPRP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    182.68                       # Real time elapsed on the host (Second)
hostTickRate                               2028732845                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703020                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   629638                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1275692                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 30	Algorithm: BIPRP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     16.81                       # Real time elapsed on the host (Second)
hostTickRate                               2142145749                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700960                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   716594                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     930250                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 31	Algorithm: BIPRP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     36.82                       # Real time elapsed on the host (Second)
hostTickRate                               2210146690                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   598376                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1151260                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 32	Algorithm: BIPRP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     16.42                       # Real time elapsed on the host (Second)
hostTickRate                               2353018643                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   613375                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1067591                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 33	Algorithm: SecondChanceRP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    185.80                       # Real time elapsed on the host (Second)
hostTickRate                               1994681066                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703020                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   619070                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1254280                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 34	Algorithm: SecondChanceRP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     15.68                       # Real time elapsed on the host (Second)
hostTickRate                               2296519250                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700960                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   768235                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     997287                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 35	Algorithm: SecondChanceRP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     37.32                       # Real time elapsed on the host (Second)
hostTickRate                               2180619452                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752588                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   590378                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1135872                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 36	Algorithm: SecondChanceRP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     16.75                       # Real time elapsed on the host (Second)
hostTickRate                               2307715199                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699952                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   601570                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1047045                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 37	Algorithm: RRIPRP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    188.09                       # Real time elapsed on the host (Second)
hostTickRate                               1970331924                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   611513                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1238969                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 38	Algorithm: RRIPRP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     15.94                       # Real time elapsed on the host (Second)
hostTickRate                               2258744315                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700960                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   755596                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     980879                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 39	Algorithm: RRIPRP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     35.80                       # Real time elapsed on the host (Second)
hostTickRate                               2272932364                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752588                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   615375                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1183965                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 40	Algorithm: RRIPRP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     17.16                       # Real time elapsed on the host (Second)
hostTickRate                               2252062931                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699952                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   587063                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1021796                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 41	Algorithm: BRRIPRP	Benchmark: queens
------------------------------------------------------------
hostSeconds                                    183.98                       # Real time elapsed on the host (Second)
hostTickRate                               2014368678                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703024                       # Number of bytes of host memory used (Byte)
simInsts                                    115020716                       # Number of instructions simulated (Count)
hostInstRate                                   625180                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1266660                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total         35313881                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           1983                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total     35315864                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 137675.743822                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1023.432435                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.999446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total        149755123                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1450                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    149756573                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132779.310345                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.961179                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140911.408540                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 99010.848756                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2996.147012                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             3050.047101                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.731481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.372320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy   172469810715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.375384                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3134                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 42	Algorithm: BRRIPRP	Benchmark: sha
------------------------------------------------------------
hostSeconds                                     16.62                       # Real time elapsed on the host (Second)
hostTickRate                               2166628877                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     700964                       # Number of bytes of host memory used (Byte)
simInsts                                     12043629                       # Number of instructions simulated (Count)
hostInstRate                                   724784                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     940882                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          2429747                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      2431845                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 135732.602479                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.160417                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15329718                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1500                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15331218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 132125.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.600447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 140853.185596                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98949.152542                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             2907.612673                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             2950.752164                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.709866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.360199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    16824085830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.305628                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         3245                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3245                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 43	Algorithm: BRRIPRP	Benchmark: BFS
------------------------------------------------------------
hostSeconds                                     36.95                       # Real time elapsed on the host (Second)
hostTickRate                               2202190203                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752592                       # Number of bytes of host memory used (Byte)
simInsts                                     22031780                       # Number of instructions simulated (Count)
hostInstRate                                   596221                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1147114                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          5473199                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total         140860                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      5614059                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 100252.094278                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1021.016363                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.997086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         27913643                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           3172                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     27916815                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 131574.716267                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.823848                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.999312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 122956.475744                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 101236.016837                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             4062.774116                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             7946.715005                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.991888                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.970058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    41699459160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.430794                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                        79113                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       32137                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      79113                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


============================================================
Experiment: 44	Algorithm: BRRIPRP	Benchmark: blocked-matmul
------------------------------------------------------------
hostSeconds                                     17.71                       # Real time elapsed on the host (Second)
hostTickRate                               2182522259                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     699948                       # Number of bytes of host memory used (Byte)
simInsts                                     10074290                       # Number of instructions simulated (Count)
hostInstRate                                   568921                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     990217                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cpu.dcache.overallHits::total          3095361                       # number of overall hits (Count)
system.cpu.dcache.overallMisses::total           6799                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total      3102160                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAvgMissLatency::total 82924.253567                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.tags.tagsInUse          1018.566246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.avgOccs::total        0.994694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.overallHits::total         15855863                       # number of overall hits (Count)
system.cpu.icache.overallMisses::total           1336                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total     15857199                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAvgMissLatency::total 134663.922156                       # average overall miss latency ((Tick/Count))
system.cpu.icache.tags.tagsInUse           255.627736                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.avgOccs::total        0.998546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.overallAvgMissLatency::total 143651.993547                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 102044.233441                       # average overall miss latency ((Tick/Count))
system.l2cache.tags.tagsInUse             3635.860490                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.tagsInUse             4000.123635                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.avgOccs::total           0.887661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.488296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.mem_ctrl.dram.rank0.totalEnergy    18238869195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    471.944185                       # Core power per rank (mW) (Watt)
system.mem_ctrl.readReqs                         4318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4318                       # Number of controller read bursts, including those serviced by the write queue (Count)
============================================================


