// Seed: 316362550
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wand id_7,
    input tri1 id_8,
    input wor id_9,
    output tri id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input wand id_16,
    input uwire id_17
);
  assign id_7 = -1'd0;
  wire id_19;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd34,
    parameter id_9  = 32'd39
) (
    output tri id_0,
    output tri0 id_1,
    input wor id_2,
    output tri id_3
    , id_15,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri0 _id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 _id_12,
    input tri0 id_13
);
  wire [id_12  ==  -1 : id_9] id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_13,
      id_8,
      id_4,
      id_11,
      id_10,
      id_1,
      id_8,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_11,
      id_13,
      id_7,
      id_2
  );
endmodule
