fir_Nyquist.vhd,vhdl,xil_defaultlib,../../../../TPU.srcs/sources_1/ip/fir_Nyquist/sim/fir_Nyquist.vhd,incdir="../../../../TPU.srcs/sources_1/ip/fir_Nyquist/cmodel"
glbl.v,Verilog,xil_defaultlib,glbl.v
