
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.96

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.64 source latency b_to_a_mem[13][1]$_DFFE_PP_/CLK ^
  -0.67 target latency a_rd_data_reg[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.74    0.16    0.18    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.17    0.02    1.43 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02    0.25 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.10    0.15    0.40 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0_0_clk (net)
                  0.18    0.06    0.46 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    41    0.36    0.15    0.20    0.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.15    0.01    0.67 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                          0.26    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: b_wr_en (input port clocked by core_clock)
Endpoint: b_wr_ptr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ b_wr_en (in)
                                         b_wr_en (net)
                  0.00    0.00    0.20 ^ input20/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.30    0.11    0.13    0.33 ^ input20/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net21 (net)
                  0.28    0.10    0.43 ^ _1205_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.14    0.11    0.54 v _1205_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0407_ (net)
                  0.14    0.00    0.54 v _1207_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.73 v _1207_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0294_ (net)
                  0.07    0.00    0.73 v b_wr_ptr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.02    0.25 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.10    0.15    0.40 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0_0_clk (net)
                  0.18    0.06    0.46 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    41    0.36    0.15    0.20    0.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.15    0.00    0.66 ^ b_wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.66   clock reconvergence pessimism
                          0.06    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.74    0.16    0.18    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.28    1.69 ^ b_rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06   10.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17   10.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.01   10.24 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.12    0.16   10.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.04   10.45 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    43    0.35    0.15    0.19   10.64 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.15    0.01   10.65 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.65   clock reconvergence pessimism
                         -0.11   10.54   library recovery time
                                 10.54   data required time
-----------------------------------------------------------------------------
                                 10.54   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.01    0.24 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.12    0.16    0.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.04    0.45 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    43    0.35    0.15    0.19    0.64 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.15    0.01    0.65 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.17    0.35    0.70    1.35 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_rd_ptr[1] (net)
                  0.35    0.01    1.36 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.18    0.22    0.18    1.54 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _0581_ (net)
                  0.22    0.01    1.55 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.38    0.67    1.12    2.67 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.67    0.00    2.67 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.18    0.12    2.79 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.18    0.00    2.79 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.02 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.02 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.24    0.42    3.44 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.24    0.00    3.44 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.25    3.69 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.16    0.01    3.70 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     6    0.25    0.25    0.29    3.99 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.31    0.07    4.06 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.78    4.84 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.14    0.00    4.84 v b_empty (out)
                                  4.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                  4.96   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net56 (net)
                  0.29    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.74    0.16    0.18    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.28    1.69 ^ b_rd_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.28    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06   10.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17   10.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.01   10.24 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.12    0.16   10.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.04   10.45 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    43    0.35    0.15    0.19   10.64 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.15    0.01   10.65 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.65   clock reconvergence pessimism
                         -0.11   10.54   library recovery time
                                 10.54   data required time
-----------------------------------------------------------------------------
                                 10.54   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.15    0.06    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.27    0.11    0.17    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.12    0.01    0.24 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.12    0.16    0.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1_0_clk (net)
                  0.16    0.04    0.45 ^ clkbuf_leaf_6_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    43    0.35    0.15    0.19    0.64 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_6_clk (net)
                  0.15    0.01    0.65 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.17    0.35    0.70    1.35 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_rd_ptr[1] (net)
                  0.35    0.01    1.36 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.18    0.22    0.18    1.54 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _0581_ (net)
                  0.22    0.01    1.55 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.38    0.67    1.12    2.67 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.67    0.00    2.67 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.18    0.12    2.79 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.18    0.00    2.79 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    3.02 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    3.02 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.24    0.42    3.44 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.24    0.00    3.44 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.16    0.25    3.69 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.16    0.01    3.70 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     6    0.25    0.25    0.29    3.99 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.31    0.07    4.06 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.78    4.84 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.14    0.00    4.84 v b_empty (out)
                                  4.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                  4.96   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.050225019454956

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7322

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2178458571434021

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9764

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[3][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.64 ^ clkbuf_leaf_6_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.65 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.70    1.35 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.19    1.54 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   1.13    2.67 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.12    2.79 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.23    3.02 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.42    3.44 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.26    3.69 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.36    4.05 ^ _0872_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.24    4.29 v _0874_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.29 v a_to_b_mem[3][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.29   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.23   10.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.41 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23   10.64 ^ clkbuf_leaf_4_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.64 ^ a_to_b_mem[3][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.64   clock reconvergence pessimism
  -0.07   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -4.29   data arrival time
---------------------------------------------------------
           6.28   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: b_to_a_mem[14][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[14][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.40 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.64 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.64 ^ b_to_a_mem[14][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.36    1.00 ^ b_to_a_mem[14][0]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.15 ^ _1097_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.15 ^ b_to_a_mem[14][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.40 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.64 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.64 ^ b_to_a_mem[14][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.64   clock reconvergence pessimism
   0.02    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -1.15   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6466

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6695

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.8415

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.9585

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
102.416606

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.39e-02   9.21e-03   1.72e-07   6.31e-02  29.5%
Combinational          8.49e-02   4.47e-02   2.20e-07   1.30e-01  60.7%
Clock                  9.53e-03   1.13e-02   5.00e-06   2.08e-02   9.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.48e-01   6.52e-02   5.40e-06   2.14e-01 100.0%
                          69.5%      30.5%       0.0%
