###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Jan 21 20:20:42 2020
#  Design:            layer_controller
#  Command:           analyzeFloorplan -cong -effort medium -outfile analyze...
###############################################################
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 126131.469000
    Core Area(um^2)           : 119128.419000
    Chip Density (Counting Std Cells and MACROs and IOs): 93.598%
    Core Density (Counting Std Cells and MACROs)        : 99.100%
    Average utilization       : 216.334%
    Number of instance(s)     : 76448
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 603
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 2.5567e+05
    Congestion (H).           : 0.022%
    Congestion (V).           : 0.170%
**********************************************************************
