{
	"DESIGN_NAME": "aes_128_ofb",
	"VERILOG_FILES": "dir::src/*.v",
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": 25,
	"FP_CORE_UTIL": 40,
	"GRT_ANTENNA_ITERS": 10,
	"GRT_ANTENNA_MARGIN": 15,
	"RUN_HEURISTIC_DIODE_INSERTION": true,
	"DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
	"PL_WIRE_LENGTH_COEF": 0.05,
	"MAX_TRANSITION_CONSTRAINT": 1.5,
	"DESIGN_REPAIR_MAX_SLEW_PCT": 30,
	"DESIGN_REPAIR_MAX_CAP_PCT": 30,
	"DEFAULT_CORNER": "max_ss_100C_1v60",
	"RUN_POST_GRT_DESIGN_REPAIR": true,
	"HEURISTIC_ANTENNA_THRESHOLD": 200,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 1156 1156",
	"FP_CORE_AREA": "0 0 400 400"
}