

================================================================
== Vivado HLS Report for 'Conv2d_1'
================================================================
* Date:           Thu May 11 11:35:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1           |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Conv2d_label0  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    351|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    169|    -|
|Register         |        -|      -|     414|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     762|   1231|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U66  |forw_back_fadd_32bkb  |        0|      2|  205|  390|    0|
    |forw_back_fmul_32cud_U67  |forw_back_fmul_32cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln30_fu_243_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln31_fu_209_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln32_fu_257_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln33_2_fu_315_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_305_p2    |     +    |      0|  0|  39|          32|          32|
    |col_6_fu_326_p2       |     +    |      0|  0|  39|          32|           1|
    |i_fu_173_p2           |     +    |      0|  0|  13|           4|           1|
    |j_fu_237_p2           |     +    |      0|  0|  13|           4|           1|
    |row_6_fu_320_p2       |     +    |      0|  0|  39|          32|           1|
    |sub_ln30_fu_203_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln33_4_fu_295_p2  |     -    |      0|  0|   8|          32|          32|
    |sub_ln33_8_fu_289_p2  |     -    |      0|  0|   8|          32|          32|
    |sub_ln33_fu_278_p2    |     -    |      0|  0|  39|          32|          32|
    |icmp_ln28_fu_167_p2   |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_fu_231_p2   |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_fu_267_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln32_fu_300_p2   |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 351|         332|         256|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  85|         17|    1|         17|
    |col_0_reg_118        |   9|          2|   32|         64|
    |col_reg_84           |   9|          2|    4|          8|
    |empty_158_reg_106    |   9|          2|   32|         64|
    |empty_159_reg_128    |   9|          2|   32|         64|
    |out_matrix_address0  |  15|          3|    8|         24|
    |out_matrix_d0        |  15|          3|   32|         96|
    |row_0_reg_140        |   9|          2|   32|         64|
    |row_reg_95           |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 169|         35|  177|        409|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln33_2_reg_405         |  32|   0|   32|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |col_0_reg_118              |  32|   0|   32|          0|
    |col_cast4_reg_336          |   4|   0|   32|         28|
    |col_reg_84                 |   4|   0|    4|          0|
    |empty_158_reg_106          |  32|   0|   32|          0|
    |empty_159_reg_128          |  32|   0|   32|          0|
    |i_reg_345                  |   4|   0|    4|          0|
    |input_matrix_load_reg_420  |  32|   0|   32|          0|
    |j_reg_369                  |   4|   0|    4|          0|
    |out_matrix_addr_reg_374    |   8|   0|    8|          0|
    |row_0_reg_140              |  32|   0|   32|          0|
    |row_6_reg_410              |  32|   0|   32|          0|
    |row_reg_95                 |   4|   0|    4|          0|
    |shl_ln33_reg_387           |  28|   0|   32|          4|
    |sub_ln30_reg_350           |   8|   0|    9|          1|
    |sub_ln33_4_reg_392         |  32|   0|   32|          0|
    |tmp_reg_435                |  32|   0|   32|          0|
    |tmp_s_reg_440              |  32|   0|   32|          0|
    |zext_ln31_reg_355          |   5|   0|   32|         27|
    |zext_ln32_8_reg_360        |   4|   0|   32|         28|
    |zext_ln32_9_reg_379        |   5|   0|   32|         27|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 414|   0|  529|        115|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|input_matrix_address0  | out |    8|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |    8|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

