# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:03:03 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(19): near "std__logic_vector": Identifier may not contain adjacent underlines.
# ** Error: ../../src/alu.vhd(19): (vcom-1136) Unknown identifier "std__logic_vector".
# ** Error: ../../src/alu.vhd(25): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../../src/alu.vhd(25): Type error resolving infix expression "+" as type (error).
# ** Error: ../../src/alu.vhd(26): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../../src/alu.vhd(26): Type error resolving infix expression "-" as type (error).
# ** Error: ../../src/alu.vhd(27): near "others": syntax error
# End time: 20:03:03 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:05:35 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(25): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../../src/alu.vhd(25): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../../src/alu.vhd(26): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../../src/alu.vhd(26): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../../src/alu.vhd(27): near "others": syntax error
# End time: 20:05:35 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:07:19 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(30): near "others": syntax error
# End time: 20:07:20 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:07:46 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(31): near "end": (vcom-1576) expecting ';'.
# End time: 20:07:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:07:55 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:07:55 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:07:55 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(23): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(24): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(25): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(37): near "oper": (vcom-1576) expecting ',' or ')'.
# ** Error: ../src/alu_tb.vhd(40): VHDL Compiler exiting
# End time: 20:07:55 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:09:09 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:09:09 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:09:09 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(23): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(24): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(25): near "others": syntax error
# ** Error: ../src/alu_tb.vhd(37): near "oper": (vcom-1576) expecting ',' or ')'.
# ** Error: ../src/alu_tb.vhd(40): VHDL Compiler exiting
# End time: 20:09:09 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:09:53 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:09:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:09:53 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(37): near "oper": (vcom-1576) expecting ',' or ')'.
# ** Error: ../src/alu_tb.vhd(40): VHDL Compiler exiting
# End time: 20:09:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:10:05 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:10:05 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:10:05 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(34): (vcom-1136) Unknown identifier "clk".
# ** Error: ../src/alu_tb.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../src/alu_tb.vhd(40): VHDL Compiler exiting
# End time: 20:10:05 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:10:15 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:10:15 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:10:15 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:10:16 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt alu_tb 
# Start time: 20:10:16 on Oct 12,2017
# //  ModelSim DE-64 10.6c Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
# ** Warning: (vsim-8683) Uninitialized out port /alu_tb/uut/output has no driver.
# This port will contribute value (U) to the signal network.
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:20:46 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:20:47 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:20:47 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(33): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(34): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(35): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(36): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(37): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(38): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(39): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(40): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(51): Illegal sequential statement.
# ** Error: ../src/alu_tb.vhd(52): near "arch": (vcom-1576) expecting PROCESS.
# End time: 20:20:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:21:40 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:21:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:21:40 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(33): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(34): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(35): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(36): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(37): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(38): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(39): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(40): Target type ieee.std_logic_1164.STD_ULOGIC in signal assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(54): VHDL Compiler exiting
# End time: 20:21:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:22:31 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: ../../src/alu.vhd(28): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# End time: 20:22:31 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:22:31 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:22:31 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:33 on Oct 12,2017, Elapsed time: 0:12:17
# Errors: 25, Warnings: 7
# vsim -novopt alu_tb 
# Start time: 20:22:33 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
# ** Warning: (vsim-8683) Uninitialized out port /alu_tb/uut/output has no driver.
# This port will contribute value (U) to the signal network.
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 4 (3 downto 0).
#    Time: 250 ns  Iteration: 0  Process: /alu_tb/uut/line__25 File: ../../src/alu.vhd
# Fatal error in Process line__25 at ../../src/alu.vhd line 29
# 
# HDL call sequence:
# Stopped at ../../src/alu.vhd 29 Process line__25
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:34:25 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(25): Illegal target for signal assignment.
# ** Error: ../../src/alu.vhd(25): (vcom-1136) Unknown identifier "result".
# ** Warning: ../../src/alu.vhd(29): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Warning: ../../src/alu.vhd(30): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error: ../../src/alu.vhd(34): VHDL Compiler exiting
# End time: 20:34:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:35:07 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Error: ../../src/alu.vhd(25): Illegal target for signal assignment.
# ** Error: ../../src/alu.vhd(25): (vcom-1136) Unknown identifier "result".
# ** Error: ../../src/alu.vhd(34): VHDL Compiler exiting
# End time: 20:35:07 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 2
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/alu.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:35:34 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 20:35:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:35:34 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:35:34 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:35 on Oct 12,2017, Elapsed time: 0:13:02
# Errors: 15, Warnings: 3
# vsim -novopt alu_tb 
# Start time: 20:35:35 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "output".
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb/uut File: ../../src/alu.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 4
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:36:16 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 20:36:17 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:36:17 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# ** Error: ../src/alu_tb.vhd(52): Signal "output" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../src/alu_tb.vhd(54): VHDL Compiler exiting
# End time: 20:36:17 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/Software/Modelsim/10.6c/win64pe/vcom failed.
# Error in macro ./sim.do line 3
# c:/Software/Modelsim/10.6c/win64pe/vcom failed.
#     while executing
# "vcom -93 -work work ../src/alu_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:36:40 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 20:36:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:36:40 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:36:40 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt alu_tb 
# Start time: 20:35:35 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:40:39 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 20:40:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:40:39 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:40:40 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:40:43 on Oct 12,2017, Elapsed time: 0:05:08
# Errors: 1, Warnings: 0
# vsim -novopt alu_tb 
# Start time: 20:40:43 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:42:12 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# End time: 20:42:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:42:12 on Oct 12,2017
# vcom -reportprogress 300 -93 -work work ../src/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_tb
# -- Compiling architecture arch of alu_tb
# End time: 20:42:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:16 on Oct 12,2017, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim -novopt alu_tb 
# Start time: 20:42:16 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(arch)
