// Seed: 236266145
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    output wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10
);
  supply0 id_12, id_13 = id_2, id_14;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    id_45,
    input wire id_1,
    input uwire id_2,
    id_46,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output supply1 id_9,
    output supply1 id_10,
    output wor id_11,
    output tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input wand id_15,
    input supply0 id_16,
    input supply0 id_17,
    input supply0 id_18,
    output wor id_19,
    input tri id_20,
    input supply1 id_21,
    input tri0 id_22,
    output uwire id_23,
    id_47,
    output wor id_24,
    output wor id_25,
    output supply1 id_26,
    input tri1 id_27,
    input wire id_28,
    input wor id_29,
    output wire id_30,
    input uwire id_31,
    input tri id_32,
    inout tri id_33,
    input supply1 id_34,
    output supply1 id_35,
    input supply1 id_36,
    input tri0 id_37,
    output uwire id_38,
    output tri0 id_39,
    output supply1 id_40,
    output wand id_41,
    input wor id_42,
    output supply0 id_43
);
  wire id_48;
  assign id_12 = -1 - id_16 / id_2, id_12 = -1 | 1;
  assign id_11 = id_32;
  if ("") wire id_49, id_50;
  else begin : LABEL_0
    wire id_51;
  end
  module_0 modCall_1 (
      id_40,
      id_29,
      id_20,
      id_31,
      id_38,
      id_33,
      id_4,
      id_24,
      id_31,
      id_12,
      id_33
  );
endmodule
