Source Block: hdl/projects/daq2/a10gx/system_top.v@175:185@HdlIdDef
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;

Diff Content:
- 180   wire              adc1_clk;
+ 180   wire              ddr3_cal_pass;
+ 180   wire              ddr3_cal_fail;
+ 180   wire              eth_mdio_i;
+ 180   wire              eth_mdio_o;
+ 180   wire              eth_mdio_t;
+ 180   wire    [ 63:0]   gpio_i;
+ 180   wire    [ 63:0]   gpio_o;
+ 180   wire              spi_miso_s;
+ 180   wire              spi_mosi_s;
+ 180   wire    [  7:0]   spi_csn_s;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@175:185
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;

Clone Blocks 2:
hdl/projects/daq2/a10gx/system_top.v@173:183

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals


Clone Blocks 3:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@170:180


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

Clone Blocks 4:
hdl/projects/daq2/a10gx/system_top.v@174:184
  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 5:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@174:184
  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 6:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@172:182
  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

Clone Blocks 7:
hdl/projects/usdrx1/a5gt/system_top.v@233:243

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 8:
hdl/projects/daq2/a10gx/system_top.v@170:180


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

Clone Blocks 9:
hdl/projects/usdrx1/a5gt/system_top.v@234:244
  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

  // internal signals

  wire              sys_pll_locked_s;
  wire              eth_tx_reset_s;

Clone Blocks 10:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@173:183

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals


Clone Blocks 11:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@171:181

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;


Clone Blocks 12:
hdl/projects/daq2/a10gx/system_top.v@172:182
  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

Clone Blocks 13:
hdl/projects/daq2/a10gx/system_top.v@171:181

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;


