{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604967254473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967254473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:14:14 2020 " "Processing started: Mon Nov 09 21:14:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967254473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967254473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off layer_test -c layer_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967254473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604967254739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604967254739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n5-rtl " "Found design unit 1: ram_l1_n5-rtl" {  } { { "ram_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263012 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n5 " "Found entity 1: ram_l1_n5" {  } { { "ram_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n4-rtl " "Found design unit 1: ram_l1_n4-rtl" {  } { { "ram_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n4 " "Found entity 1: ram_l1_n4" {  } { { "ram_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n3-rtl " "Found design unit 1: ram_l1_n3-rtl" {  } { { "ram_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263014 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n3 " "Found entity 1: ram_l1_n3" {  } { { "ram_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n2-rtl " "Found design unit 1: ram_l1_n2-rtl" {  } { { "ram_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263015 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n2 " "Found entity 1: ram_l1_n2" {  } { { "ram_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n1-rtl " "Found design unit 1: ram_l1_n1-rtl" {  } { { "ram_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263017 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n1 " "Found entity 1: ram_l1_n1" {  } { { "ram_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_l1_n0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_l1_n0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_l1_n0-rtl " "Found design unit 1: ram_l1_n0-rtl" {  } { { "ram_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263018 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_l1_n0 " "Found entity 1: ram_l1_n0" {  } { { "ram_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n5-rtl " "Found design unit 1: neuron_l1_n5-rtl" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263019 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n5 " "Found entity 1: neuron_l1_n5" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n4-rtl " "Found design unit 1: neuron_l1_n4-rtl" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263020 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n4 " "Found entity 1: neuron_l1_n4" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n3-rtl " "Found design unit 1: neuron_l1_n3-rtl" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263022 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n3 " "Found entity 1: neuron_l1_n3" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n2-rtl " "Found design unit 1: neuron_l1_n2-rtl" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263023 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n2 " "Found entity 1: neuron_l1_n2" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n1-rtl " "Found design unit 1: neuron_l1_n1-rtl" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263024 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n1 " "Found entity 1: neuron_l1_n1" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron_l1_n0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron_l1_n0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron_l1_n0-rtl " "Found design unit 1: neuron_l1_n0-rtl" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263026 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron_l1_n0 " "Found entity 1: neuron_l1_n0" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-bhv " "Found design unit 1: mac-bhv" {  } { { "mac.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263027 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_relu-bhv " "Found design unit 1: lut_relu-bhv" {  } { { "lut_relu.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_relu " "Found entity 1: lut_relu" {  } { { "lut_relu.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/lut_relu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_test_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file layer_test_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263038 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "../ieee_proposed/fixed_float_types_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file layer_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer_test-bhv " "Found design unit 1: layer_test-bhv" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263040 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer_test " "Found entity 1: layer_test" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967263040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967263040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "layer_test " "Elaborating entity \"layer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604967263081 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n1 layer_test.vhd(41) " "Verilog HDL or VHDL warning at layer_test.vhd(41): object \"r_mac_n1\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n2 layer_test.vhd(42) " "Verilog HDL or VHDL warning at layer_test.vhd(42): object \"r_mac_n2\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n3 layer_test.vhd(43) " "Verilog HDL or VHDL warning at layer_test.vhd(43): object \"r_mac_n3\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n4 layer_test.vhd(44) " "Verilog HDL or VHDL warning at layer_test.vhd(44): object \"r_mac_n4\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_mac_n5 layer_test.vhd(45) " "Verilog HDL or VHDL warning at layer_test.vhd(45): object \"r_mac_n5\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n0 layer_test.vhd(48) " "Verilog HDL or VHDL warning at layer_test.vhd(48): object \"r_done_n0\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n1 layer_test.vhd(49) " "Verilog HDL or VHDL warning at layer_test.vhd(49): object \"r_done_n1\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n2 layer_test.vhd(50) " "Verilog HDL or VHDL warning at layer_test.vhd(50): object \"r_done_n2\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n3 layer_test.vhd(51) " "Verilog HDL or VHDL warning at layer_test.vhd(51): object \"r_done_n3\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n4 layer_test.vhd(52) " "Verilog HDL or VHDL warning at layer_test.vhd(52): object \"r_done_n4\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_done_n5 layer_test.vhd(53) " "Verilog HDL or VHDL warning at layer_test.vhd(53): object \"r_done_n5\" assigned a value but never read" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604967263082 "|layer_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n0 neuron_l1_n0:n0 " "Elaborating entity \"neuron_l1_n0\" for hierarchy \"neuron_l1_n0:n0\"" {  } { { "layer_test.vhd" "n0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263083 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263084 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263085 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1604967263085 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n0.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n0.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263086 "|layer_test|neuron_l1_n0:n0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n0.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n0.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n0.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263086 "|layer_test|neuron_l1_n0:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n0 neuron_l1_n0:n0\|ram_l1_n0:ram_n1 " "Elaborating entity \"ram_l1_n0\" for hierarchy \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\"" {  } { { "neuron_l1_n0.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac neuron_l1_n0:n0\|mac:mac_n1 " "Elaborating entity \"mac\" for hierarchy \"neuron_l1_n0:n0\|mac:mac_n1\"" {  } { { "neuron_l1_n0.vhd" "mac_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_relu neuron_l1_n0:n0\|lut_relu:act_relu " "Elaborating entity \"lut_relu\" for hierarchy \"neuron_l1_n0:n0\|lut_relu:act_relu\"" {  } { { "neuron_l1_n0.vhd" "act_relu" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n0.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263143 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'U' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'U'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263144 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'X' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'X'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263144 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'Z' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'Z'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263144 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'W' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'W'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263144 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'-' std_1164_vhdl1993.vhd(1092) " "VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value \"'-'\"" {  } { { "ieee/1993/std_1164_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd" 1092 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263144 "|layer_test|neuron_l1_n0:n0|lut_relu:act_relu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n1 neuron_l1_n1:n1 " "Elaborating entity \"neuron_l1_n1\" for hierarchy \"neuron_l1_n1:n1\"" {  } { { "layer_test.vhd" "n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263145 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n1.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n1.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263146 "|layer_test|neuron_l1_n1:n1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n1.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n1.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n1.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263146 "|layer_test|neuron_l1_n1:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n1 neuron_l1_n1:n1\|ram_l1_n1:ram_n1 " "Elaborating entity \"ram_l1_n1\" for hierarchy \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\"" {  } { { "neuron_l1_n1.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n2 neuron_l1_n2:n2 " "Elaborating entity \"neuron_l1_n2\" for hierarchy \"neuron_l1_n2:n2\"" {  } { { "layer_test.vhd" "n2" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263190 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n2.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n2.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263191 "|layer_test|neuron_l1_n2:n2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n2.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n2.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n2.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263191 "|layer_test|neuron_l1_n2:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n2 neuron_l1_n2:n2\|ram_l1_n2:ram_n1 " "Elaborating entity \"ram_l1_n2\" for hierarchy \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\"" {  } { { "neuron_l1_n2.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n3 neuron_l1_n3:n3 " "Elaborating entity \"neuron_l1_n3\" for hierarchy \"neuron_l1_n3:n3\"" {  } { { "layer_test.vhd" "n3" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263247 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n3.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n3.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263248 "|layer_test|neuron_l1_n3:n3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n3.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n3.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n3.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263248 "|layer_test|neuron_l1_n3:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n3 neuron_l1_n3:n3\|ram_l1_n3:ram_n1 " "Elaborating entity \"ram_l1_n3\" for hierarchy \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\"" {  } { { "neuron_l1_n3.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n3.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n4 neuron_l1_n4:n4 " "Elaborating entity \"neuron_l1_n4\" for hierarchy \"neuron_l1_n4:n4\"" {  } { { "layer_test.vhd" "n4" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263292 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n4.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n4.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263292 "|layer_test|neuron_l1_n4:n4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n4.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n4.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n4.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263292 "|layer_test|neuron_l1_n4:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n4 neuron_l1_n4:n4\|ram_l1_n4:ram_n1 " "Elaborating entity \"ram_l1_n4\" for hierarchy \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\"" {  } { { "neuron_l1_n4.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n4.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron_l1_n5 neuron_l1_n5:n5 " "Elaborating entity \"neuron_l1_n5\" for hierarchy \"neuron_l1_n5:n5\"" {  } { { "layer_test.vhd" "n5" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263340 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr neuron_l1_n5.vhd(38) " "VHDL Signal Declaration warning at neuron_l1_n5.vhd(38): used explicit default value for signal \"r_wr\" because signal was never assigned a value" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263341 "|layer_test|neuron_l1_n5:n5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_data_in_ram neuron_l1_n5.vhd(40) " "VHDL Signal Declaration warning at neuron_l1_n5.vhd(40): used explicit default value for signal \"r_data_in_ram\" because signal was never assigned a value" {  } { { "neuron_l1_n5.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604967263341 "|layer_test|neuron_l1_n5:n5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_l1_n5 neuron_l1_n5:n5\|ram_l1_n5:ram_n1 " "Elaborating entity \"ram_l1_n5\" for hierarchy \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\"" {  } { { "neuron_l1_n5.vhd" "ram_n1" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/neuron_l1_n5.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967263364 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|r_mem " "RAM logic \"neuron_l1_n0:n0\|ram_l1_n0:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n0.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n0.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|r_mem " "RAM logic \"neuron_l1_n1:n1\|ram_l1_n1:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n1.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n1.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|r_mem " "RAM logic \"neuron_l1_n2:n2\|ram_l1_n2:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n2.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n2.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|r_mem " "RAM logic \"neuron_l1_n3:n3\|ram_l1_n3:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n3.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n3.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|r_mem " "RAM logic \"neuron_l1_n4:n4\|ram_l1_n4:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n4.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n4.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|r_mem " "RAM logic \"neuron_l1_n5:n5\|ram_l1_n5:ram_n1\|r_mem\" is uninferred due to inappropriate RAM size" {  } { { "ram_l1_n5.vhd" "r_mem" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/ram_l1_n5.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604967264069 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604967264069 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_1ec7ad69.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_1ec7ad69.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264072 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_1ec7ad69.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n0_1ec7ad69.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264072 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_dd513813.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_dd513813.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264073 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_dd513813.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n1_dd513813.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264073 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_cf6595a4.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_cf6595a4.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264074 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_cf6595a4.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n2_cf6595a4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264074 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_d8526554.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_d8526554.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264074 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_d8526554.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n3_d8526554.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264074 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_c7f34ee8.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_c7f34ee8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264075 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_c7f34ee8.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n4_c7f34ee8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264075 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 32 0 1 1 " "2 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 31 " "Addresses ranging from 30 to 31 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_6836c08.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_6836c08.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1604967264076 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_6836c08.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/layer_test.ram0_ram_l1_n5_6836c08.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1604967264076 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n0:n0\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n0:n0\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n1:n1\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n1:n1\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n2:n2\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n2:n2\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n3:n3\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n3:n3\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n4:n4\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n4:n4\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron_l1_n5:n5\|mac:mac_n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron_l1_n5:n5\|mac:mac_n1\|Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "Mult0" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604967264539 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604967264539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967264639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron_l1_n0:n0\|mac:mac_n1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264639 ""}  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967264639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967264683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967264683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n1:n1\|mac:mac_n1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron_l1_n1:n1\|mac:mac_n1\|lpm_mult:Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967264733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n1:n1\|mac:mac_n1\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron_l1_n1:n1\|mac:mac_n1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264733 ""}  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967264733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron_l1_n3:n3\|mac:mac_n1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron_l1_n3:n3\|mac:mac_n1\|lpm_mult:Mult0\"" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967264761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron_l1_n3:n3\|mac:mac_n1\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron_l1_n3:n3\|mac:mac_n1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604967264761 ""}  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 2520 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604967264761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604967264795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967264795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n0\[15\] GND " "Pin \"o_fxp_n0\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n1\[15\] GND " "Pin \"o_fxp_n1\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n2\[15\] GND " "Pin \"o_fxp_n2\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n3\[15\] GND " "Pin \"o_fxp_n3\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n4\[15\] GND " "Pin \"o_fxp_n4\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fxp_n5\[15\] GND " "Pin \"o_fxp_n5\[15\]\" is stuck at GND" {  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604967265361 "|layer_test|o_fxp_n5[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604967265361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604967265464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604967266406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604967266406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1381 " "Implemented 1381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604967266602 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604967266602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1252 " "Implemented 1252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604967266602 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604967266602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604967266602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967266635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:14:26 2020 " "Processing ended: Mon Nov 09 21:14:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967266635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967266635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967266635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604967266635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604967267874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967267875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:14:27 2020 " "Processing started: Mon Nov 09 21:14:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967267875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604967267875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off layer_test -c layer_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604967267875 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604967268012 ""}
{ "Info" "0" "" "Project  = layer_test" {  } {  } 0 0 "Project  = layer_test" 0 0 "Fitter" 0 0 1604967268012 ""}
{ "Info" "0" "" "Revision = layer_test" {  } {  } 0 0 "Revision = layer_test" 0 0 "Fitter" 0 0 1604967268013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604967268093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604967268093 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "layer_test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"layer_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604967268106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604967268155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604967268155 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604967268466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604967268487 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604967268653 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604967268653 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604967268678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604967268678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604967268678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604967268678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604967268678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604967268678 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604967268686 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "117 117 " "No exact pin location assignment(s) for 117 pins of 117 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604967269631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "layer_test.sdc " "Synopsys Design Constraints File file not found: 'layer_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604967270022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604967270023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604967270034 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1604967270034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604967270035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604967270161 ""}  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604967270161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604967270161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron_l1_n0:n0\|mac:mac_n1\|o_done " "Destination node neuron_l1_n0:n0\|mac:mac_n1\|o_done" {  } { { "mac.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/mac.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604967270161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604967270161 ""}  } { { "layer_test.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/layer_test.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 0 { 0 ""} 0 2888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604967270161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604967270491 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604967270493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604967270493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604967270495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604967270498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604967270501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604967270566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "84 Embedded multiplier block " "Packed 84 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604967270567 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "40 " "Created 40 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1604967270567 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604967270567 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "115 unused 2.5V 17 98 0 " "Number of I/O pins in group: 115 (unused VREF, 2.5V VCCIO, 17 input, 98 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1604967270578 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1604967270578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604967270578 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604967270579 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1604967270579 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604967270579 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604967270863 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604967270885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604967273050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604967273339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604967273387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604967279318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604967279318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604967279707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604967282431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604967282431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604967283649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604967283649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604967283653 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604967283784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604967283800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604967284102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604967284103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604967284363 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604967284820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/output_files/layer_test.fit.smsg " "Generated suppressed messages file C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/output_files/layer_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604967285481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5837 " "Peak virtual memory: 5837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967285896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:14:45 2020 " "Processing ended: Mon Nov 09 21:14:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967285896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967285896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967285896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604967285896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604967287105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967287106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:14:47 2020 " "Processing started: Mon Nov 09 21:14:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967287106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604967287106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off layer_test -c layer_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604967287106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604967287362 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604967289418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604967289513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967289826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:14:49 2020 " "Processing ended: Mon Nov 09 21:14:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967289826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967289826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967289826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604967289826 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604967290465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604967291078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967291078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:14:50 2020 " "Processing started: Mon Nov 09 21:14:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967291078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604967291078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta layer_test -c layer_test " "Command: quartus_sta layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604967291078 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604967291160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604967291312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604967291312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "layer_test.sdc " "Synopsys Design Constraints File file not found: 'layer_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604967291757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291757 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1604967291760 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604967291760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604967291767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604967291767 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604967291769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604967291782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604967291846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604967291846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.996 " "Worst-case setup slack is -13.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.996           -2637.127 i_clk  " "  -13.996           -2637.127 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 i_clk  " "    0.402               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967291871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967291883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -819.499 i_clk  " "   -3.000            -819.499 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967291890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967291890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604967291939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604967291957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604967292313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604967292398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604967292419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604967292419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.551 " "Worst-case setup slack is -12.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.551           -2358.293 i_clk  " "  -12.551           -2358.293 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 i_clk  " "    0.354               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967292445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967292453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -819.115 i_clk  " "   -3.000            -819.115 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292460 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604967292510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604967292588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1604967292592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1604967292592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.333 " "Worst-case setup slack is -6.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.333           -1077.540 i_clk  " "   -6.333           -1077.540 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 i_clk  " "    0.182               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967292620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1604967292631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -561.697 i_clk  " "   -3.000            -561.697 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604967292639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604967292639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604967293068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604967293072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967293164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:14:53 2020 " "Processing ended: Mon Nov 09 21:14:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967293164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967293164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967293164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604967293164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1604967294309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604967294310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:14:54 2020 " "Processing started: Mon Nov 09 21:14:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604967294310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604967294310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off layer_test -c layer_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off layer_test -c layer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604967294310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604967294672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "layer_test.vho C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/simulation/modelsim/ simulation " "Generated file layer_test.vho in folder \"C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/layer_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604967294859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604967294906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:14:54 2020 " "Processing ended: Mon Nov 09 21:14:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604967294906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604967294906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604967294906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604967294906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604967295552 ""}
