Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/spiifc_tb2_isim_beh.exe -prj /home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/spiifc_tb2_beh.prj work.spiifc_tb2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/verilog/src/spiifc.v" into library work
Analyzing Verilog file "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/testbench/spiifc_tb_rx.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/testbench/spiifc_tb_rx.v" Line 48: Port regAddr is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 83496 KB
Fuse CPU Usage: 1080 ms
Compiling module spiifc
Compiling module spiifc_tb2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/grzegorz/git/ETH1CFGEN1/software/FPGA/ETH1CFGEN1/spiifc_tb2_isim_beh.exe
Fuse Memory Usage: 1168332 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 750 ms
