<!doctype html>
<html>
<head>
<title>GQSPI_ISR (QSPI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___qspi.html")>QSPI Module</a> &gt; GQSPI_ISR (QSPI) Register</p><h1>GQSPI_ISR (QSPI) Register</h1>
<h2>GQSPI_ISR (QSPI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GQSPI_ISR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000104</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF0F0104 (QSPI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000B84</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Generic QSPI Interrupt Status</td></tr>
</table>
<p>This register is set when the described event occurs and the interrupt is enabled in the mask register. When any of these bits are set the interrupt output is asserted high. In the default configuration, these bits are all cleared simultaneously by reading this register, though this may be configured for an individual write-one-to-clear scheme.</p>
<h2>GQSPI_ISR (QSPI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:12</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>RX_FIFO_Empty</td><td class="center">11</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>RX FIFO Empty interrupt<br/>1: RXFIFO is empty<br/>0: RXFIFO is not empty</td></tr>
<tr valign=top><td>Gen_FIFO_full</td><td class="center">10</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Generic FIFO full interrupt (current FIFO status)<br/>1:Generic FIFO is full<br/>0:Generic FIFO is not full</td></tr>
<tr valign=top><td>Gen_FIFO_not_full</td><td class="center"> 9</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Generic FIFO not full interrupt (current FIFO status)<br/>1:Generic FIFO has less than Generic FIFO Threshold entries<br/>0:Generic FIFO has more than or equal to Generic FIFO Threshold entries</td></tr>
<tr valign=top><td>TX_FIFO_Empty</td><td class="center"> 8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>TX FIFO Empty interrupt<br/>1: TXFIFO is empty<br/>0: TXFIFO is not empty</td></tr>
<tr valign=top><td>Gen_FIFO_Empty</td><td class="center"> 7</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Generic FIFO Empty interrupt<br/>1:Generic FIFO is empty<br/>0:Generic FIFO is not empty</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 6</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>RX_FIFO_full</td><td class="center"> 5</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>RX FIFO full (current FIFO status)<br/>1: FIFO is full<br/>0: FIFO is not full</td></tr>
<tr valign=top><td>RX_FIFO_not_empty</td><td class="center"> 4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>RX FIFO not empty interrupt (current FIFO status)<br/>1: FIFO has more than or equal to RX Threshold entries<br/>0: FIFO has less than RX Threshold entries</td></tr>
<tr valign=top><td>TX_FIFO_full</td><td class="center"> 3</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>TX FIFO full (current FIFO status)<br/>1: FIFO is full<br/>0: FIFO is not full</td></tr>
<tr valign=top><td>TX_FIFO_not_full</td><td class="center"> 2</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>TX FIFO not full interrupt (current FIFO status)<br/>1: FIFO has less than TX Threshold entries<br/>0: FIFO has more than or equal to TX Threshold entries</td></tr>
<tr valign=top><td>Poll_Time_Expire</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Poll Time out counter expire interrupt, write one to this bit location to clear<br/>1: Poll time out counter expired<br/>0: Poll time out counter is not expired</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 0</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>