hart_ids: [0, 1]
hart0:
    ISA: RV32IMAFCZicsr_Zifencei
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    misa:
        reset-val: 0x40001125
        rv32:
            accessible: true
            mxl:
                implemented: true
                type: &id008
                    ro_constant: 0x01
                description: Encodes the native base integer ISA width.
                shadow:
                msb: 31
                lsb: 30
            extensions:
                implemented: true
                type: &id009
                    ro_constant: 0x1125
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                msb: 25
                lsb: 0
            fields:
              - mxl
              - extensions
              -
                  -
                      - 26
                      - 29
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        rv64:
            accessible: false
    mvendorid:
        reset-val: 0xdeadbeef
        rv32:
            accessible: true
            type:
                ro_constant: 0xdeadbeef
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
    mhpmevent3:
        reset-val: 0xbabadada
        rv32:
            accessible: true
            type: &id001
                ro_constant: 0xbabadada
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
    mhpmevent4:
        reset-val: 0xbabadada
        rv32:
            accessible: true
            type: *id001
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
    mtvec:
        reset-val: 0x80010000
        rv32:
            accessible: true
            base:
                implemented: true
                type: &id010
                    warl:
                        dependency_fields: [mtvec::mode]
                        legal:
                          - '[0] -> base[29:0] in [0x20000000, 0x20004000]' # can take only 2 fixed values in direct mode.
                          - '[1] -> base[29:6] in [0x000000:0xF00000] base[5:0] in
                            [0x00]'                                            # 256 byte aligned values only in vectored mode.
                        wr_illegal:
                          - '[0] -> Unchanged'
                          - '[1] wr_val in [0x2000000:0x4000000] -> 0x2000000'
                          - '[1] wr_val in [0x4000001:0x3FFFFFFF] -> Unchanged'
                description: Vector base address.
                shadow:
                msb: 31
                lsb: 2
            mode:
                implemented: true
                type: &id011
                    warl:
                        dependency_fields: []
                        legal:
                          - 'mode[1:0] in [0x0:0x1] # Range of 0 to 1 (inclusive)'
                        wr_illegal:
                          - Unchanged
                description: Vector mode.
                shadow:
                msb: 1
                lsb: 0
            fields:
              - mode
              - base
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        rv64:
            accessible: false
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    mstatus:
        rv32:
            accessible: true
            fields:
              - xs
              - mprv
              - sum
              - sd
              - spie
              - fs
              - spp
              - mie
              - mxr
              - mpie
              - sie
              - tw
              - upie
              - tvm
              - uie
              - mpp
              - tsr
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                msb: 12
                lsb: 11
                type: &id012
                    wlrl:
                      - '0'
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                msb: 22
                lsb: 22
            sd:
                implemented: true
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                msb: 31
                lsb: 31
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hartâ€™s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - ueip
              - msip
              - meip
              - utip
              - seip
              - stip
              - mtip
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                msb: 1
                lsb: 1
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                msb: 5
                lsb: 5
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                msb: 9
                lsb: 9
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - meie
              - ssie
              - mtie
              - msie
              - ueie
              - seie
              - stie
              - usie
              - utie
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                msb: 1
                lsb: 1
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                msb: 5
                lsb: 5
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                msb: 9
                lsb: 9
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id013
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - interrupt
              - exception_code
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: true
            fields:
              - pmp3cfg
              - pmp2cfg
              - pmp0cfg
              - pmp1cfg
            pmp0cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: &id002
                    ro_constant: 0
            pmp1cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: &id003
                    ro_constant: 0
            pmp2cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: &id004
                    ro_constant: 0
            pmp3cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: &id005
                    ro_constant: 0
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: true
            fields:
              - pmp7cfg
              - pmp5cfg
              - pmp6cfg
              - pmp4cfg
            pmp4cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp5cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp6cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp7cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: true
            fields:
              - pmp8cfg
              - pmp10cfg
              - pmp9cfg
              - pmp11cfg
            pmp8cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp9cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp10cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp11cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: true
            fields:
              - pmp13cfg
              - pmp15cfg
              - pmp14cfg
              - pmp12cfg
            pmp12cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp13cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp14cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp15cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: true
            fields:
              - pmp19cfg
              - pmp18cfg
              - pmp16cfg
              - pmp17cfg
            pmp16cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp17cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp18cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp19cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: true
            fields:
              - pmp21cfg
              - pmp23cfg
              - pmp22cfg
              - pmp20cfg
            pmp20cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp21cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp22cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp23cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: true
            fields:
              - pmp24cfg
              - pmp27cfg
              - pmp26cfg
              - pmp25cfg
            pmp24cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp25cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp26cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp27cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: true
            fields:
              - pmp31cfg
              - pmp30cfg
              - pmp28cfg
              - pmp29cfg
            pmp28cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp29cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp30cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp31cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: true
            fields:
              - pmp35cfg
              - pmp34cfg
              - pmp33cfg
              - pmp32cfg
            pmp32cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp33cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp34cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp35cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: true
            fields:
              - pmp36cfg
              - pmp38cfg
              - pmp37cfg
              - pmp39cfg
            pmp36cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp37cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp38cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp39cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: true
            fields:
              - pmp43cfg
              - pmp41cfg
              - pmp42cfg
              - pmp40cfg
            pmp40cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp41cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp42cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp43cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: true
            fields:
              - pmp44cfg
              - pmp46cfg
              - pmp47cfg
              - pmp45cfg
            pmp44cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp45cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp46cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp47cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: true
            fields:
              - pmp49cfg
              - pmp51cfg
              - pmp50cfg
              - pmp48cfg
            pmp48cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp49cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp50cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp51cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: true
            fields:
              - pmp54cfg
              - pmp52cfg
              - pmp53cfg
              - pmp55cfg
            pmp52cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp53cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp54cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp55cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: true
            fields:
              - pmp57cfg
              - pmp56cfg
              - pmp58cfg
              - pmp59cfg
            pmp56cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp57cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp58cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp59cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: true
            fields:
              - pmp61cfg
              - pmp62cfg
              - pmp60cfg
              - pmp63cfg
            pmp60cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp61cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp62cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp63cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id006
                ro_constant: 0
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id014 {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id007
                ro_constant: 0
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
hart1:
    <<:
        ISA: RV32IMAFCZicsr_Zifencei
        User_Spec_Version: '2.3'
        supported_xlen: [32]
        misa:
            reset-val: 0x40001125
            rv32:
                accessible: true
                mxl:
                    implemented: true
                    type: *id008
                extensions:
                    implemented: true
                    type: *id009
        mvendorid:
            reset-val: 0xdeadbeef
            rv32:
                accessible: true
                type:
                    ro_constant: 0xdeadbeef
            rv64:
                accessible: false
        mhpmevent3: &mhpmevent
            reset-val: 0xbabadada
            rv32:
                accessible: true
                type: *id001
            rv64:
                accessible: false
        mhpmevent4:
            <<: *mhpmevent
        mtvec:
            reset-val: 0x80010000
            rv32:
                accessible: true
                base:
                    implemented: true
                    type: *id010
                mode:
                    implemented: true
                    type: *id011
    mhartid:
        reset-val: 1
        rv32:
            accessible: true
            type:
                ro_constant: 1
            fields: []
            shadow:
            msb: 31
            lsb: 0
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        rv64:
            accessible: false
    ISA: RV32IMAFCZicsr_Zifencei
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    misa:
        reset-val: 0x40001125
        rv32:
            accessible: true
            mxl:
                implemented: true
                type: *id008
                description: Encodes the native base integer ISA width.
                shadow:
                msb: 31
                lsb: 30
            extensions:
                implemented: true
                type: *id009
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                msb: 25
                lsb: 0
            fields:
              - mxl
              - extensions
              -
                  -
                      - 26
                      - 29
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        rv64:
            accessible: false
    mvendorid:
        reset-val: 0xdeadbeef
        rv32:
            accessible: true
            type:
                ro_constant: 0xdeadbeef
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
    mhpmevent3:
        reset-val: 0xbabadada
        rv32:
            accessible: true
            type: *id001
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
    mhpmevent4:
        reset-val: 0xbabadada
        rv32:
            accessible: true
            type: *id001
            fields: []
            shadow:
            msb: 31
            lsb: 0
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
    mtvec:
        reset-val: 0x80010000
        rv32:
            accessible: true
            base:
                implemented: true
                type: *id010
                description: Vector base address.
                shadow:
                msb: 31
                lsb: 2
            mode:
                implemented: true
                type: *id011
                description: Vector mode.
                shadow:
                msb: 1
                lsb: 0
            fields:
              - mode
              - base
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        rv64:
            accessible: false
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    mstatus:
        rv32:
            accessible: true
            fields:
              - xs
              - mprv
              - sum
              - sd
              - spie
              - fs
              - spp
              - mie
              - mxr
              - mpie
              - sie
              - tw
              - upie
              - tvm
              - uie
              - mpp
              - tsr
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                msb: 12
                lsb: 11
                type: *id012
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                msb: 22
                lsb: 22
            sd:
                implemented: true
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                msb: 31
                lsb: 31
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hartâ€™s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - ueip
              - msip
              - meip
              - utip
              - seip
              - stip
              - mtip
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                msb: 1
                lsb: 1
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                msb: 5
                lsb: 5
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                msb: 9
                lsb: 9
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - meie
              - ssie
              - mtie
              - msie
              - ueie
              - seie
              - stie
              - usie
              - utie
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                msb: 1
                lsb: 1
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                msb: 5
                lsb: 5
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                msb: 9
                lsb: 9
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id013
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - interrupt
              - exception_code
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: true
            fields:
              - pmp3cfg
              - pmp2cfg
              - pmp0cfg
              - pmp1cfg
            pmp0cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp1cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp2cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp3cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: true
            fields:
              - pmp7cfg
              - pmp5cfg
              - pmp6cfg
              - pmp4cfg
            pmp4cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp5cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp6cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp7cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: true
            fields:
              - pmp8cfg
              - pmp10cfg
              - pmp9cfg
              - pmp11cfg
            pmp8cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp9cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp10cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp11cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: true
            fields:
              - pmp13cfg
              - pmp15cfg
              - pmp14cfg
              - pmp12cfg
            pmp12cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp13cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp14cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp15cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: true
            fields:
              - pmp19cfg
              - pmp18cfg
              - pmp16cfg
              - pmp17cfg
            pmp16cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp17cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp18cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp19cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: true
            fields:
              - pmp21cfg
              - pmp23cfg
              - pmp22cfg
              - pmp20cfg
            pmp20cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp21cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp22cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp23cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: true
            fields:
              - pmp24cfg
              - pmp27cfg
              - pmp26cfg
              - pmp25cfg
            pmp24cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp25cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp26cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp27cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: true
            fields:
              - pmp31cfg
              - pmp30cfg
              - pmp28cfg
              - pmp29cfg
            pmp28cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp29cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp30cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp31cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: true
            fields:
              - pmp35cfg
              - pmp34cfg
              - pmp33cfg
              - pmp32cfg
            pmp32cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp33cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp34cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp35cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: true
            fields:
              - pmp36cfg
              - pmp38cfg
              - pmp37cfg
              - pmp39cfg
            pmp36cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp37cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp38cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp39cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: true
            fields:
              - pmp43cfg
              - pmp41cfg
              - pmp42cfg
              - pmp40cfg
            pmp40cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp41cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp42cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp43cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: true
            fields:
              - pmp44cfg
              - pmp46cfg
              - pmp47cfg
              - pmp45cfg
            pmp44cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp45cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp46cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp47cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: true
            fields:
              - pmp49cfg
              - pmp51cfg
              - pmp50cfg
              - pmp48cfg
            pmp48cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp49cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp50cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp51cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: true
            fields:
              - pmp54cfg
              - pmp52cfg
              - pmp53cfg
              - pmp55cfg
            pmp52cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp53cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp54cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp55cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: true
            fields:
              - pmp57cfg
              - pmp56cfg
              - pmp58cfg
              - pmp59cfg
            pmp56cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp57cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp58cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp59cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: true
            fields:
              - pmp61cfg
              - pmp62cfg
              - pmp60cfg
              - pmp63cfg
            pmp60cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id002
            pmp61cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id003
            pmp62cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id004
            pmp63cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id005
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id014
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id007
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
