{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450276896506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450276896506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 15:41:36 2015 " "Processing started: Wed Dec 16 15:41:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450276896506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450276896506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GreenScreen -c GreenScreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off GreenScreen -c GreenScreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450276896507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450276896879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de2_70_sopc.v 25 25 " "Found 25 design units, including 25 entities, in source file verilog/de2_70_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_SOPC_clock_0_in_arbitrator " "Found entity 1: DE2_70_SOPC_clock_0_in_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_70_SOPC_clock_0_out_arbitrator " "Found entity 2: DE2_70_SOPC_clock_0_out_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_s1_arbitrator " "Found entity 3: camera_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_debug_module_arbitrator " "Found entity 4: cpu_jtag_debug_module_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_data_master_arbitrator " "Found entity 5: cpu_data_master_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_instruction_master_arbitrator " "Found entity 6: cpu_instruction_master_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_avalon_jtag_slave_arbitrator " "Found entity 7: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 1953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "8 lcd_control_slave_arbitrator " "Found entity 8: lcd_control_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 2262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "9 onchip_mem_s1_arbitrator " "Found entity 9: onchip_mem_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 2560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "10 pio_led_s1_arbitrator " "Found entity 10: pio_led_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "11 pll_pll_slave_arbitrator " "Found entity 11: pll_pll_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "12 sysid_control_slave_arbitrator " "Found entity 12: sysid_control_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "13 timer_s1_arbitrator " "Found entity 13: timer_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 3808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "14 timer_stamp_s1_arbitrator " "Found entity 14: timer_stamp_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4087 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "15 tristate_bridge_avalon_slave_arbitrator " "Found entity 15: tristate_bridge_avalon_slave_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "16 tristate_bridge_bridge_arbitrator " "Found entity 16: tristate_bridge_bridge_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_s1_arbitrator " "Found entity 17: uart_s1_arbitrator" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 4947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_70_SOPC_reset_pll_c0_system_domain_synch_module " "Found entity 18: DE2_70_SOPC_reset_pll_c0_system_domain_synch_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_70_SOPC_reset_clk_domain_synch_module " "Found entity 19: DE2_70_SOPC_reset_clk_domain_synch_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_70_SOPC " "Found entity 20: DE2_70_SOPC" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 5342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "21 ssram_lane0_module " "Found entity 21: ssram_lane0_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "22 ssram_lane1_module " "Found entity 22: ssram_lane1_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "23 ssram_lane2_module " "Found entity 23: ssram_lane2_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "24 ssram_lane3_module " "Found entity 24: ssram_lane3_module" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""} { "Info" "ISGN_ENTITY_NAME" "25 ssram " "Found entity 25: ssram" {  } { { "verilog/DE2_70_SOPC.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/DE2_70_SOPC.v" 6849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seg7_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seg7_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_DIGIT " "Found entity 1: SEG7_DIGIT" {  } { { "verilog/SEG7_DIGIT.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DIGIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seg7_display.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seg7_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_DISPLAY " "Found entity 1: SEG7_DISPLAY" {  } { { "verilog/SEG7_DISPLAY.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DISPLAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/camera_if.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/camera_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_if " "Found entity 1: camera_if" {  } { { "verilog/camera_if.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/camera_if.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/camera.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "verilog/camera.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/camera.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896948 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "vga_controller vga_controller.v(20) " "Verilog Module Declaration warning at vga_controller.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"vga_controller\"" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276896950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896951 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "GreenScreen.v(283) " "Verilog HDL syntax warning at GreenScreen.v(283): extra block comment delimiter characters /* within block comment" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 283 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1450276896952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file greenscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 GreenScreen " "Found entity 1: GreenScreen" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawtorgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rawtorgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAWToRGB " "Found entity 1: RAWToRGB" {  } { { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer " "Found entity 1: LineBuffer" {  } { { "LineBuffer.v" "" { Text "E:/Kod/greenScreenFPGA/LineBuffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/resetdelay.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/resetdelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetDelay " "Found entity 1: ResetDelay" {  } { { "verilog/ResetDelay.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ResetDelay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276896959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276896959 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oTD1_RESET_N GreenScreen.v(176) " "Verilog HDL Implicit Net warning at GreenScreen.v(176): created implicit net for \"oTD1_RESET_N\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276896959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GreenScreen " "Elaborating entity \"GreenScreen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450276897008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oTD1_RESET_N GreenScreen.v(176) " "Verilog HDL or VHDL warning at GreenScreen.v(176): object \"oTD1_RESET_N\" assigned a value but never read" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897008 "|GreenScreen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CCD_MCLK GreenScreen.v(119) " "Verilog HDL warning at GreenScreen.v(119): object CCD_MCLK used but never assigned" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 119 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1450276897009 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 GreenScreen.v(179) " "Verilog HDL assignment warning at GreenScreen.v(179): truncated value with size 32 to match size of target (2)" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897009 "|GreenScreen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CCD_MCLK 0 GreenScreen.v(119) " "Net \"CCD_MCLK\" at GreenScreen.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] GreenScreen.v(86) " "Output port \"oLEDG\[8\]\" at GreenScreen.v(86) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[4\] GreenScreen.v(86) " "Output port \"oLEDG\[4\]\" at GreenScreen.v(86) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_DP GreenScreen.v(70) " "Output port \"oHEX0_DP\" at GreenScreen.v(70) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_DP GreenScreen.v(72) " "Output port \"oHEX1_DP\" at GreenScreen.v(72) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_DP GreenScreen.v(74) " "Output port \"oHEX2_DP\" at GreenScreen.v(74) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_DP GreenScreen.v(76) " "Output port \"oHEX3_DP\" at GreenScreen.v(76) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_DP GreenScreen.v(78) " "Output port \"oHEX4_DP\" at GreenScreen.v(78) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_DP GreenScreen.v(80) " "Output port \"oHEX5_DP\" at GreenScreen.v(80) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_DP GreenScreen.v(82) " "Output port \"oHEX6_DP\" at GreenScreen.v(82) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_DP GreenScreen.v(84) " "Output port \"oHEX7_DP\" at GreenScreen.v(84) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oI2C_SCLK GreenScreen.v(90) " "Output port \"oI2C_SCLK\" at GreenScreen.v(90) has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450276897012 "|GreenScreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "GreenScreen.v" "vga" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mVGA_R vga_controller.v(39) " "Verilog HDL or VHDL warning at vga_controller.v(39): object \"mVGA_R\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mVGA_G vga_controller.v(40) " "Verilog HDL or VHDL warning at vga_controller.v(40): object \"mVGA_G\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mVGA_B vga_controller.v(41) " "Verilog HDL or VHDL warning at vga_controller.v(41): object \"mVGA_B\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(63) " "Verilog HDL assignment warning at vga_controller.v(63): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(66) " "Verilog HDL assignment warning at vga_controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(127) " "Verilog HDL assignment warning at vga_controller.v(127): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(152) " "Verilog HDL assignment warning at vga_controller.v(152): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller.v" "" { Text "E:/Kod/greenScreenFPGA/vga_controller.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897027 "|GreenScreen|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:phase_loop " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:phase_loop\"" {  } { { "GreenScreen.v" "phase_loop" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:phase_loop\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:phase_loop\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:phase_loop\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:phase_loop\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:phase_loop\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:phase_loop\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897066 ""}  } { { "vga_pll.v" "" { Text "E:/Kod/greenScreenFPGA/vga_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450276897066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetDelay ResetDelay:reset_delayer " "Elaborating entity \"ResetDelay\" for hierarchy \"ResetDelay:reset_delayer\"" {  } { { "GreenScreen.v" "reset_delayer" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAWToRGB RAWToRGB:image_conversion " "Elaborating entity \"RAWToRGB\" for hierarchy \"RAWToRGB:image_conversion\"" {  } { { "GreenScreen.v" "image_conversion" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer RAWToRGB:image_conversion\|line_buffer:L1 " "Elaborating entity \"line_buffer\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\"" {  } { { "RAWToRGB.v" "L1" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "verilog/line_buffer.v" "altshift_taps_component" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M512 " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897103 ""}  } { { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1450276897103 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone II does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone II does not have M512 blocks -- using available memory blocks" {  } { { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1450276897156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fms " "Found entity 1: shift_taps_fms" {  } { { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276897157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276897157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_fms RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated " "Elaborating entity \"shift_taps_fms\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16d1 " "Found entity 1: altsyncram_16d1" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276897217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276897217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16d1 RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2 " "Elaborating entity \"altsyncram_16d1\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\"" {  } { { "db/shift_taps_fms.tdf" "altsyncram2" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cntr_3rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276897274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276897274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1 " "Elaborating entity \"cntr_3rf\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_fms.tdf" "cntr1" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276897329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276897329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr7 " "Elaborating entity \"cmpr_mdc\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr7\"" {  } { { "db/cntr_3rf.tdf" "cmpr7" { Text "E:/Kod/greenScreenFPGA/db/cntr_3rf.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pah " "Found entity 1: cntr_pah" {  } { { "db/cntr_pah.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/cntr_pah.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450276897384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450276897384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pah RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_pah:cntr3 " "Elaborating entity \"cntr_pah\" for hierarchy \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|cntr_pah:cntr3\"" {  } { { "db/shift_taps_fms.tdf" "cntr3" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:camera_capture " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:camera_capture\"" {  } { { "GreenScreen.v" "camera_capture" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputFrameValid_fetch ccd_capture.v(108) " "Verilog HDL or VHDL warning at ccd_capture.v(108): object \"inputFrameValid_fetch\" assigned a value but never read" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897391 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_count_d ccd_capture.v(109) " "Verilog HDL or VHDL warning at ccd_capture.v(109): object \"y_count_d\" assigned a value but never read" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450276897391 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(66) " "Verilog HDL assignment warning at ccd_capture.v(66): truncated value with size 32 to match size of target (16)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897392 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(70) " "Verilog HDL assignment warning at ccd_capture.v(70): truncated value with size 32 to match size of target (16)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897392 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_capture.v(129) " "Verilog HDL assignment warning at ccd_capture.v(129): truncated value with size 32 to match size of target (1)" {  } { { "verilog/ccd_capture.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/ccd_capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897392 "|GreenScreen|CCD_Capture:camera_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:i2c_Config " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:i2c_Config\"" {  } { { "GreenScreen.v" "i2c_Config" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(79) " "Verilog HDL assignment warning at I2C_CCD_Config.v(79): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(80) " "Verilog HDL assignment warning at I2C_CCD_Config.v(80): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(113) " "Verilog HDL assignment warning at I2C_CCD_Config.v(113): truncated value with size 32 to match size of target (25)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(118) " "Verilog HDL assignment warning at I2C_CCD_Config.v(118): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(143) " "Verilog HDL assignment warning at I2C_CCD_Config.v(143): truncated value with size 32 to match size of target (16)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(193) " "Verilog HDL assignment warning at I2C_CCD_Config.v(193): truncated value with size 32 to match size of target (6)" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897396 "|GreenScreen|I2C_CCD_Config:i2c_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:i2c_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:i2c_Config\|I2C_Controller:u0\"" {  } { { "verilog/I2C_CCD_Config.v" "u0" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_CCD_Config.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(30) " "Verilog HDL assignment warning at I2C_Controller.v(30): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897399 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(29) " "Verilog HDL assignment warning at I2C_Controller.v(29): truncated value with size 32 to match size of target (1)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897399 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(42) " "Verilog HDL assignment warning at I2C_Controller.v(42): truncated value with size 32 to match size of target (7)" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450276897399 "|GreenScreen|I2C_CCD_Config:i2c_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_DISPLAY SEG7_DISPLAY:segment_display " "Elaborating entity \"SEG7_DISPLAY\" for hierarchy \"SEG7_DISPLAY:segment_display\"" {  } { { "GreenScreen.v" "segment_display" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_DIGIT SEG7_DISPLAY:segment_display\|SEG7_DIGIT:u0 " "Elaborating entity \"SEG7_DIGIT\" for hierarchy \"SEG7_DISPLAY:segment_display\|SEG7_DIGIT:u0\"" {  } { { "verilog/SEG7_DISPLAY.v" "u0" { Text "E:/Kod/greenScreenFPGA/verilog/SEG7_DISPLAY.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450276897402 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[24\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[24\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 759 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[25\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[25\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 789 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[26\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[26\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 819 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[27\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[27\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 849 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[28\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[28\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 879 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[29\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[29\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 909 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[30\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[30\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 939 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[31\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[31\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 969 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[32\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 999 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[33\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 1029 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[34\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[34\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 1059 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[35\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[35\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 1089 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 39 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[1\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 69 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[2\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 99 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[3\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 129 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[4\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 159 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[5\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 189 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[6\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 219 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[7\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 249 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[8\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 279 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[9\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 309 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[10\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[10\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 339 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[11\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[11\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 369 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[12\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[12\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 399 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[13\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[13\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 429 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[14\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[14\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 459 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[15\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[15\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 489 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[16\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 519 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[17\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 549 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[18\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[18\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 579 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[19\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[19\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 609 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[20\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[20\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 639 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[21\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[21\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 669 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[22\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[22\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 699 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[23\] " "Synthesized away node \"RAWToRGB:image_conversion\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[23\]\"" {  } { { "db/altsyncram_16d1.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/altsyncram_16d1.tdf" 729 2 0 } } { "db/shift_taps_fms.tdf" "" { Text "E:/Kod/greenScreenFPGA/db/shift_taps_fms.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "e:/programy/quartus/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "verilog/line_buffer.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/line_buffer.v" 83 0 0 } } { "RAWToRGB.v" "" { Text "E:/Kod/greenScreenFPGA/RAWToRGB.v" 69 0 0 } } { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 247 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276897534 "|GreenScreen|RAWToRGB:image_conversion|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1450276897534 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1450276897534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450276898099 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1450276898116 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1450276898116 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P1 " "Bidir \"GPIO_CLKOUT_P1\" has no driver" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1450276898116 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1450276898116 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] VCC pin " "The pin \"GPIO_1\[15\]\" is fed by VCC" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1450276898118 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_CLKOUT_N1 GND pin " "The pin \"GPIO_CLKOUT_N1\" is fed by GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 104 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1450276898118 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1450276898118 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 24 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 39 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 23 -1 0 } } { "verilog/I2C_Controller.v" "" { Text "E:/Kod/greenScreenFPGA/verilog/I2C_Controller.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1450276898129 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1450276898129 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276898268 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276898268 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276898268 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1450276898268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oI2C_SCLK GND " "Pin \"oI2C_SCLK\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oI2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450276898269 "|GreenScreen|oVGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450276898269 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450276898831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450276899042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899042 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "No output dependent on input pin \"iCLK_50_2\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iCLK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "No output dependent on input pin \"iCLK_50_3\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iCLK_50_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|iKEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "GreenScreen.v" "" { Text "E:/Kod/greenScreenFPGA/GreenScreen.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450276899106 "|GreenScreen|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450276899106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "682 " "Implemented 682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450276899107 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450276899107 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1450276899107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "489 " "Implemented 489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450276899107 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1450276899107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450276899107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450276899135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 15:41:39 2015 " "Processing ended: Wed Dec 16 15:41:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450276899135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450276899135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450276899135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450276899135 ""}
