<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: core.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::core{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> core : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Count the number of instructions at retirement</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias from INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Count each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Count each cache miss condition for references to the last level cache. The event count may include speculation</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for LLC_MISSES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Count branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Count mispredicted branch instructions at retirement. Specifically</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        RS_UOPS_DISPATCHED_CYCLES = 0xa1, <span class="comment">// Cycles micro-ops dispatched for execution</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_0 = 0x100, <span class="comment">// On port 0</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_1 = 0x200, <span class="comment">// On port 1</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_2 = 0x400, <span class="comment">// On port 2</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_3 = 0x800, <span class="comment">// On port 3</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_4 = 0x1000, <span class="comment">// On port 4</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__PORT_5 = 0x2000, <span class="comment">// On port 5</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        RS_UOPS_DISPATCHED_CYCLES__MASK__CORE_RS_UOPS_DISPATCHED_CYCLES__ANY = 0x3f00, <span class="comment">// On any port</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        RS_UOPS_DISPATCHED = 0xa0, <span class="comment">// Number of micro-ops dispatched for execution</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        RS_UOPS_DISPATCHED_NONE = 0xa0 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Number of of cycles in which no micro-ops is dispatched for execution</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        LOAD_BLOCK = 0x3, <span class="comment">// Loads blocked</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        LOAD_BLOCK__MASK__CORE_LOAD_BLOCK__STA = 0x200, <span class="comment">// Loads blocked by a preceding store with unknown address</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        LOAD_BLOCK__MASK__CORE_LOAD_BLOCK__STD = 0x400, <span class="comment">// Loads blocked by a preceding store with unknown data</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        LOAD_BLOCK__MASK__CORE_LOAD_BLOCK__OVERLAP_STORE = 0x800, <span class="comment">// Loads that partially overlap an earlier store</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        LOAD_BLOCK__MASK__CORE_LOAD_BLOCK__UNTIL_RETIRE = 0x1000, <span class="comment">// Loads blocked until retirement</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        LOAD_BLOCK__MASK__CORE_LOAD_BLOCK__L1D = 0x2000, <span class="comment">// Loads blocked by the L1 data cache</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        SB_DRAIN_CYCLES = 0x104, <span class="comment">// Cycles while stores are blocked due to store buffer drain</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        STORE_BLOCK = 0x4, <span class="comment">// Cycles while store is waiting</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        STORE_BLOCK__MASK__CORE_STORE_BLOCK__ORDER = 0x200, <span class="comment">// Cycles while store is waiting for a preceding store to be globally observed</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        STORE_BLOCK__MASK__CORE_STORE_BLOCK__SNOOP = 0x800, <span class="comment">// A store is blocked due to a conflict with an external or internal snoop</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        SEGMENT_REG_LOADS = 0x6, <span class="comment">// Number of segment register loads</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        SSE_PRE_EXEC = 0x7, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch instructions executed</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        SSE_PRE_EXEC__MASK__CORE_SSE_PRE_EXEC__NTA = 0x0, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        SSE_PRE_EXEC__MASK__CORE_SSE_PRE_EXEC__L1 = 0x100, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        SSE_PRE_EXEC__MASK__CORE_SSE_PRE_EXEC__L2 = 0x200, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        SSE_PRE_EXEC__MASK__CORE_SSE_PRE_EXEC__STORES = 0x300, <span class="comment">// Streaming SIMD Extensions (SSE) Weakly-ordered store instructions executed</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        DTLB_MISSES = 0x8, <span class="comment">// Memory accesses that missed the DTLB</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        DTLB_MISSES__MASK__CORE_DTLB_MISSES__ANY = 0x100, <span class="comment">// Any memory access that missed the DTLB</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        DTLB_MISSES__MASK__CORE_DTLB_MISSES__MISS_LD = 0x200, <span class="comment">// DTLB misses due to load operations</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        DTLB_MISSES__MASK__CORE_DTLB_MISSES__L0_MISS_LD = 0x400, <span class="comment">// L0 DTLB misses due to load operations</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        DTLB_MISSES__MASK__CORE_DTLB_MISSES__MISS_ST = 0x800, <span class="comment">// DTLB misses due to store operations</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        MEMORY_DISAMBIGUATION = 0x9, <span class="comment">// Memory disambiguation</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        MEMORY_DISAMBIGUATION__MASK__CORE_MEMORY_DISAMBIGUATION__RESET = 0x100, <span class="comment">// Memory disambiguation reset cycles</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        MEMORY_DISAMBIGUATION__MASK__CORE_MEMORY_DISAMBIGUATION__SUCCESS = 0x200, <span class="comment">// Number of loads that were successfully disambiguated</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        PAGE_WALKS = 0xc, <span class="comment">// Number of page-walks executed</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        PAGE_WALKS__MASK__CORE_PAGE_WALKS__COUNT = 0x100, <span class="comment">// Number of page-walks executed</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        PAGE_WALKS__MASK__CORE_PAGE_WALKS__CYCLES = 0x200, <span class="comment">// Duration of page-walks in core cycles</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        FP_COMP_OPS_EXE = 0x10, <span class="comment">// Floating point computational micro-ops executed</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        FP_ASSIST = 0x11, <span class="comment">// Floating point assists</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        MUL = 0x12, <span class="comment">// Multiply operations executed</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        DIV = 0x13, <span class="comment">// Divide operations executed</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        CYCLES_DIV_BUSY = 0x14, <span class="comment">// Cycles the divider is busy</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        IDLE_DURING_DIV = 0x18, <span class="comment">// Cycles the divider is busy and all other execution units are idle</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        DELAYED_BYPASS = 0x19, <span class="comment">// Delayed bypass</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        DELAYED_BYPASS__MASK__CORE_DELAYED_BYPASS__FP = 0x0, <span class="comment">// Delayed bypass to FP operation</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        DELAYED_BYPASS__MASK__CORE_DELAYED_BYPASS__SIMD = 0x100, <span class="comment">// Delayed bypass to SIMD operation</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        DELAYED_BYPASS__MASK__CORE_DELAYED_BYPASS__LOAD = 0x200, <span class="comment">// Delayed bypass to load operation</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        L2_ADS = 0x21, <span class="comment">// Cycles L2 address bus is in use</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        L2_ADS__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        L2_ADS__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        L2_DBUS_BUSY_RD = 0x23, <span class="comment">// Cycles the L2 transfers data to the core</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        L2_DBUS_BUSY_RD__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        L2_DBUS_BUSY_RD__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        L2_LINES_IN = 0x24, <span class="comment">// L2 cache misses</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        L2_LINES_IN__MASK__CORE_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        L2_LINES_IN__MASK__CORE_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        L2_LINES_IN__MASK__CORE_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        L2_LINES_IN__MASK__CORE_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        L2_LINES_IN__MASK__CORE_L2_LINES_IN__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        L2_M_LINES_IN = 0x25, <span class="comment">// L2 cache line modifications</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        L2_M_LINES_IN__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        L2_M_LINES_IN__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        L2_LINES_OUT = 0x26, <span class="comment">// L2 cache lines evicted</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        L2_LINES_OUT__MASK__CORE_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        L2_LINES_OUT__MASK__CORE_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        L2_LINES_OUT__MASK__CORE_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        L2_LINES_OUT__MASK__CORE_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        L2_LINES_OUT__MASK__CORE_L2_LINES_IN__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        L2_M_LINES_OUT = 0x27, <span class="comment">// Modified lines evicted from the L2 cache</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        L2_M_LINES_OUT__MASK__CORE_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        L2_M_LINES_OUT__MASK__CORE_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        L2_M_LINES_OUT__MASK__CORE_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        L2_M_LINES_OUT__MASK__CORE_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        L2_M_LINES_OUT__MASK__CORE_L2_LINES_IN__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        L2_IFETCH = 0x28, <span class="comment">// L2 cacheable instruction fetch requests</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        L2_IFETCH__MASK__CORE_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        L2_LD = 0x29, <span class="comment">// L2 cache reads</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L2_LD__MASK__CORE_L2_LD__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        L2_LD__MASK__CORE_L2_LD__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        L2_LD__MASK__CORE_L2_LD__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        L2_LD__MASK__CORE_L2_LD__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        L2_LD__MASK__CORE_L2_LD__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        L2_LD__MASK__CORE_L2_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        L2_LD__MASK__CORE_L2_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L2_LD__MASK__CORE_L2_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        L2_LD__MASK__CORE_L2_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        L2_LD__MASK__CORE_L2_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        L2_ST = 0x2a, <span class="comment">// L2 store requests</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        L2_ST__MASK__CORE_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        L2_LOCK = 0x2b, <span class="comment">// L2 locked accesses</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        L2_LOCK__MASK__CORE_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        L2_RQSTS = 0x2e, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        L2_RQSTS__MASK__CORE_L2_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        L2_REJECT_BUSQ = 0x30, <span class="comment">// Rejected L2 cache requests</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__EXCL_PREFETCH = 0x0, <span class="comment">// Exclude hardware prefetch</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        L2_REJECT_BUSQ__MASK__CORE_L2_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        L2_NO_REQ = 0x32, <span class="comment">// Cycles no L2 cache requests are pending</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        L2_NO_REQ__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        L2_NO_REQ__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        EIST_TRANS = 0x3a, <span class="comment">// Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        THERMAL_TRIP = 0xc03b, <span class="comment">// Number of thermal trips</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        CPU_CLK_UNHALTED__MASK__CORE_CPU_CLK_UNHALTED__CORE_P = 0x0, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        CPU_CLK_UNHALTED__MASK__CORE_CPU_CLK_UNHALTED__BUS = 0x100, <span class="comment">// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU_CLK_UNHALTED:REF event</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        CPU_CLK_UNHALTED__MASK__CORE_CPU_CLK_UNHALTED__NO_OTHER = 0x200, <span class="comment">// Bus cycles when core is active and the other is halted</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        L1D_CACHE_LD = 0x40, <span class="comment">// L1 cacheable data reads</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        L1D_CACHE_LD__MASK__CORE_L1D_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        L1D_CACHE_LD__MASK__CORE_L1D_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        L1D_CACHE_LD__MASK__CORE_L1D_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        L1D_CACHE_LD__MASK__CORE_L1D_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        L1D_CACHE_LD__MASK__CORE_L1D_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        L1D_CACHE_ST = 0x41, <span class="comment">// L1 cacheable data writes</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        L1D_CACHE_ST__MASK__CORE_L1D_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        L1D_CACHE_ST__MASK__CORE_L1D_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        L1D_CACHE_ST__MASK__CORE_L1D_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        L1D_CACHE_ST__MASK__CORE_L1D_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        L1D_CACHE_ST__MASK__CORE_L1D_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        L1D_CACHE_LOCK = 0x42, <span class="comment">// L1 data cacheable locked reads</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        L1D_CACHE_LOCK__MASK__CORE_L1D_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        L1D_CACHE_LOCK__MASK__CORE_L1D_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        L1D_CACHE_LOCK__MASK__CORE_L1D_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        L1D_CACHE_LOCK__MASK__CORE_L1D_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        L1D_CACHE_LOCK__MASK__CORE_L1D_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        L1D_ALL_REF = 0x143, <span class="comment">// All references to the L1 data cache</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        L1D_ALL_CACHE_REF = 0x243, <span class="comment">// L1 Data cacheable reads and writes</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        L1D_REPL = 0xf45, <span class="comment">// Cache lines allocated in the L1 data cache</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        L1D_M_REPL = 0x46, <span class="comment">// Modified cache lines allocated in the L1 data cache</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        L1D_M_EVICT = 0x47, <span class="comment">// Modified cache lines evicted from the L1 data cache</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        L1D_PEND_MISS = 0x48, <span class="comment">// Total number of outstanding L1 data cache misses at any cycle</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        L1D_SPLIT = 0x49, <span class="comment">// Cache line split from L1 data cache</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        L1D_SPLIT__MASK__CORE_L1D_SPLIT__LOADS = 0x100, <span class="comment">// Cache line split loads from the L1 data cache</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        L1D_SPLIT__MASK__CORE_L1D_SPLIT__STORES = 0x200, <span class="comment">// Cache line split stores to the L1 data cache</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        SSE_PRE_MISS = 0x4b, <span class="comment">// Streaming SIMD Extensions (SSE) instructions missing all cache levels</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        SSE_PRE_MISS__MASK__CORE_SSE_PRE_MISS__NTA = 0x0, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch NTA instructions missing all cache levels</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        SSE_PRE_MISS__MASK__CORE_SSE_PRE_MISS__L1 = 0x100, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT0 instructions missing all cache levels</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        SSE_PRE_MISS__MASK__CORE_SSE_PRE_MISS__L2 = 0x200, <span class="comment">// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions missing all cache levels</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        LOAD_HIT_PRE = 0x4c, <span class="comment">// Load operations conflicting with a software prefetch to the same address</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        L1D_PREFETCH = 0x4e, <span class="comment">// L1 data cache prefetch</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        L1D_PREFETCH__MASK__CORE_L1D_PREFETCH__REQUESTS = 0x1000, <span class="comment">// L1 data cache prefetch requests</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        BUS_REQUEST_OUTSTANDING = 0x60, <span class="comment">// Number of pending full cache line read transactions on the bus occurring in each cycle</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        BUS_REQUEST_OUTSTANDING__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        BUS_BNR_DRV = 0x61, <span class="comment">// Number of Bus Not Ready signals asserted</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        BUS_BNR_DRV__MASK__CORE_BUS_BNR_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        BUS_BNR_DRV__MASK__CORE_BUS_BNR_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        BUS_DRDY_CLOCKS = 0x62, <span class="comment">// Bus cycles when data is sent on the bus</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        BUS_DRDY_CLOCKS__MASK__CORE_BUS_BNR_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        BUS_DRDY_CLOCKS__MASK__CORE_BUS_BNR_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        BUS_LOCK_CLOCKS = 0x63, <span class="comment">// Bus cycles when a LOCK signal is asserted</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        BUS_LOCK_CLOCKS__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        BUS_LOCK_CLOCKS__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        BUS_LOCK_CLOCKS__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        BUS_LOCK_CLOCKS__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        BUS_DATA_RCV = 0x64, <span class="comment">// Bus cycles while processor receives data</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        BUS_DATA_RCV__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        BUS_DATA_RCV__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        BUS_TRANS_BRD = 0x65, <span class="comment">// Burst read bus transactions</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        BUS_TRANS_BRD__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        BUS_TRANS_BRD__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        BUS_TRANS_BRD__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        BUS_TRANS_BRD__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        BUS_TRANS_RFO = 0x66, <span class="comment">// RFO bus transactions</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        BUS_TRANS_RFO__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        BUS_TRANS_RFO__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        BUS_TRANS_RFO__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        BUS_TRANS_RFO__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        BUS_TRANS_WB = 0x67, <span class="comment">// Explicit writeback bus transactions</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        BUS_TRANS_WB__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        BUS_TRANS_WB__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        BUS_TRANS_WB__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        BUS_TRANS_WB__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        BUS_TRANS_IFETCH = 0x68, <span class="comment">// Instruction-fetch bus transactions</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        BUS_TRANS_IFETCH__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        BUS_TRANS_IFETCH__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        BUS_TRANS_IFETCH__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        BUS_TRANS_IFETCH__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        BUS_TRANS_INVAL = 0x69, <span class="comment">// Invalidate bus transactions</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        BUS_TRANS_INVAL__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        BUS_TRANS_INVAL__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        BUS_TRANS_INVAL__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        BUS_TRANS_INVAL__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        BUS_TRANS_PWR = 0x6a, <span class="comment">// Partial write bus transaction</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        BUS_TRANS_PWR__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        BUS_TRANS_PWR__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        BUS_TRANS_PWR__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        BUS_TRANS_PWR__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        BUS_TRANS_P = 0x6b, <span class="comment">// Partial bus transactions</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        BUS_TRANS_P__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        BUS_TRANS_P__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        BUS_TRANS_P__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        BUS_TRANS_P__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        BUS_TRANS_IO = 0x6c, <span class="comment">// IO bus transactions</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        BUS_TRANS_IO__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        BUS_TRANS_IO__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        BUS_TRANS_IO__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        BUS_TRANS_IO__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        BUS_TRANS_DEF = 0x6d, <span class="comment">// Deferred bus transactions</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        BUS_TRANS_DEF__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        BUS_TRANS_DEF__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        BUS_TRANS_DEF__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        BUS_TRANS_DEF__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        BUS_TRANS_BURST = 0x6e, <span class="comment">// Burst (full cache-line) bus transactions</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        BUS_TRANS_BURST__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        BUS_TRANS_BURST__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        BUS_TRANS_BURST__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        BUS_TRANS_BURST__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        BUS_TRANS_MEM = 0x6f, <span class="comment">// Memory bus transactions</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        BUS_TRANS_MEM__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        BUS_TRANS_MEM__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        BUS_TRANS_MEM__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        BUS_TRANS_MEM__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        BUS_TRANS_ANY = 0x70, <span class="comment">// All bus transactions</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        BUS_TRANS_ANY__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        BUS_TRANS_ANY__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        BUS_TRANS_ANY__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        BUS_TRANS_ANY__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        EXT_SNOOP = 0x77, <span class="comment">// External snoops responses</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__ANY = 0xb00, <span class="comment">// Any external snoop response</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__CLEAN = 0x100, <span class="comment">// External snoop CLEAN response</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__HIT = 0x200, <span class="comment">// External snoop HIT response</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__HITM = 0x800, <span class="comment">// External snoop HITM response</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        EXT_SNOOP__MASK__CORE_EXT_SNOOP__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        CMP_SNOOP = 0x78, <span class="comment">// L1 data cache is snooped by other core</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        CMP_SNOOP__MASK__CORE_CMP_SNOOP__ANY = 0x300, <span class="comment">// L1 data cache is snooped by other core</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        CMP_SNOOP__MASK__CORE_CMP_SNOOP__SHARE = 0x100, <span class="comment">// L1 data cache is snooped for sharing by other core</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        CMP_SNOOP__MASK__CORE_CMP_SNOOP__INVALIDATE = 0x200, <span class="comment">// L1 data cache is snooped for Invalidation by other core</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        CMP_SNOOP__MASK__CORE_CMP_SNOOP__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        CMP_SNOOP__MASK__CORE_CMP_SNOOP__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        BUS_HIT_DRV = 0x7a, <span class="comment">// HIT signal asserted</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        BUS_HIT_DRV__MASK__CORE_BUS_BNR_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        BUS_HIT_DRV__MASK__CORE_BUS_BNR_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        BUS_HITM_DRV = 0x7b, <span class="comment">// HITM signal asserted</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        BUS_HITM_DRV__MASK__CORE_BUS_BNR_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        BUS_HITM_DRV__MASK__CORE_BUS_BNR_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        BUSQ_EMPTY = 0x7d, <span class="comment">// Bus queue is empty</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        BUSQ_EMPTY__MASK__CORE_BUS_BNR_DRV__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        BUSQ_EMPTY__MASK__CORE_BUS_BNR_DRV__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        SNOOP_STALL_DRV = 0x7e, <span class="comment">// Bus stalled for snoops</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        SNOOP_STALL_DRV__MASK__CORE_BUS_REQUEST_OUTSTANDING__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        SNOOP_STALL_DRV__MASK__CORE_BUS_REQUEST_OUTSTANDING__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        SNOOP_STALL_DRV__MASK__CORE_BUS_REQUEST_OUTSTANDING__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        SNOOP_STALL_DRV__MASK__CORE_BUS_REQUEST_OUTSTANDING__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        BUS_IO_WAIT = 0x7f, <span class="comment">// IO requests waiting in the bus queue</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        BUS_IO_WAIT__MASK__CORE_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        BUS_IO_WAIT__MASK__CORE_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        L1I_READS = 0x80, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        L1I_MISSES = 0x81, <span class="comment">// Instruction Fetch Unit misses</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        ITLB = 0x82, <span class="comment">// ITLB small page misses</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        ITLB__MASK__CORE_ITLB__SMALL_MISS = 0x200, <span class="comment">// ITLB small page misses</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        ITLB__MASK__CORE_ITLB__LARGE_MISS = 0x1000, <span class="comment">// ITLB large page misses</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        ITLB__MASK__CORE_ITLB__FLUSH = 0x4000, <span class="comment">// ITLB flushes</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        ITLB__MASK__CORE_ITLB__MISSES = 0x1200, <span class="comment">// ITLB misses</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        INST_QUEUE = 0x83, <span class="comment">// Cycles during which the instruction queue is full</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        INST_QUEUE__MASK__CORE_INST_QUEUE__FULL = 0x200, <span class="comment">// Cycles during which the instruction queue is full</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        CYCLES_L1I_MEM_STALLED = 0x86, <span class="comment">// Cycles during which instruction fetches are stalled</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Instruction Length Decoder stall cycles due to a length changing prefix</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        BR_INST_EXEC = 0x88, <span class="comment">// Branch instructions executed</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        BR_MISSP_EXEC = 0x89, <span class="comment">// Mispredicted branch instructions executed</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        BR_BAC_MISSP_EXEC = 0x8a, <span class="comment">// Branch instructions mispredicted at decoding</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        BR_CND_EXEC = 0x8b, <span class="comment">// Conditional branch instructions executed</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        BR_CND_MISSP_EXEC = 0x8c, <span class="comment">// Mispredicted conditional branch instructions executed</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        BR_IND_EXEC = 0x8d, <span class="comment">// Indirect branch instructions executed</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        BR_IND_MISSP_EXEC = 0x8e, <span class="comment">// Mispredicted indirect branch instructions executed</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        BR_RET_EXEC = 0x8f, <span class="comment">// RET instructions executed</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        BR_RET_MISSP_EXEC = 0x90, <span class="comment">// Mispredicted RET instructions executed</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        BR_RET_BAC_MISSP_EXEC = 0x91, <span class="comment">// RET instructions executed mispredicted at decoding</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        BR_CALL_EXEC = 0x92, <span class="comment">// CALL instructions executed</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        BR_CALL_MISSP_EXEC = 0x93, <span class="comment">// Mispredicted CALL instructions executed</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        BR_IND_CALL_EXEC = 0x94, <span class="comment">// Indirect CALL instructions executed</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        BR_TKN_BUBBLE_1 = 0x97, <span class="comment">// Branch predicted taken with bubble I</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        BR_TKN_BUBBLE_2 = 0x98, <span class="comment">// Branch predicted taken with bubble II</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        MACRO_INSTS = 0xaa, <span class="comment">// Instructions decoded</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        MACRO_INSTS__MASK__CORE_MACRO_INSTS__DECODED = 0x100, <span class="comment">// Instructions decoded</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        MACRO_INSTS__MASK__CORE_MACRO_INSTS__CISC_DECODED = 0x800, <span class="comment">// CISC instructions decoded</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        ESP = 0xab, <span class="comment">// ESP register content synchronization</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        ESP__MASK__CORE_ESP__SYNCH = 0x100, <span class="comment">// ESP register content synchronization</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        ESP__MASK__CORE_ESP__ADDITIONS = 0x200, <span class="comment">// ESP register automatic additions</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        SIMD_UOPS_EXEC = 0xb0, <span class="comment">// SIMD micro-ops executed (excluding stores)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        SIMD_SAT_UOP_EXEC = 0xb1, <span class="comment">// SIMD saturated arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        SIMD_UOP_TYPE_EXEC = 0xb3, <span class="comment">// SIMD packed multiply micro-ops executed</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__MUL = 0x100, <span class="comment">// SIMD packed multiply micro-ops executed</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__SHIFT = 0x200, <span class="comment">// SIMD packed shift micro-ops executed</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__PACK = 0x400, <span class="comment">// SIMD pack micro-ops executed</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__UNPACK = 0x800, <span class="comment">// SIMD unpack micro-ops executed</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__LOGICAL = 0x1000, <span class="comment">// SIMD packed logical micro-ops executed</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        SIMD_UOP_TYPE_EXEC__MASK__CORE_SIMD_UOP_TYPE_EXEC__ARITHMETIC = 0x2000, <span class="comment">// SIMD packed arithmetic micro-ops executed</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        INST_RETIRED__MASK__CORE_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        INST_RETIRED__MASK__CORE_INST_RETIRED__LOADS = 0x100, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        INST_RETIRED__MASK__CORE_INST_RETIRED__STORES = 0x200, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        INST_RETIRED__MASK__CORE_INST_RETIRED__OTHER = 0x400, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        X87_OPS_RETIRED = 0xc1, <span class="comment">// FXCH instructions retired</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        X87_OPS_RETIRED__MASK__CORE_X87_OPS_RETIRED__FXCH = 0x100, <span class="comment">// FXCH instructions retired</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        X87_OPS_RETIRED__MASK__CORE_X87_OPS_RETIRED__ANY = 0xfe00, <span class="comment">// Retired floating-point computational operations (Precise Event)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Fused load+op or load+indirect branch retired</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__LD_IND_BR = 0x100, <span class="comment">// Fused load+op or load+indirect branch retired</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__STD_STA = 0x200, <span class="comment">// Fused store address + data retired</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__MACRO_FUSION = 0x400, <span class="comment">// Retired instruction pairs fused into one micro-op</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__NON_FUSED = 0x800, <span class="comment">// Non-fused micro-ops retired</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__FUSED = 0x700, <span class="comment">// Fused micro-ops retired</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        UOPS_RETIRED__MASK__CORE_UOPS_RETIRED__ANY = 0xf00, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        MACHINE_NUKES = 0xc3, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        MACHINE_NUKES__MASK__CORE_MACHINE_NUKES__SMC = 0x100, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        MACHINE_NUKES__MASK__CORE_MACHINE_NUKES__MEM_ORDER = 0x400, <span class="comment">// Execution pipeline restart due to memory ordering conflict or memory disambiguation misprediction</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__ANY = 0x0, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__PRED_NOT_TAKEN = 0x100, <span class="comment">// Retired branch instructions that were predicted not-taken</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__MISPRED_NOT_TAKEN = 0x200, <span class="comment">// Retired branch instructions that were mispredicted not-taken</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__PRED_TAKEN = 0x400, <span class="comment">// Retired branch instructions that were predicted taken</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__MISPRED_TAKEN = 0x800, <span class="comment">// Retired branch instructions that were mispredicted taken</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        BR_INST_RETIRED__MASK__CORE_BR_INST_RETIRED__TAKEN = 0xc00, <span class="comment">// Retired taken branch instructions</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        BR_INST_RETIRED_MISPRED = 0xc5, <span class="comment">// Retired mispredicted branch instructions (Precise_Event)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        CYCLES_INT_MASKED = 0x1c6, <span class="comment">// Cycles during which interrupts are disabled</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        CYCLES_INT_PENDING_AND_MASKED = 0x2c6, <span class="comment">// Cycles during which interrupts are pending and disabled</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        SIMD_INST_RETIRED = 0xc7, <span class="comment">// Retired Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__PACKED_SINGLE = 0x100, <span class="comment">// Retired Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__SCALAR_SINGLE = 0x200, <span class="comment">// Retired Streaming SIMD Extensions (SSE) scalar-single instructions</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__PACKED_DOUBLE = 0x400, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) packed-double instructions</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__SCALAR_DOUBLE = 0x800, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__VECTOR = 0x1000, <span class="comment">// Retired Streaming SIMD Extensions 2 (SSE2) vector integer instructions</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        SIMD_INST_RETIRED__MASK__CORE_SIMD_INST_RETIRED__ANY = 0x1f00, <span class="comment">// Retired Streaming SIMD instructions (Precise Event)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        HW_INT_RCV = 0xc8, <span class="comment">// Hardware interrupts received</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        ITLB_MISS_RETIRED = 0xc9, <span class="comment">// Retired instructions that missed the ITLB</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        SIMD_COMP_INST_RETIRED = 0xca, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__CORE_SIMD_COMP_INST_RETIRED__PACKED_SINGLE = 0x100, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) packed-single instructions</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__CORE_SIMD_COMP_INST_RETIRED__SCALAR_SINGLE = 0x200, <span class="comment">// Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__CORE_SIMD_COMP_INST_RETIRED__PACKED_DOUBLE = 0x400, <span class="comment">// Retired computational Streaming SIMD Extensions 2 (SSE2) packed-double instructions</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        SIMD_COMP_INST_RETIRED__MASK__CORE_SIMD_COMP_INST_RETIRED__SCALAR_DOUBLE = 0x800, <span class="comment">// Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        MEM_LOAD_RETIRED = 0xcb, <span class="comment">// Retired loads that miss the L1 data cache</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        MEM_LOAD_RETIRED__MASK__CORE_MEM_LOAD_RETIRED__L1D_MISS = 0x100, <span class="comment">// Retired loads that miss the L1 data cache (Precise Event)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        MEM_LOAD_RETIRED__MASK__CORE_MEM_LOAD_RETIRED__L1D_LINE_MISS = 0x200, <span class="comment">// L1 data cache line missed by retired loads (Precise Event)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        MEM_LOAD_RETIRED__MASK__CORE_MEM_LOAD_RETIRED__L2_MISS = 0x400, <span class="comment">// Retired loads that miss the L2 cache (Precise Event)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        MEM_LOAD_RETIRED__MASK__CORE_MEM_LOAD_RETIRED__L2_LINE_MISS = 0x800, <span class="comment">// L2 cache line missed by retired loads (Precise Event)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        MEM_LOAD_RETIRED__MASK__CORE_MEM_LOAD_RETIRED__DTLB_MISS = 0x1000, <span class="comment">// Retired loads that miss the DTLB (Precise Event)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        FP_MMX_TRANS = 0xcc, <span class="comment">// Transitions from MMX (TM) Instructions to Floating Point Instructions</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        FP_MMX_TRANS__MASK__CORE_FP_MMX_TRANS__TO_FP = 0x200, <span class="comment">// Transitions from MMX (TM) Instructions to Floating Point Instructions</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        FP_MMX_TRANS__MASK__CORE_FP_MMX_TRANS__TO_MMX = 0x100, <span class="comment">// Transitions from Floating Point to MMX (TM) Instructions</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        SIMD_ASSIST = 0xcd, <span class="comment">// SIMD assists invoked</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        SIMD_INSTR_RETIRED = 0xce, <span class="comment">// SIMD Instructions retired</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        SIMD_SAT_INSTR_RETIRED = 0xcf, <span class="comment">// Saturated arithmetic instructions retired</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        RAT_STALLS = 0xd2, <span class="comment">// ROB read port stalls cycles</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        RAT_STALLS__MASK__CORE_RAT_STALLS__ROB_READ_PORT = 0x100, <span class="comment">// ROB read port stalls cycles</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        RAT_STALLS__MASK__CORE_RAT_STALLS__PARTIAL_CYCLES = 0x200, <span class="comment">// Partial register stall cycles</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        RAT_STALLS__MASK__CORE_RAT_STALLS__FLAGS = 0x400, <span class="comment">// Flag stall cycles</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        RAT_STALLS__MASK__CORE_RAT_STALLS__FPSW = 0x800, <span class="comment">// FPU status word stall</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        RAT_STALLS__MASK__CORE_RAT_STALLS__ANY = 0xf00, <span class="comment">// All RAT stall cycles</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        SEG_RENAME_STALLS = 0xd4, <span class="comment">// Segment rename stalls - ES</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        SEG_RENAME_STALLS__MASK__CORE_SEG_RENAME_STALLS__ES = 0x100, <span class="comment">// Segment rename stalls - ES</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        SEG_RENAME_STALLS__MASK__CORE_SEG_RENAME_STALLS__DS = 0x200, <span class="comment">// Segment rename stalls - DS</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        SEG_RENAME_STALLS__MASK__CORE_SEG_RENAME_STALLS__FS = 0x400, <span class="comment">// Segment rename stalls - FS</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        SEG_RENAME_STALLS__MASK__CORE_SEG_RENAME_STALLS__GS = 0x800, <span class="comment">// Segment rename stalls - GS</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        SEG_RENAME_STALLS__MASK__CORE_SEG_RENAME_STALLS__ANY = 0xf00, <span class="comment">// Any (ES/DS/FS/GS) segment rename stall</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        SEG_REG_RENAMES = 0xd5, <span class="comment">// Segment renames - ES</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        SEG_REG_RENAMES__MASK__CORE_SEG_REG_RENAMES__ES = 0x100, <span class="comment">// Segment renames - ES</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        SEG_REG_RENAMES__MASK__CORE_SEG_REG_RENAMES__DS = 0x200, <span class="comment">// Segment renames - DS</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        SEG_REG_RENAMES__MASK__CORE_SEG_REG_RENAMES__FS = 0x400, <span class="comment">// Segment renames - FS</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        SEG_REG_RENAMES__MASK__CORE_SEG_REG_RENAMES__GS = 0x800, <span class="comment">// Segment renames - GS</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        SEG_REG_RENAMES__MASK__CORE_SEG_REG_RENAMES__ANY = 0xf00, <span class="comment">// Any (ES/DS/FS/GS) segment rename</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        RESOURCE_STALLS = 0xdc, <span class="comment">// Cycles during which the ROB is full</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__ROB_FULL = 0x100, <span class="comment">// Cycles during which the ROB is full</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__RS_FULL = 0x200, <span class="comment">// Cycles during which the RS is full</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__LD_ST = 0x400, <span class="comment">// Cycles during which the pipeline has exceeded load or store limit or waiting to commit all stores</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__FPCW = 0x800, <span class="comment">// Cycles stalled due to FPU control word write</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__BR_MISS_CLEAR = 0x1000, <span class="comment">// Cycles stalled due to branch misprediction</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        RESOURCE_STALLS__MASK__CORE_RESOURCE_STALLS__ANY = 0x1f00, <span class="comment">// Resource related stalls</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        BR_INST_DECODED = 0xe0, <span class="comment">// Branch instructions decoded</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        BOGUS_BR = 0xe4, <span class="comment">// Bogus branches</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        BACLEARS = 0xe6, <span class="comment">// BACLEARS asserted</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        PREF_RQSTS_UP = 0xf0, <span class="comment">// Upward prefetches issued from the DPL</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        PREF_RQSTS_DN = 0xf8, <span class="comment">// Downward prefetches issued from the DPL</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    };</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;};</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">namespace </span>core = optkit::intel::core;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
