
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006653                       # Number of seconds simulated (Second)
simTicks                                   6652976000                       # Number of ticks simulated (Tick)
finalTick                                  6652976000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    413.18                       # Real time elapsed on the host (Second)
hostTickRate                                 16101914                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8807452                       # Number of bytes of host memory used (Byte)
simInsts                                     13093343                       # Number of instructions simulated (Count)
simOps                                       24987724                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    31689                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60476                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         13305953                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29560398                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    68350                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       28029440                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 107616                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4641009                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6457462                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               39189                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            13011828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.154151                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.597585                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6500968     49.96%     49.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    784941      6.03%     55.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    719560      5.53%     61.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1033882      7.95%     69.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    767343      5.90%     75.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    895892      6.89%     82.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1263691      9.71%     91.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    791653      6.08%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    253898      1.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              13011828                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1239435     97.12%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    128      0.01%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    973      0.08%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   22      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  25410      1.99%     99.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9203      0.72%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               747      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              253      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       105409      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23738475     84.69%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121621      0.43%     85.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40481      0.14%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8599      0.03%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         2505      0.01%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7813      0.03%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15972      0.06%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16937      0.06%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14883      0.05%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2330      0.01%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2810160     10.03%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1101055      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        25448      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        17718      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       28029440                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.106534                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1276187                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.045530                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 70219990                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                34109401                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27671424                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    234521                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   160596                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           112649                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29081983                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       118235                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27888178                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2797854                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    141262                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3906198                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3377100                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1108344                       # Number of stores executed (Count)
system.cpu.numRate                           2.095917                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2385                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          294125                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    13093343                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24987724                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.016238                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.016238                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.984021                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.984021                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39702848                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  23327024                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152682                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84958                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19078704                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   12111086                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10962633                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1296                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        3034746                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1204643                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       224132                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        70229                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3966049                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3690253                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             82011                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2384399                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2379645                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998006                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   49511                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 25                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           47765                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              38674                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             9091                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1674                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4636634                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             81863                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12369574                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.020096                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.983638                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7155954     57.85%     57.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          980485      7.93%     65.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          340085      2.75%     68.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1033189      8.35%     76.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          282171      2.28%     79.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          316429      2.56%     81.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          204108      1.65%     83.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          165199      1.34%     84.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1891954     15.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12369574                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             13093343                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24987724                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3436531                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2425840                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3174388                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      96484                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24822528                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44854                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     21247992     85.03%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24987724                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1891954                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3323345                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3323345                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3323345                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3323345                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       376371                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          376371                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       376371                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         376371                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  16379798974                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  16379798974                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  16379798974                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  16379798974                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3699716                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3699716                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3699716                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3699716                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.101730                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.101730                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.101730                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.101730                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43520.353518                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 43520.353518                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43520.353518                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 43520.353518                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        61647                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2657                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1849                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           72                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      33.340725                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    36.902778                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        47851                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             47851                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       278467                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        278467                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       278467                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       278467                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        97904                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        97904                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        97904                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        97904                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5016324974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5016324974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5016324974                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5016324974                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026463                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026463                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026463                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 51237.181055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 51237.181055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 51237.181055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 51237.181055                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  93838                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2341481                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2341481                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       347531                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        347531                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14390004000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14390004000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2689012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2689012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.129241                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.129241                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41406.389646                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41406.389646                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       278456                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       278456                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        69075                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        69075                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3055764500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3055764500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.025688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.025688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 44238.356858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 44238.356858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       981864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         981864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28840                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28840                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1989794974                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1989794974                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.028535                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.028535                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 68994.277878                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 68994.277878                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28829                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28829                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1960560474                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1960560474                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.028524                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028524                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 68006.537653                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 68006.537653                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.788634                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3422057                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              94350                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.269815                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.788634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993728                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993728                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          425                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7493782                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7493782                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1360372                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6904776                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4136502                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                527476                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  82702                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2284599                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1558                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30819538                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7245                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1363164                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       17072744                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3966049                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2467830                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11553358                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  168430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1486                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9401                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1228089                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12795                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           13011828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.472272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.315098                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7607755     58.47%     58.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   265864      2.04%     60.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   508375      3.91%     64.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   529440      4.07%     68.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   225811      1.74%     70.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   237881      1.83%     72.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   740673      5.69%     77.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   407070      3.13%     80.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2488959     19.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             13011828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.298066                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.283091                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1223417                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1223417                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1223417                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1223417                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4670                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4670                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4670                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4670                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    363433499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    363433499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    363433499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    363433499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1228087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1228087                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1228087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1228087                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003803                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003803                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003803                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003803                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77823.019058                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 77823.019058                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77823.019058                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 77823.019058                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1694                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      60.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3229                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3229                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          928                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           928                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          928                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          928                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3742                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3742                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3742                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3742                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    293291499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    293291499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    293291499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    293291499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 78378.273383                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 78378.273383                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 78378.273383                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 78378.273383                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3229                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1223417                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1223417                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4670                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4670                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    363433499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    363433499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1228087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1228087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003803                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003803                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77823.019058                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77823.019058                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          928                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          928                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3742                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3742                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    293291499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    293291499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 78378.273383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 78378.273383                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           503.022793                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1227158                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3741                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             328.029404                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   503.022793                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.982466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.982466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2459915                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2459915                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     82702                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2945017                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   121401                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29628748                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1640                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3034746                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1204643                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 23760                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     36103                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    65116                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            244                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          53092                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        58450                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               111542                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27824258                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27784073                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  21562287                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  35484180                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.088093                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607659                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      102231                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  608906                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  197                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 244                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 193952                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1463                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.625088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            32.774479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2148564     88.57%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                14630      0.60%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                48679      2.01%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4267      0.18%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2968      0.12%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11001      0.45%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                23800      0.98%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                46702      1.93%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                64702      2.67%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  215      0.01%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                143      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                114      0.00%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                140      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                339      0.01%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                503      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1717      0.07%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4067      0.17%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5657      0.23%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15415      0.64%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              30816      1.27%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1263      0.05%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 67      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2793365                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1108359                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3807                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2480                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1229549                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1838                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  82702                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1589976                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3833564                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          25628                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4371899                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3108059                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30368710                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 45101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 589096                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 242398                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2092644                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             208                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            38892593                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    78023520                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 44210625                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    187988                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31841328                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  7051251                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1346                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1317                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2580012                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         40093788                       # The number of ROB reads (Count)
system.cpu.rob.writes                        59892065                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 13093343                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24987724                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    689                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  23882                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     24571                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   689                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 23882                       # number of overall hits (Count)
system.l2.overallHits::total                    24571                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3050                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                70468                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   73518                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3050                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               70468                       # number of overall misses (Count)
system.l2.overallMisses::total                  73518                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       280225500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4577013500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4857239000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      280225500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4577013500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4857239000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3739                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              94350                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 98089                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3739                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             94350                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                98089                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.815726                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.746879                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.749503                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.815726                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.746879                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.749503                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 91877.213115                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 64951.658909                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    66068.704263                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 91877.213115                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 64951.658909                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   66068.704263                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                53464                       # number of writebacks (Count)
system.l2.writebacks::total                     53464                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3050                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            70468                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               73518                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3050                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           70468                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              73518                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    249735500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3872333500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4122069000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    249735500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3872333500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4122069000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.815726                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.746879                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.749503                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.815726                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.746879                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.749503                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 81880.491803                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 54951.658909                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 56068.840284                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 81880.491803                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 54951.658909                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 56068.840284                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          74415                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          874                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            874                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             689                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                689                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3050                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3050                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    280225500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    280225500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3739                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3739                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.815726                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.815726                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 91877.213115                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 91877.213115                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3050                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3050                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    249735500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    249735500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.815726                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.815726                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 81880.491803                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 81880.491803                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3286                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3286                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            21989                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               21989                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1844037500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1844037500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          25275                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             25275                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.869990                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.869990                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 83861.817272                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83861.817272                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        21989                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           21989                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1624147500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1624147500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.869990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.869990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73861.817272                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73861.817272                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20596                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20596                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        48479                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           48479                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2732976000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2732976000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        69075                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         69075                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.701831                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.701831                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 56374.430166                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 56374.430166                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        48479                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        48479                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2248186000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2248186000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.701831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.701831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 46374.430166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 46374.430166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              3556                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 3556                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          3558                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             3558                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.000562                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.000562                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        18750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.000562                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.000562                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         3227                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3227                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3227                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3227                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        47851                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            47851                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        47851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        47851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2025.216212                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       197829                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      76463                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.587251                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      54.022735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        57.526597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1913.666879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.026378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.028089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.934408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.988875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  242                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  486                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     871283                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    871283                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.inst                    121                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                  36185                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     36306                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.inst                   121                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                 36185                       # number of overall hits (Count)
system.l3.overallHits::total                    36306                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                 2929                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                34283                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   37212                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                2929                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               34283                       # number of overall misses (Count)
system.l3.overallMisses::total                  37212                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst       214180000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      2499335000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         2713515000                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst      214180000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     2499335000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        2713515000                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.inst               3050                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              70468                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 73518                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst              3050                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             70468                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                73518                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.960328                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.486505                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.506162                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.960328                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.486505                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.506162                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 73123.933083                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 72903.042324                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72920.428894                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 73123.933083                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 72903.042324                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72920.428894                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                14862                       # number of writebacks (Count)
system.l3.writebacks::total                     14862                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst             2929                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            34283                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               37212                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst            2929                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           34283                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              37212                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu.inst    167332000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   1950807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     2118139000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst    167332000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   1950807000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    2118139000                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.960328                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.486505                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.506162                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.960328                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.486505                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.506162                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 57129.395698                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 56903.042324                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56920.858863                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57129.395698                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 56903.042324                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56920.858863                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                          29066                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          751                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            751                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu.data               3876                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  3876                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            18113                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               18113                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data   1318147500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1318147500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          21989                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             21989                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.823730                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.823730                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 72773.560426                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72773.560426                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        18113                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           18113                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data   1028339500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   1028339500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.823730                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.823730                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 56773.560426                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56773.560426                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.inst            121                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data          32309                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             32430                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst         2929                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data        16170                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           19099                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst    214180000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data   1181187500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   1395367500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.inst         3050                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data        48479                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         51529                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.960328                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.333546                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.370646                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 73123.933083                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 73048.082870                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73059.715168                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst         2929                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data        16170                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        19099                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst    167332000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data    922467500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   1089799500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.960328                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.333546                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.370646                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57129.395698                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 57048.082870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57060.552909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        53464                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            53464                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        53464                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        53464                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  7693.226701                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       144127                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      37258                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       3.868350                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       7.921665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       404.584165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      7280.720871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.049388                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.888760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.939115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  166                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  945                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  197                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 6884                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2355322                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2355322                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           187456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          2194112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             2381568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       187456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          187456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       951168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           951168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             34283                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                37212                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          14862                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               14862                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            28176263                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           329794065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              357970328                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        28176263                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           28176263                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        142968801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             142968801                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        142968801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           28176263                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          329794065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             500939129                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               19098                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14862                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13849                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              18113                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             18113                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          19099                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       103134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       103134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  103134                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3332672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      3332672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3332672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              39248                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    39248    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                39248                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           136742732                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          186055000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          68001                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        28753                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              72816                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       101315                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3229                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            68044                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             3558                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            3558                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             25275                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            25275                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3742                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         69075                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       289654                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 300363                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       445888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9100864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 9546752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           75524                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3421888                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            177171                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.028837                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.167347                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  172062     97.12%     97.12% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5109      2.88%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              177171                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          150438500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5612498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         143305497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        198717                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       100625                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5097                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              51528                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        68326                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            32099                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             21989                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            21989                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         51529                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       218398                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port      8126784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           29066                       # Total snoops (Count)
system.tol3bus.snoopTraffic                    951168                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            102586                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.010781                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.103272                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  101480     98.92%     98.92% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    1106      1.08%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              102586                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6652976000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          125903500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         110276500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        144879                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        71364                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            1106                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         1106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
