# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:18:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:18:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:18:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:18:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:18:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:18:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:00 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:19:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:01 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:19:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:19:02 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position end sim:/BillyCPU_testbench/dut/pc/instructionMemory/*
add wave -position end {sim:/BillyCPU_testbench/dut/dataP/build64BitMux[63]/immSelector/*}
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/Rn
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/Rm
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/Rd
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/imm12
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/UncondBr
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/BrTaken
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/Reg2Loc
add wave -position 9  sim:/BillyCPU_testbench/dut/instrDec/RegWrite
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/MemWrite
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/MemToReg
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/wrByte
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/immSel
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/shiftSel
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/ALUsrc
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/ALUop
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/KZsel
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/MOVsel
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/imm16
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/DAddr9
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/BrAddr26
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/SHAMT
add wave -position 11  sim:/BillyCPU_testbench/dut/instrDec/CondAddr19
add wave -position end  sim:/BillyCPU_testbench/dut/instrDec/LDURBsel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave.do}
add wave -position end  sim:/BillyCPU_testbench/dut/dataP/zero
add wave -position end  sim:/BillyCPU_testbench/dut/dataP/negative
add wave -position end  sim:/BillyCPU_testbench/dut/dataP/overflow
add wave -position end  sim:/BillyCPU_testbench/dut/dataP/carry_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave.do}
do ru
# Cannot open macro file: ru
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:28:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:28:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:28:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:25 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:28:26 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:26 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:28:26 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:26 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:28:26 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:26 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:28:26 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:26 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:28:26 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:26 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:28:27 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:27 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:28:27 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:27 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:28:27 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:27 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:28:27 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:27 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:28:28 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:28 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:28:28 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:28 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:28:28 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:28 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:28:28 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:28 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:28:28 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:28 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:28:29 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:29 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:28:29 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:29 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:28:29 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:29 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:28:29 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:29 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:28:29 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:29 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:28:30 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:30 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:28:31 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 09:28:32 on Nov 09,2020, Elapsed time: 0:09:30
# Errors: 1, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:28:32 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/Dw
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:34:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:34:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:34:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:34:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:34:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:34:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:34:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:34:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:34:06 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:06 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:34:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:06 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:34:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:06 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:34:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:06 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:34:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:06 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:34:07 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:07 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:34:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:34:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:34:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:34:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:07 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:08 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:08 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:08 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:08 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:08 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:34:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:34:10 on Nov 09,2020, Elapsed time: 0:05:38
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:34:10 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/Da
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/Aw
add wave -position 12  sim:/BillyCPU_testbench/dut/dataP/Aa
add wave -position 10  sim:/BillyCPU_testbench/dut/dataP/ALUout
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/wrBout
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/Memout2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:42:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:42:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:42:17 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:42:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:42:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:42:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:42:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:42:18 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:42:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:42:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:42:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:42:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:42:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:42:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:42:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:42:20 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:20 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:42:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:20 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:42:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:20 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:42:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:20 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:42:21 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:21 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:42:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:21 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:42:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:21 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:42:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:21 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:42:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:21 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:42:22 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:22 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:42:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:22 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:42:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:22 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:42:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:22 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:42:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:42:23 on Nov 09,2020, Elapsed time: 0:08:13
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:42:23 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 9  sim:/BillyCPU_testbench/dut/dataP/ALUin
add wave -position 10  sim:/BillyCPU_testbench/dut/dataP/ALU/A
add wave -position 11  sim:/BillyCPU_testbench/dut/dataP/ALU/B
add wave -position 13  sim:/BillyCPU_testbench/dut/dataP/ALU/result
add wave -position 9  sim:/BillyCPU_testbench/dut/dataP/ALU/cntrl
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:47:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:47:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:47:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:47:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:47:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:47:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:47:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:47:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:47:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:47:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:47:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:47 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:47:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:47 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:47:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:48 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:47:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:48 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:47:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:47:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:47:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:47:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:47:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:47:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:47:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:47:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:49 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:47:50 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:50 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:47:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:47:51 on Nov 09,2020, Elapsed time: 0:05:28
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:47:51 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:50:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:50:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:50:44 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:50:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:50:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:50:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:50:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:50:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:50:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:50:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:50:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:50:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:50:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:46 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:50:47 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:47 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:50:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:47 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 09:50:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:47 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 09:50:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 09:50:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:48 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:50:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:48 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:50:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:48 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:50:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:48 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:50:49 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:49 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:50:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:50:49 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 09:50:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:50:50 on Nov 09,2020, Elapsed time: 0:02:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 09:50:50 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:03:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:03:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:03:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:03:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:03:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:03:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:03:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:03:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:03:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:03:40 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:03:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:03:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:03:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:03:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:03:41 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:03:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:41 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:03:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:41 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:03:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:41 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:03:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:41 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:03:42 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:42 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:03:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:42 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:03:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:42 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:03:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:42 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:03:43 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:43 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:03:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:43 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:03:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:43 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:03:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:43 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:03:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:43 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:03:44 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:03:45 on Nov 09,2020, Elapsed time: 0:12:55
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:03:45 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:06 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:44:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:06 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:44:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:44:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:44:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:44:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:44:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:44:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:07 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:44:08 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:08 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:44:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:08 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:44:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:08 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:44:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:44:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:44:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:44:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:44:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:44:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:10 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:44:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:10 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:44:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:10 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:44:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:10 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:44:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:44:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:44:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:44:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:44:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:44:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:44:12 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# ** Error: (vlog-13069) ./instrDecoder.sv(9): near "output": syntax error, unexpected output, expecting ')'.
# End time: 10:44:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 33
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instrDecoder.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:44:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:44:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:44:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:38 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:44:39 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:44:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:44:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:44:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:44:40 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:44:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:44:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:44:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:44:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:44:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:44:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:44:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:44:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:44:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:41 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:44:42 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:42 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:44:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:42 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:44:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:42 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:44:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:42 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:43 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:43 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:43 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:43 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:43 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# ** Error: (vlog-13069) ./instrDecoder.sv(9): near "output": syntax error, unexpected output, expecting ')'.
# End time: 10:44:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 33
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instrDecoder.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:52 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:45:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:45:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:45:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:45:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:45:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:45:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:45:54 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:45:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:45:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:45:55 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:45:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:45:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:45:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:45:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:45:56 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:45:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:56 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:45:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:56 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:45:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:56 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:45:57 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:57 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:45:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:57 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:45:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:57 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:45:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:57 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:45:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:57 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:58 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:58 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:58 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:58 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:58 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:45:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:46:14 on Nov 09,2020, Elapsed time: 0:42:29
# Errors: 15, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:46:14 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(25): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(25): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(39): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(39): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:53:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:53:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:53:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:53:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:53:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:53:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:53:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:53:50 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:53:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:53:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:53:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:53:51 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:53:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:53:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:53:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:53:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:51 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:53:52 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:52 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:53:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:52 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:53:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:52 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:53:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:52 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:53:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:52 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:53:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:53 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:53:54 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:54 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:53:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:53:56 on Nov 09,2020, Elapsed time: 0:07:42
# Errors: 7, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:53:56 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(25): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(25): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(39): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(39): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
add wave -position 23  sim:/BillyCPU_testbench/dut/dataP/flags
add wave -position 24  sim:/BillyCPU_testbench/dut/dataP/setFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test2.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:56:32 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:56:33 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:56:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:56:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:56:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:56:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:56:34 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:56:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:56:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:56:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:56:35 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:56:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:56:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:56:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:56:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:56:36 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:56:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:56:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:56:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:36 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:56:37 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:56:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:56:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:56:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:56:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:37 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:56:38 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:38 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:56:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:38 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:56:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:38 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:56:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:38 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 10:56:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:56:40 on Nov 09,2020, Elapsed time: 0:02:44
# Errors: 7, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 10:56:40 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(25): [TFMPC] - Too few port connections. Expected 27, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(25): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(39): [TFMPC] - Too few port connections. Expected 25, found 24.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(39): [TFMPC] - Missing connection for port 'setFlag'.
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:58:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:58:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:58:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:58:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:58:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:58:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:58:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:58:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:58:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:46 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:58:47 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:58:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:47 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:58:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:47 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:58:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:47 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:58:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:47 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:58:48 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:58:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:58:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:48 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:58:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:48 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:58:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:49 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:58:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:49 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:58:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:49 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:58:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:49 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:58:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:49 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# ** Error: (vlog-13069) ./BillyCPU.sv(28): near "setFlag": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# ** Error: (vlog-13069) ./BillyCPU.sv(41): near "setFlag": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module BillyCPU_testbench
# End time: 10:58:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./BillyCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:59:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:59:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:59:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:59:04 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:59:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:59:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:59:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:59:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:59:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:05 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:59:06 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:06 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:59:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:06 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:59:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:06 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:59:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:06 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:59:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:06 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:59:07 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 10:59:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 10:59:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:07 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 10:59:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:07 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:59:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:08 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:59:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:08 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:59:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:08 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:59:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:08 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:59:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:08 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# ** Error: ./BillyCPU.sv(28): (vlog-2730) Undefined variable: 'setFlag'.
# -- Compiling module BillyCPU_testbench
# End time: 10:59:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 35
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./BillyCPU.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:00:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:00:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:00:12 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:12 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:00:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:12 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:00:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:12 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:00:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:12 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:00:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:12 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:00:13 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:00:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:00:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:00:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:00:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:00:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:00:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:00:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:00:15 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:15 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:00:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:15 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:00:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:15 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:00:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:15 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:16 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:00:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:17 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:00:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:17 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:00:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:17 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:00:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:00:19 on Nov 09,2020, Elapsed time: 0:03:39
# Errors: 16, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:00:19 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:03:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:03:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:03:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:03:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:03:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:03:59 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:03:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:03:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:03:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:03:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:04:00 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:04:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:04:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:00 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:04:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:01 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:04:02 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:02 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:04:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:02 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:04:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:02 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:04:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:02 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:04:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:04:04 on Nov 09,2020, Elapsed time: 0:03:45
# Errors: 7, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:04:04 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
add wave -position 3  sim:/BillyCPU_testbench/dut/pc/PCout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:10:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:10:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:10:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:10:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:10:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:10:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:10:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:10:20 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:10:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:10:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:10:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:10:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:10:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:10:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:10:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:10:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:21 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:10:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:22 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:10:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:22 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:10:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:22 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:10:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:22 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:10:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:22 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:10:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:23 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:10:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:23 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:10:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:23 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:10:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:23 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:10:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:23 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:10:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:24 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:10:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:24 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:10:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:10:26 on Nov 09,2020, Elapsed time: 0:06:22
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:10:26 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
add wave -position 3  sim:/BillyCPU_testbench/dut/pc/UncondShifted
add wave -position 3  sim:/BillyCPU_testbench/dut/pc/UncondOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
add wave -position 5  sim:/BillyCPU_testbench/dut/pc/UncondAdderOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:20:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:17 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:20:18 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:20:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:20:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:20:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:20:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:18 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:20:19 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:20:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:20:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:20:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:20:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:20:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:20:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:20:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:20:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:20:21 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:20:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:20:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:20:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:21 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:20:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:20:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:20:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:20:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:22 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:20:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:20:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:20:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:20:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:20:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:23 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:20:24 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:20:26 on Nov 09,2020, Elapsed time: 0:10:00
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:20:26 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:22:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:22:51 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:22:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:22:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:22:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:22:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:22:52 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:52 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:22:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:52 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:22:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:52 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:22:52 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:52 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:22:53 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:22:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:22:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:22:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:22:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:22:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:22:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:22:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:54 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:55 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:55 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:55 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:55 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:55 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:22:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:56 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:22:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:56 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:22:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:56 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:22:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:56 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:22:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:57 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:22:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:59 on Nov 09,2020, Elapsed time: 0:02:33
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:22:59 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:40:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:40:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:40:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:40:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:40:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:40:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:35 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:40:36 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:36 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:40:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:36 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:40:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:36 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:40:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:40:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:40:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:40:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:40:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:40:37 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:37 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:40:38 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:38 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:40:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:38 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:40:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:38 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:40:38 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:40:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:40:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:40:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:40:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:40:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:40 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:40:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:40 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:40:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:40 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:40:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:40 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:40:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:40 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:40:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:51 on Nov 09,2020, Elapsed time: 0:17:52
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:40:51 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8717 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test3.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:42 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:45:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:42 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:45:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:42 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:45:43 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:45:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:45:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:45:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:45:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:43 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:45:44 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:45:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:45:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:45:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:44 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:45 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:45 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:45:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:45:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:45:46 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:45:48 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:50 on Nov 09,2020, Elapsed time: 0:04:59
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:45:50 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8717 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 11:50:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 11:50:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 11:50:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 11:50:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 11:50:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 11:50:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 11:50:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:14 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 11:50:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 11:50:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 11:50:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 11:50:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 11:50:16 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 11:50:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 11:50:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 11:50:16 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:16 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:50:17 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:17 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:50:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:17 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:50:17 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:17 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:50:18 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:18 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 11:50:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:18 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 11:50:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:18 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 11:50:18 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:18 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 11:50:19 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:19 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 11:50:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:19 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:50:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:19 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 11:50:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:19 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 11:50:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:19 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 11:50:20 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:20 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 11:50:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:50:22 on Nov 09,2020, Elapsed time: 0:04:32
# Errors: 8, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 11:50:22 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8717 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test4.do}
add wave -position 5  sim:/BillyCPU_testbench/dut/dataP/Db
add wave -position 10  sim:/BillyCPU_testbench/dut/dataP/Db
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:01 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:02:02 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:02 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:02:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:02 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:02:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:02 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:02:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:02 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:02:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:02 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:02:03 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:02:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:02:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:02:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:02:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:03 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:02:04 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:04 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:02:05 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:05 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:02:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:05 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:02:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:05 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:02:05 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:05 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:02:06 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:06 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:02:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:06 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:02:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:06 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:02:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:06 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:02:06 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:06 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:02:07 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:07 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:02:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:07 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:02:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:07 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:02:07 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:09 on Nov 09,2020, Elapsed time: 0:11:47
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:02:09 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8717 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:39:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:39:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:39:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:39 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:39:39 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:39:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:39:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:39:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:39:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:40 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:39:40 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:39:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:39:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:39:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:39:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:39:41 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:41 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:39:42 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:42 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:39:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:42 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:39:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:42 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:39:42 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:42 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:39:43 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:43 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:39:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:43 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:39:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:43 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:39:43 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:39:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:39:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:39:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:39:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:39:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:44 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:39:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:45 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:39:45 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:39:52 on Nov 09,2020, Elapsed time: 0:37:43
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:39:52 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# ** Error: (vsim-3033) ./datapath.sv(64): Instantiation of 'dff_real' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
#         Searched libraries:
#             C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/work
# ** Error: (vsim-3033) ./datapath.sv(65): Instantiation of 'dff_real' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
#         Searched libraries:
#             C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/work
# ** Error: (vsim-3033) ./datapath.sv(66): Instantiation of 'dff_real' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
#         Searched libraries:
#             C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/work
# ** Error: (vsim-3033) ./datapath.sv(67): Instantiation of 'dff_real' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
#         Searched libraries:
#             C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:40:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:40:53 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:53 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:54 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:40:54 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:40:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:40:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:40:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:40:55 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:55 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:40:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:56 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:40:57 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:57 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:40:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:57 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:40:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:57 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:40:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:57 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:40:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:40:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:40:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:40:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:40:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:58 on Nov 09,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 12:40:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:39:52 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 26, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: Design size of 8721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:45:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:47 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:45:48 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:45:48 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:48 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:45:49 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:45:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:45:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:45:49 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:49 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:45:50 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:45:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:45:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:45:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:45:50 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:50 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:45:51 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:51 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:45:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:51 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# ** Warning: ./instructmem.sv(11): (vlog-2269) Unterminated string literal continues onto next line 11.
# -- Compiling module instructmem
# ** Warning: ** while parsing macro expansion: 'BENCHMARK' starting at ./instructmem.sv(47)
# ** at ./instructmem.sv(47): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'BENCHMARK' starting at ./instructmem.sv(47)
# ** at ./instructmem.sv(47): near ".": syntax error, unexpected '.', expecting ')' or ','.
# ** Warning: ** while parsing macro expansion: 'BENCHMARK' starting at ./instructmem.sv(48)
# ** at ./instructmem.sv(48): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'BENCHMARK' starting at ./instructmem.sv(48)
# ** at ./instructmem.sv(48): near ".": syntax error, unexpected '.', expecting ')' or ','.
# -- Compiling module instructmem_testbench
# End time: 12:45:51 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 24
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructmem.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:30 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:46:31 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:31 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:46:31 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:31 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:46:31 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:31 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:46:31 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:31 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:46:31 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:31 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:46:32 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:46:32 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:46:32 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:46:32 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:32 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:33 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:46:33 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:34 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:46:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:34 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:46:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:34 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:46:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:34 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:46:34 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:34 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:46:35 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:35 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:46:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:35 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:46:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:35 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:46:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:35 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:46:35 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:35 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:46:36 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:36 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:46:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:36 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:46:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:36 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:46:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:36 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:46:36 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:36 on Nov 09,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 12:46:37 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:46:39 on Nov 09,2020, Elapsed time: 0:06:47
# Errors: 13, Warnings: 9
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:46:39 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 26, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: Design size of 8721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:56 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:58:56 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:58:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:58:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:58:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:58:57 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:57 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:58:58 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:58:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:58:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:58:58 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:58 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:59 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:58:59 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:00 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:59:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:00 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:59:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:00 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:59:00 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:01 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:59:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:01 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:59:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:59:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:01 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:59:01 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:59:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:59:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:59:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:59:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:59:02 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:02 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:59:03 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:03 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:59:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:03 on Nov 09,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 12:59:03 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:59:57 on Nov 09,2020, Elapsed time: 0:13:18
# Errors: 22, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:59:57 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 26, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: Design size of 8721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
add wave -position 16  sim:/BillyCPU_testbench/dut/dataP/MOVout
add wave -position 22  sim:/BillyCPU_testbench/dut/dataP/imm16_pad
add wave -position 23  sim:/BillyCPU_testbench/dut/dataP/imm16_shift
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test5.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/wave_test6.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:08 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 13:08:08 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 13:08:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 13:08:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 13:08:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 13:08:09 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:09 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 13:08:10 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:10 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 13:08:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:10 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 13:08:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:10 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 13:08:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:10 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 13:08:10 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:10 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 13:08:11 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 13:08:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 13:08:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 13:08:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 13:08:11 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:11 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:08:12 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:12 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:08:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:12 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:08:12 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:12 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:08:13 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:13 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 13:08:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:13 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 13:08:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:13 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 13:08:13 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:14 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 13:08:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:14 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 13:08:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:14 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:08:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:14 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 13:08:14 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:14 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 13:08:15 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:15 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 13:08:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:15 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 13:08:15 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:15 on Nov 09,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 13:08:16 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:08:17 on Nov 09,2020, Elapsed time: 0:08:20
# Errors: 14, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 13:08:17 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 26, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: Design size of 8721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 13:09:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 13:09:19 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:19 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 13:09:20 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 13:09:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 13:09:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 13:09:20 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:20 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 13:09:21 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 13:09:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 13:09:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 13:09:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 13:09:21 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:21 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 13:09:22 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:22 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 13:09:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:22 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 13:09:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:22 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 13:09:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:22 on Nov 09,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:09:22 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:22 on Nov 09,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:09:23 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:23 on Nov 09,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:09:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:23 on Nov 09,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:09:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:23 on Nov 09,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 13:09:23 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 13:09:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 13:09:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 13:09:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 13:09:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:09:24 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 09,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 13:09:25 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:25 on Nov 09,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 13:09:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:25 on Nov 09,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 13:09:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:25 on Nov 09,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 13:09:25 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:25 on Nov 09,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 13:09:26 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:09:27 on Nov 09,2020, Elapsed time: 0:01:10
# Errors: 14, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 13:09:27 on Nov 09,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.dff_real
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3017) ./BillyCPU.sv(26): [TFMPC] - Too few port connections. Expected 28, found 27.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/instrDec File: ./instrDecoder.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(26): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: (vsim-3017) ./BillyCPU.sv(40): [TFMPC] - Too few port connections. Expected 26, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
# ** Warning: (vsim-3722) ./BillyCPU.sv(40): [TFMPC] - Missing connection for port 'cbzFlag'.
# ** Warning: Design size of 8721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_MovkMovz.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./BillyCPU.sv(67)
#    Time: 1850 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 67
# End time: 15:30:39 on Nov 09,2020, Elapsed time: 2:21:12
# Errors: 14, Warnings: 5
