{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 17:21:40 2010 " "Info: Processing started: Sun Jan 10 17:21:40 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart -c uart --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart -c uart --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|TxData\[0\] " "Warning: Node \"miniUART:U1\|TxData\[0\]\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|TxData\[3\] " "Warning: Node \"miniUART:U1\|TxData\[3\]\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|TxData\[5\] " "Warning: Node \"miniUART:U1\|TxData\[5\]\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|TxData\[6\] " "Warning: Node \"miniUART:U1\|TxData\[6\]\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 68 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[0\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[0\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[0\]_240 " "Warning: Node \"miniUART:U1\|DataOut\[0\]_240\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[1\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[1\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[2\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[2\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[3\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[3\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[4\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[4\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[5\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[5\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[6\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[6\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "miniUART:U1\|DataOut\[7\]\$latch " "Warning: Node \"miniUART:U1\|DataOut\[7\]\$latch\" is a latch" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[8\] " "Info: Assuming node \"SW\[8\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\] register miniUART:U1\|RxUnit:RxDev\|frameErr 226.81 MHz 4.409 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 226.81 MHz between source register \"miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\]\" and destination register \"miniUART:U1\|RxUnit:RxDev\|frameErr\" (period= 4.409 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.166 ns + Longest register register " "Info: + Longest register to register delay is 4.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\] 1 REG LCFF_X39_Y14_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y14_N25; Fanout = 4; REG Node = 'miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.513 ns) 0.908 ns miniUART:U1\|RxUnit:RxDev\|Equal1~0 2 COMB LCCOMB_X39_Y14_N18 4 " "Info: 2: + IC(0.395 ns) + CELL(0.513 ns) = 0.908 ns; Loc. = LCCOMB_X39_Y14_N18; Fanout = 4; COMB Node = 'miniUART:U1\|RxUnit:RxDev\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] miniUART:U1|RxUnit:RxDev|Equal1~0 } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 1.404 ns miniUART:U1\|RxUnit:RxDev\|tmpDRdy~8 3 COMB LCCOMB_X39_Y14_N4 6 " "Info: 3: + IC(0.318 ns) + CELL(0.178 ns) = 1.404 ns; Loc. = LCCOMB_X39_Y14_N4; Fanout = 6; COMB Node = 'miniUART:U1\|RxUnit:RxDev\|tmpDRdy~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { miniUART:U1|RxUnit:RxDev|Equal1~0 miniUART:U1|RxUnit:RxDev|tmpDRdy~8 } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 2.040 ns miniUART:U1\|RxUnit:RxDev\|tmpDRdy~10 4 COMB LCCOMB_X39_Y14_N12 2 " "Info: 4: + IC(0.314 ns) + CELL(0.322 ns) = 2.040 ns; Loc. = LCCOMB_X39_Y14_N12; Fanout = 2; COMB Node = 'miniUART:U1\|RxUnit:RxDev\|tmpDRdy~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { miniUART:U1|RxUnit:RxDev|tmpDRdy~8 miniUART:U1|RxUnit:RxDev|tmpDRdy~10 } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 2.525 ns miniUART:U1\|RxUnit:RxDev\|outErr~5 5 COMB LCCOMB_X39_Y14_N22 10 " "Info: 5: + IC(0.307 ns) + CELL(0.178 ns) = 2.525 ns; Loc. = LCCOMB_X39_Y14_N22; Fanout = 10; COMB Node = 'miniUART:U1\|RxUnit:RxDev\|outErr~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { miniUART:U1|RxUnit:RxDev|tmpDRdy~10 miniUART:U1|RxUnit:RxDev|outErr~5 } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.758 ns) 4.166 ns miniUART:U1\|RxUnit:RxDev\|frameErr 6 REG LCFF_X39_Y11_N25 2 " "Info: 6: + IC(0.883 ns) + CELL(0.758 ns) = 4.166 ns; Loc. = LCFF_X39_Y11_N25; Fanout = 2; REG Node = 'miniUART:U1\|RxUnit:RxDev\|frameErr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { miniUART:U1|RxUnit:RxDev|outErr~5 miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 46.78 % ) " "Info: Total cell delay = 1.949 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 53.22 % ) " "Info: Total interconnect delay = 2.217 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.166 ns" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] miniUART:U1|RxUnit:RxDev|Equal1~0 miniUART:U1|RxUnit:RxDev|tmpDRdy~8 miniUART:U1|RxUnit:RxDev|tmpDRdy~10 miniUART:U1|RxUnit:RxDev|outErr~5 miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.166 ns" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] {} miniUART:U1|RxUnit:RxDev|Equal1~0 {} miniUART:U1|RxUnit:RxDev|tmpDRdy~8 {} miniUART:U1|RxUnit:RxDev|tmpDRdy~10 {} miniUART:U1|RxUnit:RxDev|outErr~5 {} miniUART:U1|RxUnit:RxDev|frameErr {} } { 0.000ns 0.395ns 0.318ns 0.314ns 0.307ns 0.883ns } { 0.000ns 0.513ns 0.178ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns miniUART:U1\|RxUnit:RxDev\|frameErr 3 REG LCFF_X39_Y11_N25 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X39_Y11_N25; Fanout = 2; REG Node = 'miniUART:U1\|RxUnit:RxDev\|frameErr'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|frameErr {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\] 3 REG LCFF_X39_Y14_N25 4 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X39_Y14_N25; Fanout = 4; REG Node = 'miniUART:U1\|RxUnit:RxDev\|SampleCnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|frameErr {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.166 ns" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] miniUART:U1|RxUnit:RxDev|Equal1~0 miniUART:U1|RxUnit:RxDev|tmpDRdy~8 miniUART:U1|RxUnit:RxDev|tmpDRdy~10 miniUART:U1|RxUnit:RxDev|outErr~5 miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.166 ns" { miniUART:U1|RxUnit:RxDev|SampleCnt[1] {} miniUART:U1|RxUnit:RxDev|Equal1~0 {} miniUART:U1|RxUnit:RxDev|tmpDRdy~8 {} miniUART:U1|RxUnit:RxDev|tmpDRdy~10 {} miniUART:U1|RxUnit:RxDev|outErr~5 {} miniUART:U1|RxUnit:RxDev|frameErr {} } { 0.000ns 0.395ns 0.318ns 0.314ns 0.307ns 0.883ns } { 0.000ns 0.513ns 0.178ns 0.322ns 0.178ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|frameErr } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|frameErr {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|SampleCnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|SampleCnt[1] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:U1\|TxUnit:TxDev\|TReg\[0\] KEY\[0\] CLOCK_50 6.868 ns register " "Info: tsu for register \"miniUART:U1\|TxUnit:TxDev\|TReg\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 6.868 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.768 ns + Longest pin register " "Info: + Longest pin to register delay is 9.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 54 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 54; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.688 ns) + CELL(0.545 ns) 7.097 ns miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~32 2 COMB LCCOMB_X39_Y11_N14 4 " "Info: 2: + IC(5.688 ns) + CELL(0.545 ns) = 7.097 ns; Loc. = LCCOMB_X39_Y11_N14; Fanout = 4; COMB Node = 'miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.233 ns" { KEY[0] miniUART:U1|TxUnit:TxDev|TReg[0]~32 } "NODE_NAME" } } { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 7.735 ns miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~35 3 COMB LCCOMB_X39_Y11_N30 2 " "Info: 3: + IC(0.316 ns) + CELL(0.322 ns) = 7.735 ns; Loc. = LCCOMB_X39_Y11_N30; Fanout = 2; COMB Node = 'miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { miniUART:U1|TxUnit:TxDev|TReg[0]~32 miniUART:U1|TxUnit:TxDev|TReg[0]~35 } "NODE_NAME" } } { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.521 ns) 8.746 ns miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~37 4 COMB LCCOMB_X38_Y11_N30 7 " "Info: 4: + IC(0.490 ns) + CELL(0.521 ns) = 8.746 ns; Loc. = LCCOMB_X38_Y11_N30; Fanout = 7; COMB Node = 'miniUART:U1\|TxUnit:TxDev\|TReg\[0\]~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { miniUART:U1|TxUnit:TxDev|TReg[0]~35 miniUART:U1|TxUnit:TxDev|TReg[0]~37 } "NODE_NAME" } } { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.758 ns) 9.768 ns miniUART:U1\|TxUnit:TxDev\|TReg\[0\] 5 REG LCFF_X38_Y11_N9 1 " "Info: 5: + IC(0.264 ns) + CELL(0.758 ns) = 9.768 ns; Loc. = LCFF_X38_Y11_N9; Fanout = 1; REG Node = 'miniUART:U1\|TxUnit:TxDev\|TReg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { miniUART:U1|TxUnit:TxDev|TReg[0]~37 miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.010 ns ( 30.81 % ) " "Info: Total cell delay = 3.010 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns ( 69.19 % ) " "Info: Total interconnect delay = 6.758 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { KEY[0] miniUART:U1|TxUnit:TxDev|TReg[0]~32 miniUART:U1|TxUnit:TxDev|TReg[0]~35 miniUART:U1|TxUnit:TxDev|TReg[0]~37 miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { KEY[0] {} KEY[0]~combout {} miniUART:U1|TxUnit:TxDev|TReg[0]~32 {} miniUART:U1|TxUnit:TxDev|TReg[0]~35 {} miniUART:U1|TxUnit:TxDev|TReg[0]~37 {} miniUART:U1|TxUnit:TxDev|TReg[0] {} } { 0.000ns 0.000ns 5.688ns 0.316ns 0.490ns 0.264ns } { 0.000ns 0.864ns 0.545ns 0.322ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns miniUART:U1\|TxUnit:TxDev\|TReg\[0\] 3 REG LCFF_X38_Y11_N9 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N9; Fanout = 1; REG Node = 'miniUART:U1\|TxUnit:TxDev\|TReg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "TxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/TxUnit.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|TxUnit:TxDev|TReg[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { KEY[0] miniUART:U1|TxUnit:TxDev|TReg[0]~32 miniUART:U1|TxUnit:TxDev|TReg[0]~35 miniUART:U1|TxUnit:TxDev|TReg[0]~37 miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { KEY[0] {} KEY[0]~combout {} miniUART:U1|TxUnit:TxDev|TReg[0]~32 {} miniUART:U1|TxUnit:TxDev|TReg[0]~35 {} miniUART:U1|TxUnit:TxDev|TReg[0]~37 {} miniUART:U1|TxUnit:TxDev|TReg[0] {} } { 0.000ns 0.000ns 5.688ns 0.316ns 0.490ns 0.264ns } { 0.000ns 0.864ns 0.545ns 0.322ns 0.521ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|TxUnit:TxDev|TReg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|TxUnit:TxDev|TReg[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[8\] LEDR\[7\] miniUART:U1\|DataOut\[7\]\$latch 8.405 ns register " "Info: tco from clock \"SW\[8\]\" to destination pin \"LEDR\[7\]\" through register \"miniUART:U1\|DataOut\[7\]\$latch\" is 8.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] source 2.999 ns + Longest register " "Info: + Longest clock path from clock \"SW\[8\]\" to source register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns SW\[8\]~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'SW\[8\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { SW[8] SW[8]~clkctrl } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.322 ns) 2.999 ns miniUART:U1\|DataOut\[7\]\$latch 3 REG LCCOMB_X40_Y13_N6 1 " "Info: 3: + IC(1.413 ns) + CELL(0.322 ns) = 2.999 ns; Loc. = LCCOMB_X40_Y13_N6; Fanout = 1; REG Node = 'miniUART:U1\|DataOut\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { SW[8]~clkctrl miniUART:U1|DataOut[7]$latch } "NODE_NAME" } } { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 44.95 % ) " "Info: Total cell delay = 1.348 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 55.05 % ) " "Info: Total interconnect delay = 1.651 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { SW[8] SW[8]~clkctrl miniUART:U1|DataOut[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { SW[8] {} SW[8]~combout {} SW[8]~clkctrl {} miniUART:U1|DataOut[7]$latch {} } { 0.000ns 0.000ns 0.238ns 1.413ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.406 ns + Longest register pin " "Info: + Longest register to pin delay is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:U1\|DataOut\[7\]\$latch 1 REG LCCOMB_X40_Y13_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y13_N6; Fanout = 1; REG Node = 'miniUART:U1\|DataOut\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:U1|DataOut[7]$latch } "NODE_NAME" } } { "miniUART.vhd" "" { Text "C:/altera/cores/vhdl/uart/miniUART.vhd" 178 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(2.995 ns) 5.406 ns LEDR\[7\] 2 PIN PIN_U18 0 " "Info: 2: + IC(2.411 ns) + CELL(2.995 ns) = 5.406 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { miniUART:U1|DataOut[7]$latch LEDR[7] } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 55.40 % ) " "Info: Total cell delay = 2.995 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.411 ns ( 44.60 % ) " "Info: Total interconnect delay = 2.411 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { miniUART:U1|DataOut[7]$latch LEDR[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { miniUART:U1|DataOut[7]$latch {} LEDR[7] {} } { 0.000ns 2.411ns } { 0.000ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { SW[8] SW[8]~clkctrl miniUART:U1|DataOut[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { SW[8] {} SW[8]~combout {} SW[8]~clkctrl {} miniUART:U1|DataOut[7]$latch {} } { 0.000ns 0.000ns 0.238ns 1.413ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { miniUART:U1|DataOut[7]$latch LEDR[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { miniUART:U1|DataOut[7]$latch {} LEDR[7] {} } { 0.000ns 2.411ns } { 0.000ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "miniUART:U1\|RxUnit:RxDev\|tmpDRdy SW\[1\] CLOCK_50 0.138 ns register " "Info: th for register \"miniUART:U1\|RxUnit:RxDev\|tmpDRdy\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 0.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.858 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns miniUART:U1\|RxUnit:RxDev\|tmpDRdy 3 REG LCFF_X39_Y12_N17 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N17; Fanout = 3; REG Node = 'miniUART:U1\|RxUnit:RxDev\|tmpDRdy'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|tmpDRdy {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.006 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "top_uart.vhd" "" { Text "C:/altera/cores/vhdl/uart/top_uart.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.545 ns) 2.910 ns miniUART:U1\|RxUnit:RxDev\|tmpDRdy~11 2 COMB LCCOMB_X39_Y12_N16 1 " "Info: 2: + IC(1.339 ns) + CELL(0.545 ns) = 2.910 ns; Loc. = LCCOMB_X39_Y12_N16; Fanout = 1; COMB Node = 'miniUART:U1\|RxUnit:RxDev\|tmpDRdy~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { SW[1] miniUART:U1|RxUnit:RxDev|tmpDRdy~11 } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.006 ns miniUART:U1\|RxUnit:RxDev\|tmpDRdy 3 REG LCFF_X39_Y12_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.006 ns; Loc. = LCFF_X39_Y12_N17; Fanout = 3; REG Node = 'miniUART:U1\|RxUnit:RxDev\|tmpDRdy'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { miniUART:U1|RxUnit:RxDev|tmpDRdy~11 miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "RxUnit.vhd" "" { Text "C:/altera/cores/vhdl/uart/RxUnit.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 55.46 % ) " "Info: Total cell delay = 1.667 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 44.54 % ) " "Info: Total interconnect delay = 1.339 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { SW[1] miniUART:U1|RxUnit:RxDev|tmpDRdy~11 miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { SW[1] {} SW[1]~combout {} miniUART:U1|RxUnit:RxDev|tmpDRdy~11 {} miniUART:U1|RxUnit:RxDev|tmpDRdy {} } { 0.000ns 0.000ns 1.339ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} miniUART:U1|RxUnit:RxDev|tmpDRdy {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { SW[1] miniUART:U1|RxUnit:RxDev|tmpDRdy~11 miniUART:U1|RxUnit:RxDev|tmpDRdy } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { SW[1] {} SW[1]~combout {} miniUART:U1|RxUnit:RxDev|tmpDRdy~11 {} miniUART:U1|RxUnit:RxDev|tmpDRdy {} } { 0.000ns 0.000ns 1.339ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 17:21:41 2010 " "Info: Processing ended: Sun Jan 10 17:21:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
