---
Lecture-Date: 2024-09-30
Finish?: true
Study-Date: 2024-10-01
---
---
>[!Example] Main Topics
> - Revision on Logic Circuits 
> - CLB Components 
> - VHDL vs Verilog 

>[!Note] Summary
>-
>-


