design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/control,control,22_09_20_14_48,flow completed,0h1m19s0ms,0h0m55s0ms,-2.0,0.0625,-1,0.32,554.17,-1,0,0,0,0,0,0,0,0,0,-1,-1,3734,327,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,3497875.0,0.0,2.21,2.17,0.22,0.0,-1,42,53,16,27,0,0,0,32,0,0,2,2,13,0,0,0,13,6,5,166,765,0,931,54540.2304,3.3e-08,4.92e-08,2.87e-07,4.08e-08,6.21e-08,3.68e-09,4.62e-08,7.27e-08,3.75e-09,2.6299999999999955,1001.0,0.999000999000999,1000,AREA 0,10,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,4
