Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date             : Sat Dec 17 01:49:16 2016
| Host             : gy8o running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file EASY_power_routed.rpt -pb EASY_power_summary_routed.pb
| Design           : EASY
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.224  |
| Dynamic (W)              | 0.126  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        4 |       --- |             --- |
| Slice Logic              |     0.001 |      532 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      204 |     63400 |            0.32 |
|   LUT as Distributed RAM |    <0.001 |       26 |     19000 |            0.13 |
|   CARRY4                 |    <0.001 |       18 |     15850 |            0.11 |
|   Register               |    <0.001 |      167 |    126800 |            0.13 |
|   LUT as Shift Register  |    <0.001 |       21 |     19000 |            0.11 |
|   Others                 |     0.000 |       54 |       --- |             --- |
| Signals                  |     0.001 |      324 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |       135 |            0.37 |
| MMCM                     |     0.121 |        1 |         6 |           16.66 |
| I/O                      |    <0.001 |       10 |       210 |            4.76 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.224 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| sys_clk_pin        | HCLK                                |            10.0 |
| sys_clk_pin        | xlnx_opt_                           |            10.0 |
| clk_out1_clk_wiz_0 | u_clk_wiz_0/inst/clk_out1_clk_wiz_0 |            18.2 |
| clkfbout_clk_wiz_0 | u_clk_wiz_0/inst/clkfbout_clk_wiz_0 |            40.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| EASY                                    |     0.126 |
|   uArbiter                              |    <0.001 |
|   uDefaultSlave                         |    <0.001 |
|   uMuxM2S                               |    <0.001 |
|   uMuxS2M                               |    <0.001 |
|   uUART                                 |     0.004 |
|     control                             |    <0.001 |
|     processor                           |     0.002 |
|       reg_loop[0].reg_loop_register_bit |    <0.001 |
|       reg_loop[1].reg_loop_register_bit |    <0.001 |
|       reg_loop[2].reg_loop_register_bit |    <0.001 |
|       reg_loop[3].reg_loop_register_bit |    <0.001 |
|       reg_loop[4].reg_loop_register_bit |    <0.001 |
|       reg_loop[5].reg_loop_register_bit |    <0.001 |
|       reg_loop[6].reg_loop_register_bit |    <0.001 |
|       reg_loop[7].reg_loop_register_bit |    <0.001 |
|       stack_ram_loop[0].stack_bit       |    <0.001 |
|       stack_ram_loop[1].stack_bit       |    <0.001 |
|       stack_ram_loop[2].stack_bit       |    <0.001 |
|       stack_ram_loop[3].stack_bit       |    <0.001 |
|       stack_ram_loop[4].stack_bit       |    <0.001 |
|       stack_ram_loop[5].stack_bit       |    <0.001 |
|       stack_ram_loop[6].stack_bit       |    <0.001 |
|       stack_ram_loop[7].stack_bit       |    <0.001 |
|       stack_ram_loop[8].stack_bit       |    <0.001 |
|       stack_ram_loop[9].stack_bit       |    <0.001 |
|       store_loop[0].memory_bit          |    <0.001 |
|       store_loop[1].memory_bit          |    <0.001 |
|       store_loop[2].memory_bit          |    <0.001 |
|       store_loop[3].memory_bit          |    <0.001 |
|       store_loop[4].memory_bit          |    <0.001 |
|       store_loop[5].memory_bit          |    <0.001 |
|       store_loop[6].memory_bit          |    <0.001 |
|       store_loop[7].memory_bit          |    <0.001 |
|     program_rom                         |    <0.001 |
|     receive                             |    <0.001 |
|       buf_0                             |    <0.001 |
|       kcuart                            |    <0.001 |
|     transmit                            |    <0.001 |
|       buf_0                             |    <0.001 |
|       kcuart                            |    <0.001 |
|   u_clk_wiz_0                           |     0.121 |
|     inst                                |     0.121 |
+-----------------------------------------+-----------+


