Running in Lattice mode


Starting:    C:\lscc\diamond\3.9_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.9_x64\synpbase
Hostname:    LLUVIAS
Date:        Tue Aug 29 20:27:41 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -batch Gates_Gates_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen completed
# Tue Aug 29 20:27:41 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srr to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srf

log file: "C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srr"

Running: Gates in foreground



Running proj_1|Gates


Running: compile (Compile) on proj_1|Gates
# Tue Aug 29 20:27:41 2017


Running: compile_flow (Compile Process) on proj_1|Gates
# Tue Aug 29 20:27:41 2017


Running: compiler (Compile Input) on proj_1|Gates
# Tue Aug 29 20:27:41 2017

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\synwork\Gates_Gates_comp.srs to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srs


compiler completed
# Tue Aug 29 20:27:43 2017

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|Gates
# Tue Aug 29 20:27:43 2017


multi_srs_gen completed
# Tue Aug 29 20:27:43 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\synwork\Gates_Gates_mult.srs to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srs

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srr to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srf

Complete: Compile Process on proj_1|Gates


Running: premap (Pre-mapping) on proj_1|Gates
# Tue Aug 29 20:27:43 2017


premap completed
# Tue Aug 29 20:27:44 2017

Return Code: 0
Run Time:00h:00m:01s

Complete: Compile on proj_1|Gates


Running: map (Map) on proj_1|Gates
# Tue Aug 29 20:27:44 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|Gates
# Tue Aug 29 20:27:44 2017

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\synwork\Gates_Gates_m.srm to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srm


fpga_mapper completed
# Tue Aug 29 20:27:45 2017

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on proj_1|Gates

Copied C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srr to C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\Gates_Gates.srf

Complete: Logic Synthesis on proj_1|Gates

TCL script complete: "Gates_Gates_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\lscc\diamond\3.9_x64\bin\nt64\arqui\5Compuartas Basicas\Gates\proj_1.prj

batch mode default:no

