INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_ADDRESS_CONTROL_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_ADDRESS_CONTROL_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_READ_DATA_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_READ_DATA_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_DATA_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/testbench_files/AXI_WRITE_RESPONSE_CHANNEL_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WRITE_DATA_RESPONSE_CHANNEL_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/new/AXI_lite_master_transaction_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_lite_master_transaction_model'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller_functions_pkg.vhd" into library axi_rc_servo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/axi_rc_servo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_rc_servo_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sources_1/imports/vhdl/servo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'servo_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/projects/zedboard_custom_axi_slave_demo/axi_rc_servo_controller_v2_00_a/axi_rc_servo_controller_v2_00_a.srcs/sim_1/imports/new/axi_rc_servo_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_rc_servo_controller_testbench'
