$comment
	File created using the following command:
		vcd file zxw_mux2to1_verilog.msim.vcd -direction
$end
$date
	Fri Sep 13 18:07:57 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module zxw_mux2to1_verilog_vlg_vec_tst $end
$var reg 1 ! s $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var wire 1 $ f $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , f~output_o $end
$var wire 1 - x1~input_o $end
$var wire 1 . x2~input_o $end
$var wire 1 / s~input_o $end
$var wire 1 0 comb~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#125000
1#
1.
0%
#250000
1"
0#
1-
0.
1%
10
1,
1$
#375000
1#
1.
0%
#500000
1!
0"
0#
1/
0-
0.
1%
00
0,
0$
#625000
1#
1.
0%
10
1,
1$
#750000
1"
0#
1-
0.
1%
00
0,
0$
#875000
1#
1.
0%
10
1,
1$
#1000000
