-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity computeP2_linear_combination_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    coeffs_read : IN STD_LOGIC_VECTOR (7 downto 0);
    out_r : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_ap_vld : OUT STD_LOGIC;
    vecs_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    vecs_ce0 : OUT STD_LOGIC;
    vecs_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    vecs_offset : IN STD_LOGIC_VECTOR (14 downto 0) );
end;


architecture behav of computeP2_linear_combination_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (46 downto 0) := "00000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (46 downto 0) := "00000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (46 downto 0) := "00000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (46 downto 0) := "00000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (46 downto 0) := "00000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (46 downto 0) := "00000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (46 downto 0) := "00001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (46 downto 0) := "00010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (46 downto 0) := "00100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (46 downto 0) := "01000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (46 downto 0) := "10000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal accumulators_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_173 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_29_fu_177_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln102_fu_194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln102_reg_403 : STD_LOGIC_VECTOR (15 downto 0);
    signal exitcond136_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln102_fu_197_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln102_reg_408 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln108_fu_243_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln108_reg_416 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln102_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln106_fu_248_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln106_reg_421 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln106_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal accumulators_addr_4_reg_434 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln112_fu_287_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln112_reg_444 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln112_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_37_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_37_reg_457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln167_fu_328_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln167_reg_461 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal r_sig_V_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal accumulators_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal accumulators_ce0 : STD_LOGIC;
    signal accumulators_we0 : STD_LOGIC;
    signal accumulators_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_118 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_129 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_reg_140 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_2_reg_151 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal select_ln175_fu_364_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_Val2_s_phi_fu_166_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_s_reg_162 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_cast4_fu_183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln108_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_377_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_fu_209_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl2_fu_221_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_cast_fu_217_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl2_cast_fu_229_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_32_fu_233_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln106_fu_239_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln106_2_fu_259_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln108_3_fu_269_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln108_fu_279_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_36_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_35_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_322_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rem_V_7_fu_343_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal rem_V_9_fu_348_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln164_fu_354_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln657_fu_358_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln159_fu_340_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_377_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_377_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_322_ap_start : STD_LOGIC;
    signal grp_fu_322_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_377_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component computeP2_urem_32ns_6ns_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component computeP2_mac_muladd_8ns_8ns_32ns_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component computeP2_linear_combination_accumulators IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    accumulators_U : component computeP2_linear_combination_accumulators
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accumulators_address0,
        ce0 => accumulators_ce0,
        we0 => accumulators_we0,
        d0 => accumulators_d0,
        q0 => accumulators_q0);

    urem_32ns_6ns_32_36_seq_1_U13 : component computeP2_urem_32ns_6ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_322_ap_start,
        done => grp_fu_322_ap_done,
        din0 => reg_173,
        din1 => grp_fu_322_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_322_p2);

    mac_muladd_8ns_8ns_32ns_32_4_1_U14 : component computeP2_mac_muladd_8ns_8ns_32ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_377_p0,
        din1 => grp_fu_377_p1,
        din2 => accumulators_q0,
        ce => ap_const_logic_1,
        dout => grp_fu_377_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    empty_reg_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond136_fu_188_p2 = ap_const_lv1_0))) then 
                empty_reg_118 <= empty_29_fu_177_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_118 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_2_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln102_fu_203_p2 = ap_const_lv1_1))) then 
                i_2_reg_151 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                i_2_reg_151 <= add_ln112_reg_444;
            end if; 
        end if;
    end process;

    i_reg_129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond136_fu_188_p2 = ap_const_lv1_1))) then 
                i_reg_129 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln106_fu_263_p2 = ap_const_lv1_1))) then 
                i_reg_129 <= add_ln102_reg_408;
            end if; 
        end if;
    end process;

    j_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln102_fu_203_p2 = ap_const_lv1_0))) then 
                j_reg_140 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_reg_140 <= add_ln106_reg_421;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (empty_37_fu_316_p2 = ap_const_lv1_1))) then 
                p_Val2_s_reg_162 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (empty_37_reg_457 = ap_const_lv1_0))) then 
                p_Val2_s_reg_162 <= select_ln175_fu_364_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln106_fu_263_p2 = ap_const_lv1_0))) then
                accumulators_addr_4_reg_434 <= zext_ln106_fu_254_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln102_reg_408 <= add_ln102_fu_197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln106_reg_421 <= add_ln106_fu_248_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln102_fu_203_p2 = ap_const_lv1_0))) then
                add_ln108_reg_416 <= add_ln108_fu_243_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln112_reg_444 <= add_ln112_fu_287_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                empty_37_reg_457 <= empty_37_fu_316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                r_sig_V_reg_468 <= grp_fu_322_p2(4 downto 4);
                trunc_ln167_reg_461 <= trunc_ln167_fu_328_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7))) then
                reg_173 <= accumulators_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond136_fu_188_p2 = ap_const_lv1_1))) then
                    zext_ln102_reg_403(7 downto 0) <= zext_ln102_fu_194_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln102_reg_403(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond136_fu_188_p2, ap_CS_fsm_state3, icmp_ln102_fu_203_p2, ap_CS_fsm_state4, icmp_ln106_fu_263_p2, ap_CS_fsm_state9, icmp_ln112_fu_298_p2, empty_37_fu_316_p2, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond136_fu_188_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln102_fu_203_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln106_fu_263_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln112_fu_298_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (empty_37_fu_316_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    accumulators_address0_assign_proc : process(ap_CS_fsm_state2, accumulators_addr_4_reg_434, ap_CS_fsm_state9, ap_CS_fsm_state8, p_cast4_fu_183_p1, zext_ln112_fu_293_p1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            accumulators_address0 <= zext_ln112_fu_293_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            accumulators_address0 <= accumulators_addr_4_reg_434;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulators_address0 <= p_cast4_fu_183_p1(6 - 1 downto 0);
        else 
            accumulators_address0 <= "XXXXXX";
        end if; 
    end process;


    accumulators_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            accumulators_ce0 <= ap_const_logic_1;
        else 
            accumulators_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulators_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, grp_fu_377_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            accumulators_d0 <= grp_fu_377_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumulators_d0 <= ap_const_lv32_0;
        else 
            accumulators_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accumulators_we0_assign_proc : process(ap_CS_fsm_state2, exitcond136_fu_188_p2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond136_fu_188_p2 = ap_const_lv1_0)))) then 
            accumulators_we0 <= ap_const_logic_1;
        else 
            accumulators_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln102_fu_197_p2 <= std_logic_vector(unsigned(i_reg_129) + unsigned(ap_const_lv6_1));
    add_ln106_fu_248_p2 <= std_logic_vector(unsigned(j_reg_140) + unsigned(ap_const_lv6_1));
    add_ln108_3_fu_269_p2 <= std_logic_vector(unsigned(add_ln108_reg_416) + unsigned(zext_ln106_2_fu_259_p1));
    add_ln108_fu_243_p2 <= std_logic_vector(signed(sext_ln106_fu_239_p1) + signed(vecs_offset));
    add_ln112_fu_287_p2 <= std_logic_vector(unsigned(i_2_reg_151) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9, icmp_ln112_fu_298_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln112_fu_298_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_Val2_s_phi_fu_166_p4_assign_proc : process(empty_37_reg_457, ap_CS_fsm_state47, select_ln175_fu_364_p3, p_Val2_s_reg_162)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (empty_37_reg_457 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_s_phi_fu_166_p4 <= select_ln175_fu_364_p3;
        else 
            ap_phi_mux_p_Val2_s_phi_fu_166_p4 <= p_Val2_s_reg_162;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, icmp_ln112_fu_298_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln112_fu_298_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_29_fu_177_p2 <= std_logic_vector(unsigned(empty_reg_118) + unsigned(ap_const_lv6_1));
    empty_32_fu_233_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_217_p1) - unsigned(p_shl2_cast_fu_229_p1));
    empty_35_fu_304_p2 <= "1" when (reg_173 = ap_const_lv32_1F) else "0";
    empty_36_fu_310_p2 <= "1" when (reg_173 = ap_const_lv32_0) else "0";
    empty_37_fu_316_p2 <= (empty_36_fu_310_p2 or empty_35_fu_304_p2);
    exitcond136_fu_188_p2 <= "1" when (empty_reg_118 = ap_const_lv6_3C) else "0";

    grp_fu_322_ap_start_assign_proc : process(empty_37_fu_316_p2, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (empty_37_fu_316_p2 = ap_const_lv1_0))) then 
            grp_fu_322_ap_start <= ap_const_logic_1;
        else 
            grp_fu_322_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_322_p1 <= ap_const_lv32_1F(6 - 1 downto 0);
    grp_fu_377_p0 <= grp_fu_377_p00(8 - 1 downto 0);
    grp_fu_377_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln108_fu_279_p1),16));
    grp_fu_377_p1 <= zext_ln102_reg_403(8 - 1 downto 0);
    icmp_ln102_fu_203_p2 <= "1" when (i_reg_129 = ap_const_lv6_38) else "0";
    icmp_ln106_fu_263_p2 <= "1" when (j_reg_140 = ap_const_lv6_3C) else "0";
    icmp_ln112_fu_298_p2 <= "1" when (i_2_reg_151 = ap_const_lv6_3C) else "0";
        out_r <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_s_phi_fu_166_p4),8));


    out_r_ap_vld_assign_proc : process(ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_cast4_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_118),64));
    p_shl2_cast_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_221_p3),13));
    p_shl2_fu_221_p3 <= (i_reg_129 & ap_const_lv2_0);
    p_shl_cast_fu_217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_209_p3),13));
    p_shl_fu_209_p3 <= (i_reg_129 & ap_const_lv6_0);
    rem_V_7_fu_343_p2 <= (trunc_ln167_reg_461 xor ap_const_lv5_1F);
    rem_V_9_fu_348_p3 <= 
        rem_V_7_fu_343_p2 when (r_sig_V_reg_468(0) = '1') else 
        trunc_ln167_reg_461;
    select_ln175_fu_364_p3 <= 
        sub_ln657_fu_358_p2 when (r_sig_V_reg_468(0) = '1') else 
        zext_ln159_fu_340_p1;
        sext_ln106_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_32_fu_233_p2),15));

        sext_ln108_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(vecs_q0),8));

    sub_ln657_fu_358_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(zext_ln164_fu_354_p1));
    trunc_ln167_fu_328_p1 <= grp_fu_322_p2(5 - 1 downto 0);
    vecs_address0 <= zext_ln108_fu_274_p1(15 - 1 downto 0);

    vecs_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vecs_ce0 <= ap_const_logic_1;
        else 
            vecs_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln102_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(coeffs_read),16));
    zext_ln106_2_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_140),15));
    zext_ln106_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_140),64));
    zext_ln108_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln108_3_fu_269_p2),64));
    zext_ln112_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_151),64));
    zext_ln159_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln167_reg_461),6));
    zext_ln164_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rem_V_9_fu_348_p3),6));
end behav;
