Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/TOP_LEVEL_IOSIMUL_TOP_LEVEL_IOSIMUL_sch_tb_isim_beh.exe -prj E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/TOP_LEVEL_IOSIMUL_TOP_LEVEL_IOSIMUL_sch_tb_beh.prj work.TOP_LEVEL_IOSIMUL_TOP_LEVEL_IOSIMUL_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MUX16bit.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/XOR32.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/REG32RST.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/REG32CE.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/RAM32X32S.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/OR32.VHD" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MUX5BIT.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MUX3BIT.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MUX32bit.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/Comparator.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/BUF6.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/BUF5.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/BUF16.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/AND32.VHD" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/ALU_zerofy_31.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/Alu_constant_011.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/ADD_SUB_32.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/zero_32.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/sram_data.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/Shifter.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/R31_ADDR.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/Program_Counter.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/one_32.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/ones_32.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MUX4_32bit.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MMU.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/MAC.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/IR.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/GPR.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/DLX_State_Mapper.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/DLX_STATE_MACHINE.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/BUF32.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/ALU_Env.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/AEQZ.vhd" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/SRAM.VHD" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/DLX_Control_Module.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/Data_Path_DLX.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/IO_SIMUL.VHD" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/DLX_MACHINE.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/TOP_LEVEL_IOSIMUL.vhf" into library work
Parsing VHDL file "E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/iosimul_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package sram_data
Compiling architecture behavioral of entity sram [\sram(1024,10)\]
Compiling architecture behavioral of entity IO_SIMUL [io_simul_default]
Compiling architecture behavioral of entity REG32CE [reg32ce_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ram32x1s_v of entity RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture behavioral of entity RAM32X8S_MXILINX_slave_monitor [ram32x8s_mxilinx_slave_monitor_d...]
Compiling architecture behavioral of entity RAM32X32S [ram32x32s_default]
Compiling architecture behavioral of entity MUX5BIT [mux5bit_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity GPR_MUSER_TOP_LEVEL_IOSIMUL [gpr_muser_top_level_iosimul_defa...]
Compiling architecture behavioral of entity MUX4_32bit [mux4_32bit_default]
Compiling architecture behavioral of entity REG32RST [reg32rst_default]
Compiling architecture behavioral of entity Program_Counter_MUSER_TOP_LEVEL_IOSIMUL [program_counter_muser_top_level_...]
Compiling architecture behavioral of entity MUX32bit [mux32bit_default]
Compiling architecture behavioral of entity DLX_State_Mapper [dlx_state_mapper_default]
Compiling architecture behavioral of entity BUF5 [buf5_default]
Compiling architecture behavioral of entity BUF16 [buf16_default]
Compiling architecture behavioral of entity BUF6 [buf6_default]
Compiling architecture nor6_hxilinx_top_level_iosimul_v of entity NOR6_HXILINX_TOP_LEVEL_IOSIMUL [nor6_hxilinx_top_level_iosimul_d...]
Compiling architecture behavioral of entity IR_MUSER_TOP_LEVEL_IOSIMUL [ir_muser_top_level_iosimul_defau...]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture or6_hxilinx_top_level_iosimul_v of entity OR6_HXILINX_TOP_LEVEL_IOSIMUL [or6_hxilinx_top_level_iosimul_de...]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity BUF32 [buf32_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture or7_hxilinx_top_level_iosimul_v of entity OR7_HXILINX_TOP_LEVEL_IOSIMUL [or7_hxilinx_top_level_iosimul_de...]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity AEQZ [aeqz_default]
Compiling architecture behavioral of entity zero_32 [zero_32_default]
Compiling architecture behavioral of entity one_32 [one_32_default]
Compiling architecture behavioral of entity Shifter [shifter_default]
Compiling architecture behavioral of entity MUX3BIT [mux3bit_default]
Compiling architecture behavioral of entity OR32 [or32_default]
Compiling architecture behavioral of entity XOR32 [xor32_default]
Compiling architecture behavioral of entity AND32 [and32_default]
Compiling architecture behavioral of entity ALU_zerofy_31 [alu_zerofy_31_default]
Compiling architecture adsu16_hxilinx_top_level_iosimul_v of entity ADSU16_HXILINX_TOP_LEVEL_IOSIMUL [adsu16_hxilinx_top_level_iosimul...]
Compiling architecture behavioral of entity MUX16bit [mux16bit_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture muxcy_v of entity MUXCY [muxcy_default]
Compiling architecture behavioral of entity ADD_SUB_32_MUSER_TOP_LEVEL_IOSIMUL [add_sub_32_muser_top_level_iosim...]
Compiling architecture xor4_v of entity XOR4 [xor4_default]
Compiling architecture behavioral of entity Alu_constant_011 [alu_constant_011_default]
Compiling architecture behavioral of entity Comparator [comparator_default]
Compiling architecture behavioral of entity ALU_Env_MUSER_TOP_LEVEL_IOSIMUL [alu_env_muser_top_level_iosimul_...]
Compiling architecture behavioral of entity R31_ADDR [r31_addr_default]
Compiling architecture or8_hxilinx_top_level_iosimul_v of entity OR8_HXILINX_TOP_LEVEL_IOSIMUL [or8_hxilinx_top_level_iosimul_de...]
Compiling architecture behavioral of entity ones_32 [ones_32_default]
Compiling architecture behavioral of entity MMU [mmu_default]
Compiling architecture behavioral of entity Data_Path_DLX_MUSER_TOP_LEVEL_IOSIMUL [data_path_dlx_muser_top_level_io...]
Compiling architecture behavioral of entity DLX_STATE_MACHINE [dlx_state_machine_default]
Compiling architecture behavioral of entity MAC [mac_default]
Compiling architecture behavioral of entity DLX_Control_Module_MUSER_TOP_LEVEL_IOSIMUL [dlx_control_module_muser_top_lev...]
Compiling architecture and5_v of entity AND5 [and5_default]
Compiling architecture nor5_v of entity NOR5 [nor5_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture behavioral of entity DLX_MACHINE_MUSER_TOP_LEVEL_IOSIMUL [dlx_machine_muser_top_level_iosi...]
Compiling architecture behavioral of entity TOP_LEVEL_IOSIMUL [top_level_iosimul_default]
Compiling architecture behavioral of entity top_level_iosimul_top_level_iosi...
Time Resolution for simulation is 1ps.
Waiting for 24 sub-compilation(s) to finish...
Compiled 136 VHDL Units
Built simulation executable E:/adlx/Semester_B/Nizar_ReaalAA/lab7/Home_S25/Home_S25/TOP_LEVEL_IOSIMUL_TOP_LEVEL_IOSIMUL_sch_tb_isim_beh.exe
Fuse Memory Usage: 65844 KB
Fuse CPU Usage: 4265 ms
