[
 {
  "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 16,
    "InstName" : "adc_0",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/adc.v",
    "ModuleLine" : 2,
    "ModuleName" : "adc"
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 27,
    "InstName" : "vfo",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/dds_ii.v",
    "ModuleLine" : 2981,
    "ModuleName" : "dds_ii",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/dds_ii.v",
      "InstLine" : 2997,
      "InstName" : "dds_ii_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/dds_ii.v",
      "ModuleLine" : 11,
      "ModuleName" : "~dds_ii_core.dds_ii"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 45,
    "InstName" : "mixer_i",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
    "ModuleLine" : 3004,
    "ModuleName" : "integer_multiplier",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
      "InstLine" : 3017,
      "InstName" : "integer_multiplier_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
      "ModuleLine" : 11,
      "ModuleName" : "(integer_multiplier)/(integer_multiplier)"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 51,
    "InstName" : "mixer_q",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
    "ModuleLine" : 3004,
    "ModuleName" : "integer_multiplier",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
      "InstLine" : 3017,
      "InstName" : "integer_multiplier_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
      "ModuleLine" : 11,
      "ModuleName" : "(integer_multiplier)/(integer_multiplier)"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 61,
    "InstName" : "cic_filter_i",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
    "ModuleLine" : 485,
    "ModuleName" : "cic_filter",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
      "InstLine" : 501,
      "InstName" : "CIC_Filter",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
      "ModuleLine" : 11,
      "ModuleName" : "~CIC_Filter.cic_filter"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 68,
    "InstName" : "cic_filter_q",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
    "ModuleLine" : 485,
    "ModuleName" : "cic_filter",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
      "InstLine" : 501,
      "InstName" : "CIC_Filter",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
      "ModuleLine" : 11,
      "ModuleName" : "~CIC_Filter.cic_filter"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 79,
    "InstName" : "data_width_converter_i",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/data_width_converter.v",
    "ModuleLine" : 2,
    "ModuleName" : "data_width_converter"
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 86,
    "InstName" : "data_width_converter_q",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/data_width_converter.v",
    "ModuleLine" : 2,
    "ModuleName" : "data_width_converter"
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 97,
    "InstName" : "fir_decimator_i",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
    "ModuleLine" : 12259,
    "ModuleName" : "fir_decimator",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
      "InstLine" : 12277,
      "InstName" : "fir_decimator_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
      "ModuleLine" : 12,
      "ModuleName" : "~advanced_fir_filter.fir_decimator"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 104,
    "InstName" : "fir_decimator_q",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
    "ModuleLine" : 12259,
    "ModuleName" : "fir_decimator",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
      "InstLine" : 12277,
      "InstName" : "fir_decimator_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
      "ModuleLine" : 12,
      "ModuleName" : "~advanced_fir_filter.fir_decimator"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
    "InstLine" : 114,
    "InstName" : "fir_hilbert_q",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_hilbert.v",
    "ModuleLine" : 15118,
    "ModuleName" : "fir_hilbert",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_hilbert.v",
      "InstLine" : 15136,
      "InstName" : "fir_hilbert_inst",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_hilbert.v",
      "ModuleLine" : 12,
      "ModuleName" : "~advanced_fir_filter.fir_hilbert"
     }
    ]
   }
  ]
 }
]