Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Oct 26 16:55:16 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.546        0.000                      0                29281        0.010        0.000                      0                29281        3.750        0.000                       0                 10072  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.546        0.000                      0                29281        0.010        0.000                      0                29281        3.750        0.000                       0                 10072  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.814ns (50.211%)  route 3.782ns (49.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.704    10.642    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.464    12.643    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    12.189    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[0]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.814ns (50.211%)  route 3.782ns (49.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.704    10.642    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.464    12.643    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    12.189    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[1]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.814ns (50.211%)  route 3.782ns (49.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.704    10.642    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.464    12.643    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    12.189    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[2]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 3.814ns (50.211%)  route 3.782ns (49.789%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.704    10.642    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.464    12.643    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y73         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X33Y73         FDRE (Setup_fdre_C_R)       -0.429    12.189    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[3]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.814ns (50.229%)  route 3.779ns (49.771%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.701    10.640    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.462    12.641    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429    12.187    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[4]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.814ns (50.229%)  route 3.779ns (49.771%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.701    10.640    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.462    12.641    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429    12.187    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[5]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.814ns (50.229%)  route 3.779ns (49.771%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.701    10.640    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.462    12.641    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429    12.187    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[6]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.814ns (50.229%)  route 3.779ns (49.771%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.701    10.640    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.462    12.641    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429    12.187    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[7]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 3.672ns (48.968%)  route 3.827ns (51.032%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.114     7.614    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/q0[2]
    SLICE_X32Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.738 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_58__1/O
                         net (fo=1, routed)           0.000     7.738    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_58__1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.271 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_43__3_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.388 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0_i_19__2/CO[3]
                         net (fo=2, routed)           0.908     9.296    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0[0]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.118     9.414 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_15__1/O
                         net (fo=1, routed)           0.154     9.568    design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.326     9.894 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_1_fu_626/ram_reg_0_i_1__2/O
                         net (fo=2, routed)           0.651    10.545    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ce0
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.506    12.685    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.129    12.814    
                         clock uncertainty           -0.154    12.660    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.217    design_1_i/network_0/inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 3.814ns (51.244%)  route 3.629ns (48.756%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.752     3.046    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.500 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1/DOADO[0]
                         net (fo=8, routed)           2.622     8.123    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/q0[2]
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.124     8.247 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24/O
                         net (fo=1, routed)           0.000     8.247    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_24_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.627 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.627    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_18_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.744 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.009     8.753    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_12_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.870 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.870    design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/CO[0]
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.185 r  design_1_i/network_0/inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/p_tmp_s_reg_769_reg[14]_i_3/O[3]
                         net (fo=1, routed)           0.447     9.632    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/O[0]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.307     9.939 r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769[14]_i_1/O
                         net (fo=15, routed)          0.550    10.489    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769
    SLICE_X33Y76         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       1.464    12.643    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/ap_clk
    SLICE_X33Y76         FDRE                                         r  design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[12]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    12.189    design_1_i/network_0/inst/grp_conv2d_fix16_1_fu_504/p_tmp_s_reg_769_reg[12]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.927%)  route 0.174ns (54.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.592     0.928    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X26Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/Q
                         net (fo=1, routed)           0.174     1.250    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIC1
    SLICE_X26Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.844     1.210    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X26Y50         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     1.240    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.985%)  route 0.218ns (54.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.592     0.928    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/Q
                         net (fo=1, routed)           0.218     1.287    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1134]
    SLICE_X26Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.332 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1134]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1134]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.844     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1134]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.606%)  route 0.170ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.556     0.891    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[1]/Q
                         net (fo=2, routed)           0.170     1.209    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[38]
    SLICE_X49Y39         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.827     1.193    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y39         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.017     1.175    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1092]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.188%)  route 0.180ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.558     0.894    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X50Y46         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1092]/Q
                         net (fo=3, routed)           0.180     1.221    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[34]
    SLICE_X48Y45         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.829     1.195    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X48Y45         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1092]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.025     1.185    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1092]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.591     0.927    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X30Y48         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.859     1.225    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X30Y48         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X30Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.589     0.924    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y39         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.121    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X26Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.857     1.223    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X26Y39         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.591     0.927    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.859     1.225    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.595     0.931    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y44         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X22Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.863     1.229    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X22Y44         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.591     0.927    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y35         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X16Y35         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.860     1.226    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X16Y35         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X16Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.591     0.927    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.123    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X22Y35         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10073, routed)       0.858     1.224    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X22Y35         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X22Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y37   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y24   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y25   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y26   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_24_reg_555_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24   design_1_i/network_0/inst/grp_padding2d_fix16_1_fu_600/tmp_33_fu_386_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y39   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y6    design_1_i/network_0/inst/grp_conv2d_fix16_fu_558/network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y29   design_1_i/network_0/inst/grp_padding2d_fix16_3_fu_587/tmp7_reg_610_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y36   design_1_i/network_0/inst/grp_padding2d_fix16_2_fu_613/tmp_24_reg_555_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y43  design_1_i/network_0/inst/out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y43  design_1_i/network_0/inst/out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y43  design_1_i/network_0/inst/out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y43  design_1_i/network_0/inst/out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y42  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y42  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y42  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y42  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y44  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y44  design_1_i/network_0/inst/out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK



