/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MMU_TCU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_MMU_TCU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for MMU_TCU
 *
 * CMSIS Peripheral Access Layer for MMU_TCU
 */

#if !defined(PERI_MMU_TCU_H_)
#define PERI_MMU_TCU_H_                          /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- MMU_TCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MMU_TCU_Peripheral_Access_Layer MMU_TCU Peripheral Access Layer
 * @{
 */

/** MMU_TCU - Register Layout Typedef */
typedef struct {
  __I  uint32_t SMMU_IDR0;                         /**< SMMU_IDR0, offset: 0x0 */
  __I  uint32_t SMMU_IDR1;                         /**< SMMU_IDR1, offset: 0x4 */
  __I  uint32_t SMMU_IDR2;                         /**< SMMU_IDR2, offset: 0x8 */
  __I  uint32_t SMMU_IDR3;                         /**< SMMU_IDR3, offset: 0xC */
  __I  uint32_t SMMU_IDR4;                         /**< SMMU_IDR4, offset: 0x10 */
  __I  uint32_t SMMU_IDR5;                         /**< SMMU_IDR5, offset: 0x14 */
  __I  uint32_t SMMU_IIDR;                         /**< SMMU_IIDR, offset: 0x18 */
  __I  uint32_t SMMU_AIDR;                         /**< SMMU_AIDR, offset: 0x1C */
  __IO uint32_t SMMU_CR0;                          /**< SMMU_CR0, offset: 0x20 */
  __I  uint32_t SMMU_CR0ACK;                       /**< SMMU_CR0ACK, offset: 0x24 */
  __IO uint32_t SMMU_CR1;                          /**< SMMU_CR1, offset: 0x28 */
  __IO uint32_t SMMU_CR2;                          /**< SMMU_CR2, offset: 0x2C */
       uint8_t RESERVED_0[20];
  __IO uint32_t SMMU_GBPA;                         /**< SMMU_GBPA, offset: 0x44 */
  __IO uint32_t SMMU_AGBPA;                        /**< SMMU_AGBPA, offset: 0x48 */
       uint8_t RESERVED_1[4];
  __IO uint32_t SMMU_IRQ_CTRL;                     /**< SMMU_IRQ_CTRL, offset: 0x50 */
  __I  uint32_t SMMU_IRQ_CTRLACK;                  /**< SMMU_IRQ_CTRLACK, offset: 0x54 */
       uint8_t RESERVED_2[8];
  __I  uint32_t SMMU_GERROR;                       /**< SMMU_GERROR, offset: 0x60 */
  __IO uint32_t SMMU_GERRORN;                      /**< SMMU_GERRORN, offset: 0x64 */
  __IO uint32_t SMMU_GERROR_IRQ_CFG0_LO;           /**< SMMU_GERROR_IRQ_CFG0 (Least Significant 32-bits), offset: 0x68 */
  __IO uint32_t SMMU_GERROR_IRQ_CFG0_HI;           /**< SMMU_GERROR_IRQ_CFG0 (Most Significant 32-bits), offset: 0x6C */
  __IO uint32_t SMMU_GERROR_IRQ_CFG1;              /**< SMMU_GERROR_IRQ_CFG1, offset: 0x70 */
  __IO uint32_t SMMU_GERROR_IRQ_CFG2;              /**< SMMU_GERROR_IRQ_CFG2, offset: 0x74 */
       uint8_t RESERVED_3[8];
  __IO uint32_t SMMU_STRTAB_BASE_LO;               /**< SMMU_STRTAB_BASE (Least Significant 32-bits), offset: 0x80 */
  __IO uint32_t SMMU_STRTAB_BASE_HI;               /**< SMMU_STRTAB_BASE (Most Significant 32-bits), offset: 0x84 */
  __IO uint32_t SMMU_STRTAB_BASE_CFG;              /**< SMMU_STRTAB_BASE_CFG, offset: 0x88 */
       uint8_t RESERVED_4[4];
  __IO uint32_t SMMU_CMDQ_BASE_LO;                 /**< SMMU_CMDQ_BASE (Least Significant 32-bits), offset: 0x90 */
  __IO uint32_t SMMU_CMDQ_BASE_HI;                 /**< SMMU_CMDQ_BASE (Most Significant 32-bits), offset: 0x94 */
  __IO uint32_t SMMU_CMDQ_PROD;                    /**< SMMU_CMDQ_PROD, offset: 0x98 */
  __IO uint32_t SMMU_CMDQ_CONS;                    /**< SMMU_CMDQ_CONS, offset: 0x9C */
  __IO uint32_t SMMU_EVENTQ_BASE_LO;               /**< SMMU_EVENTQ_BASE (Least Significant 32-bits), offset: 0xA0 */
  __IO uint32_t SMMU_EVENTQ_BASE_HI;               /**< SMMU_EVENTQ_BASE (Most Significant 32-bits), offset: 0xA4 */
       uint8_t RESERVED_5[8];
  __IO uint32_t SMMU_EVENTQ_IRQ_CFG0_LO;           /**< SMMU_EVENTQ_IRQ_CFG0 (Least Significant 32-bits), offset: 0xB0 */
  __IO uint32_t SMMU_EVENTQ_IRQ_CFG0_HI;           /**< SMMU_EVENTQ_IRQ_CFG0 (Most Significant 32-bits), offset: 0xB4 */
  __IO uint32_t SMMU_EVENTQ_IRQ_CFG1;              /**< SMMU_EVENTQ_IRQ_CFG1, offset: 0xB8 */
  __IO uint32_t SMMU_EVENTQ_IRQ_CFG2;              /**< SMMU_EVENTQ_IRQ_CFG2, offset: 0xBC */
  __IO uint32_t SMMU_PRIQ_BASE_LO;                 /**< SMMU_PRIQ_BASE (Least Significant 32-bits), offset: 0xC0 */
  __IO uint32_t SMMU_PRIQ_BASE_HI;                 /**< SMMU_PRIQ_BASE (Most Significant 32-bits), offset: 0xC4 */
       uint8_t RESERVED_6[8];
  __IO uint32_t SMMU_PRIQ_IRQ_CFG0_LO;             /**< SMMU_PRIQ_IRQ_CFG0 (Least Significant 32-bits), offset: 0xD0 */
  __IO uint32_t SMMU_PRIQ_IRQ_CFG0_HI;             /**< SMMU_PRIQ_IRQ_CFG0 (Most Significant 32-bits), offset: 0xD4 */
  __IO uint32_t SMMU_PRIQ_IRQ_CFG1;                /**< SMMU_PRIQ_IRQ_CFG1, offset: 0xD8 */
  __IO uint32_t SMMU_PRIQ_IRQ_CFG2;                /**< SMMU_PRIQ_IRQ_CFG2, offset: 0xDC */
       uint8_t RESERVED_7[80];
  __I  uint32_t SMMU_MPAMIDR;                      /**< SMMU_MPAMIDR, offset: 0x130 */
       uint8_t RESERVED_8[4];
  __IO uint32_t SMMU_GMPAM;                        /**< SMMU_GMPAM, offset: 0x138 */
  __IO uint32_t SMMU_GBPMPAM;                      /**< SMMU_GBPMPAM, offset: 0x13C */
       uint8_t RESERVED_9[3728];
  __I  uint32_t SMMU_PIDR4;                        /**< Peripheral ID4, offset: 0xFD0 */
       uint32_t SMMU_PIDR5;                        /**< Peripheral ID5, offset: 0xFD4 */
       uint32_t SMMU_PIDR6;                        /**< Peripheral ID6, offset: 0xFD8 */
       uint32_t SMMU_PIDR7;                        /**< Peripheral ID7, offset: 0xFDC */
  __I  uint32_t SMMU_PIDR0;                        /**< Peripheral ID0, offset: 0xFE0 */
  __I  uint32_t SMMU_PIDR1;                        /**< Peripheral ID1, offset: 0xFE4 */
  __I  uint32_t SMMU_PIDR2;                        /**< Peripheral ID2, offset: 0xFE8 */
  __I  uint32_t SMMU_PIDR3;                        /**< Peripheral ID3, offset: 0xFEC */
  __I  uint32_t SMMU_CIDR0;                        /**< Component ID0, offset: 0xFF0 */
  __I  uint32_t SMMU_CIDR1;                        /**< Component ID1, offset: 0xFF4 */
  __I  uint32_t SMMU_CIDR2;                        /**< Component ID2, offset: 0xFF8 */
  __I  uint32_t SMMU_CIDR3;                        /**< Component ID3, offset: 0xFFC */
       uint8_t RESERVED_10[5120];
  __IO uint32_t SMMU_PMCG_EVTYPER0;                /**< SMMU_PMCG_EVTYPER0, offset: 0x2400 */
  __IO uint32_t SMMU_PMCG_EVTYPER1;                /**< SMMU_PMCG_EVTYPER1, offset: 0x2404 */
  __IO uint32_t SMMU_PMCG_EVTYPER2;                /**< SMMU_PMCG_EVTYPER2, offset: 0x2408 */
  __IO uint32_t SMMU_PMCG_EVTYPER3;                /**< SMMU_PMCG_EVTYPER3, offset: 0x240C */
  __IO uint32_t SMMU_PMCG_EVTYPER4;                /**< SMMU_PMCG_EVTYPER4, offset: 0x2410 */
  __IO uint32_t SMMU_PMCG_EVTYPER5;                /**< SMMU_PMCG_EVTYPER5, offset: 0x2414 */
  __IO uint32_t SMMU_PMCG_EVTYPER6;                /**< SMMU_PMCG_EVTYPER6, offset: 0x2418 */
  __IO uint32_t SMMU_PMCG_EVTYPER7;                /**< SMMU_PMCG_EVTYPER7, offset: 0x241C */
  __IO uint32_t SMMU_PMCG_EVTYPER8;                /**< SMMU_PMCG_EVTYPER8, offset: 0x2420 */
  __IO uint32_t SMMU_PMCG_EVTYPER9;                /**< SMMU_PMCG_EVTYPER9, offset: 0x2424 */
  __IO uint32_t SMMU_PMCG_EVTYPER10;               /**< SMMU_PMCG_EVTYPER10, offset: 0x2428 */
  __IO uint32_t SMMU_PMCG_EVTYPER11;               /**< SMMU_PMCG_EVTYPER11, offset: 0x242C */
  __IO uint32_t SMMU_PMCG_EVTYPER12;               /**< SMMU_PMCG_EVTYPER12, offset: 0x2430 */
  __IO uint32_t SMMU_PMCG_EVTYPER13;               /**< SMMU_PMCG_EVTYPER13, offset: 0x2434 */
  __IO uint32_t SMMU_PMCG_EVTYPER14;               /**< SMMU_PMCG_EVTYPER14, offset: 0x2438 */
  __IO uint32_t SMMU_PMCG_EVTYPER15;               /**< SMMU_PMCG_EVTYPER15, offset: 0x243C */
       uint8_t RESERVED_11[1472];
  __IO uint32_t SMMU_PMCG_SMR0;                    /**< SMMU_PMCG_SMR0, offset: 0x2A00 */
       uint8_t RESERVED_12[508];
  __IO uint32_t SMMU_PMCG_CNTENSET0;               /**< SMMU_PMCG_CNTENSET0, offset: 0x2C00 */
       uint8_t RESERVED_13[28];
  __IO uint32_t SMMU_PMCG_CNTENCLR0;               /**< SMMU_PMCG_CNTENCLR0, offset: 0x2C20 */
       uint8_t RESERVED_14[28];
  __IO uint32_t SMMU_PMCG_INTENSET0;               /**< SMMU_PMCG_INTENSET0, offset: 0x2C40 */
       uint8_t RESERVED_15[28];
  __IO uint32_t SMMU_PMCG_INTENCLR0;               /**< SMMU_PMCG_INTENCLR0, offset: 0x2C60 */
       uint8_t RESERVED_16[404];
  __IO uint32_t SMMU_PMCG_SCR;                     /**< SMMU_PMCG_SCR, offset: 0x2DF8 */
       uint8_t RESERVED_17[4];
  __I  uint32_t SMMU_PMCG_CFGR;                    /**< SMMU_PMCG_CFGR, offset: 0x2E00 */
  __IO uint32_t SMMU_PMCG_CR;                      /**< SMMU_PMCG_CR, offset: 0x2E04 */
       uint8_t RESERVED_18[24];
  __I  uint32_t SMMU_PMCG_CEID0_LO;                /**< SMMU_PMCG_CEID0 (Least Significant 32-bits), offset: 0x2E20 */
  __I  uint32_t SMMU_PMCG_CEID0_HI;                /**< SMMU_PMCG_CEID0 (Most Significant 32-bits), offset: 0x2E24 */
  __I  uint32_t SMMU_PMCG_CEID1_LO;                /**< SMMU_PMCG_CEID1 (Least Significant 32-bits), offset: 0x2E28 */
  __I  uint32_t SMMU_PMCG_CEID1_HI;                /**< SMMU_PMCG_CEID1 (Most Significant 32-bits), offset: 0x2E2C */
       uint8_t RESERVED_19[32];
  __IO uint32_t SMMU_PMCG_IRQ_CTRL;                /**< SMMU_PMCG_IRQ_CTRL, offset: 0x2E50 */
  __I  uint32_t SMMU_PMCG_IRQ_CTRLACK;             /**< SMMU_PMCG_IRQ_CTRLACK, offset: 0x2E54 */
       uint8_t RESERVED_20[24];
  __I  uint32_t SMMU_PMCG_AIDR;                    /**< SMMU_PMCG_AIDR, offset: 0x2E70 */
       uint8_t RESERVED_21[324];
  __I  uint32_t SMMU_PMCG_PMAUTHSTATUS;            /**< PMU Authentication Status Register, offset: 0x2FB8 */
  __I  uint32_t SMMU_PMCG_PMDEVARCH;               /**< PMU Device Architecture Register, offset: 0x2FBC */
       uint8_t RESERVED_22[12];
  __I  uint32_t SMMU_PMCG_PMDEVTYPE;               /**< PMU Device Type Register, offset: 0x2FCC */
  __I  uint32_t SMMU_PMCG_PIDR4;                   /**< PMU Peripheral ID4, offset: 0x2FD0 */
       uint32_t SMMU_PMCG_PIDR5;                   /**< PMU Peripheral ID5, offset: 0x2FD4 */
       uint32_t SMMU_PMCG_PIDR6;                   /**< PMU Peripheral ID6, offset: 0x2FD8 */
       uint32_t SMMU_PMCG_PIDR7;                   /**< PMU Peripheral ID7, offset: 0x2FDC */
  __I  uint32_t SMMU_PMCG_PIDR0;                   /**< PMU Peripheral ID0, offset: 0x2FE0 */
  __I  uint32_t SMMU_PMCG_PIDR1;                   /**< PMU Peripheral ID1, offset: 0x2FE4 */
  __I  uint32_t SMMU_PMCG_PIDR2;                   /**< PMU Peripheral ID2, offset: 0x2FE8 */
  __I  uint32_t SMMU_PMCG_PIDR3;                   /**< PMU Peripheral ID3, offset: 0x2FEC */
  __I  uint32_t SMMU_PMCG_CIDR0;                   /**< PMU Component ID0, offset: 0x2FF0 */
  __I  uint32_t SMMU_PMCG_CIDR1;                   /**< PMU Component ID1, offset: 0x2FF4 */
  __I  uint32_t SMMU_PMCG_CIDR2;                   /**< PMU Component ID2, offset: 0x2FF8 */
  __I  uint32_t SMMU_PMCG_CIDR3;                   /**< PMU Component ID3, offset: 0x2FFC */
  __I  uint32_t MPAMF_IDR_LO_NS;                   /**< MPAMF_IDR_ns (Least Significant 32-bits), offset: 0x3000 */
  __I  uint32_t MPAMF_IDR_HI_NS;                   /**< MPAMF_IDR_ns (Most Significant 32-bits), offset: 0x3004 */
       uint8_t RESERVED_23[16];
  __I  uint32_t MPAMF_IIDR_NS;                     /**< MPAMF_IIDR_ns, offset: 0x3018 */
       uint8_t RESERVED_24[4];
  __I  uint32_t MPAMF_AIDR_NS;                     /**< MPAMF_AIDR_ns, offset: 0x3020 */
       uint8_t RESERVED_25[20];
  __I  uint32_t MPAMF_CCAP_IDR_NS;                 /**< MPAMF_CCAP_IDR_ns, offset: 0x3038 */
       uint8_t RESERVED_26[68];
  __I  uint32_t MPAMF_MSMON_IDR_NS;                /**< MPAMF_MSMON_IDR_ns, offset: 0x3080 */
       uint8_t RESERVED_27[4];
  __I  uint32_t MPAMF_CSUMON_IDR_NS;               /**< MPAMF_CSUMON_IDR_ns, offset: 0x3088 */
       uint8_t RESERVED_28[116];
  __IO uint32_t MPAMCFG_PART_SEL_NS;               /**< MPAMCFG_PART_SEL_ns, offset: 0x3100 */
       uint8_t RESERVED_29[4];
  __IO uint32_t MPAMCFG_CMAX_NS;                   /**< MPAMCFG_CMAX_ns, offset: 0x3108 */
       uint8_t RESERVED_30[1780];
  __IO uint32_t MSMON_CFG_MON_SEL_NS;              /**< MSMON_CFG_MON_SEL_ns, offset: 0x3800 */
       uint8_t RESERVED_31[4];
  __IO uint32_t MSMON_CAPT_EVNT_NS;                /**< MSMON_CAPT_EVNT_ns, offset: 0x3808 */
       uint8_t RESERVED_32[4];
  __IO uint32_t MSMON_CFG_CSU_FLT_NS;              /**< MSMON_CFG_CSU_FLT_ns, offset: 0x3810 */
       uint8_t RESERVED_33[4];
  __IO uint32_t MSMON_CFG_CSU_CTL_NS;              /**< MSMON_CFG_CSU_CTL_ns, offset: 0x3818 */
       uint8_t RESERVED_34[36];
  __IO uint32_t MSMON_CSU_NS;                      /**< MSMON_CSU_ns, offset: 0x3840 */
       uint8_t RESERVED_35[4];
  __IO uint32_t MSMON_CSU_CAPTURE_NS;              /**< MSMON_CSU_CAPTURE_ns, offset: 0x3848 */
       uint8_t RESERVED_36[18356];
  __I  uint32_t SMMU_S_IDR0;                       /**< SMMU_S_IDR0, offset: 0x8000 */
  __I  uint32_t SMMU_S_IDR1;                       /**< SMMU_S_IDR1, offset: 0x8004 */
       uint8_t RESERVED_37[4];
  __I  uint32_t SMMU_S_IDR3;                       /**< SMMU_S_IDR3, offset: 0x800C */
  __I  uint32_t SMMU_S_IDR4;                       /**< SMMU_S_IDR4, offset: 0x8010 */
       uint8_t RESERVED_38[12];
  __IO uint32_t SMMU_S_CR0;                        /**< SMMU_S_CR0, offset: 0x8020 */
  __IO uint32_t SMMU_S_CR0ACK;                     /**< SMMU_S_CR0ACK, offset: 0x8024 */
  __IO uint32_t SMMU_S_CR1;                        /**< SMMU_S_CR1, offset: 0x8028 */
  __IO uint32_t SMMU_S_CR2;                        /**< SMMU_S_CR2, offset: 0x802C */
       uint8_t RESERVED_39[12];
  __IO uint32_t SMMU_S_INIT;                       /**< SMMU_S_INIT, offset: 0x803C */
       uint8_t RESERVED_40[4];
  __IO uint32_t SMMU_S_GBPA;                       /**< SMMU_S_GBPA, offset: 0x8044 */
  __IO uint32_t SMMU_S_AGBPA;                      /**< SMMU_S_AGBPA, offset: 0x8048 */
       uint8_t RESERVED_41[4];
  __IO uint32_t SMMU_S_IRQ_CTRL;                   /**< SMMU_S_IRQ_CTRL, offset: 0x8050 */
  __I  uint32_t SMMU_S_IRQ_CTRLACK;                /**< SMMU_S_IRQ_CTRLACK, offset: 0x8054 */
       uint8_t RESERVED_42[8];
  __I  uint32_t SMMU_S_GERROR;                     /**< SMMU_S_GERROR, offset: 0x8060 */
  __IO uint32_t SMMU_S_GERRORN;                    /**< SMMU_S_GERRORN, offset: 0x8064 */
  __IO uint32_t SMMU_S_GERROR_IRQ_CFG0_LO;         /**< SMMU_S_GERROR_IRQ_CFG0 (Least Significant 32-bits), offset: 0x8068 */
  __IO uint32_t SMMU_S_GERROR_IRQ_CFG0_HI;         /**< SMMU_S_GERROR_IRQ_CFG0 (Most Significant 32-bits), offset: 0x806C */
  __IO uint32_t SMMU_S_GERROR_IRQ_CFG1;            /**< SMMU_S_GERROR_IRQ_CFG1, offset: 0x8070 */
  __IO uint32_t SMMU_S_GERROR_IRQ_CFG2;            /**< SMMU_S_GERROR_IRQ_CFG2, offset: 0x8074 */
       uint8_t RESERVED_43[8];
  __IO uint32_t SMMU_S_STRTAB_BASE_LO;             /**< SMMU_S_STRTAB_BASE (Least Significant 32-bits), offset: 0x8080 */
  __IO uint32_t SMMU_S_STRTAB_BASE_HI;             /**< SMMU_S_STRTAB_BASE (Most Significant 32-bits), offset: 0x8084 */
  __IO uint32_t SMMU_S_STRTAB_BASE_CFG;            /**< SMMU_S_STRTAB_BASE_CFG, offset: 0x8088 */
       uint8_t RESERVED_44[4];
  __IO uint32_t SMMU_S_CMDQ_BASE_LO;               /**< SMMU_S_CMDQ_BASE (Least Significant 32-bits), offset: 0x8090 */
  __IO uint32_t SMMU_S_CMDQ_BASE_HI;               /**< SMMU_S_CMDQ_BASE (Most Significant 32-bits), offset: 0x8094 */
  __IO uint32_t SMMU_S_CMDQ_PROD;                  /**< SMMU_S_CMDQ_PROD, offset: 0x8098 */
  __IO uint32_t SMMU_S_CMDQ_CONS;                  /**< SMMU_S_CMDQ_CONS, offset: 0x809C */
  __IO uint32_t SMMU_S_EVENTQ_BASE_LO;             /**< SMMU_S_EVENTQ_BASE (Least Significant 32-bits), offset: 0x80A0 */
  __IO uint32_t SMMU_S_EVENTQ_BASE_HI;             /**< SMMU_S_EVENTQ_BASE (Most Significant 32-bits), offset: 0x80A4 */
  __IO uint32_t SMMU_S_EVENTQ_PROD;                /**< SMMU_S_EVENTQ_PROD, offset: 0x80A8 */
  __IO uint32_t SMMU_S_EVENTQ_CONS;                /**< SMMU_S_EVENTQ_CONS, offset: 0x80AC */
  __IO uint32_t SMMU_S_EVENTQ_IRQ_CFG0_LO;         /**< SMMU_S_EVENTQ_IRQ_CFG0 (Least Significant 32-bits), offset: 0x80B0 */
  __IO uint32_t SMMU_S_EVENTQ_IRQ_CFG0_HI;         /**< SMMU_S_EVENTQ_IRQ_CFG0 (Most Significant 32-bits), offset: 0x80B4 */
  __IO uint32_t SMMU_S_EVENTQ_IRQ_CFG1;            /**< SMMU_S_EVENTQ_IRQ_CFG1, offset: 0x80B8 */
  __IO uint32_t SMMU_S_EVENTQ_IRQ_CFG2;            /**< SMMU_S_EVENTQ_IRQ_CFG2, offset: 0x80BC */
       uint8_t RESERVED_45[3392];
  __IO uint32_t TCU_CTRL;                          /**< TCU Control Register, offset: 0x8E00 */
  __IO uint32_t TCU_QOS;                           /**< TCU Quality of Service Register, offset: 0x8E04 */
  __I  uint32_t TCU_CFG;                           /**< TCU Configuration Information Register, offset: 0x8E08 */
       uint8_t RESERVED_46[4];
  __I  uint32_t TCU_STATUS;                        /**< TCU Status Information Register, offset: 0x8E10 */
       uint8_t RESERVED_47[4];
  __IO uint32_t TCU_SCR;                           /**< TCU Secure Control Register, offset: 0x8E18 */
       uint8_t RESERVED_48[4];
  __IO uint32_t ITEN;                              /**< ITEN, offset: 0x8E20 */
  __IO uint32_t ITOP_PIU;                          /**< ITOP_PIU, offset: 0x8E24 */
  __IO uint32_t ITOP_TMU;                          /**< ITOP_TMU, offset: 0x8E28 */
       uint8_t RESERVED_49[4];
  __I  uint32_t ITIN_TMU;                          /**< ITIN_TMU, offset: 0x8E30 */
  __I  uint32_t TCU_SYSDISC0;                      /**< TCU_SYSDISC0, offset: 0x8E34 */
  __I  uint32_t TCU_SYSDISC1;                      /**< TCU_SYSDISC2, offset: 0x8E38 */
  __I  uint32_t TCU_SYSDISC2;                      /**< TCU_SYSDISC2, offset: 0x8E3C */
  __I  uint32_t TCU_SYSDISC3;                      /**< TCU_SYSDISC3, offset: 0x8E40 */
  __I  uint32_t TCU_SYSDISC4;                      /**< TCU_SYSDISC4, offset: 0x8E44 */
  __I  uint32_t TCU_SYSDISC5;                      /**< TCU_SYSDISC5, offset: 0x8E48 */
  __I  uint32_t TCU_SYSDISC6;                      /**< TCU_SYSDISC6, offset: 0x8E4C */
  __I  uint32_t TCU_SYSDISC7;                      /**< TCU_SYSDISC7, offset: 0x8E50 */
  __I  uint32_t TCU_SYSDISC8;                      /**< TCU_SYSDISC8, offset: 0x8E54 */
  __I  uint32_t TCU_SYSDISC9;                      /**< TCU_SYSDISC9, offset: 0x8E58 */
  __I  uint32_t TCU_SYSDISC10;                     /**< TCU_SYSDISC10, offset: 0x8E5C */
  __I  uint32_t TCU_SYSDISC11;                     /**< TCU_SYSDISC11, offset: 0x8E60 */
  __I  uint32_t TCU_SYSDISC12;                     /**< TCU_SYSDISC12, offset: 0x8E64 */
  __I  uint32_t TCU_SYSDISC13;                     /**< TCU_SYSDISC13, offset: 0x8E68 */
  __I  uint32_t TCU_SYSDISC14;                     /**< TCU_SYSDISC14, offset: 0x8E6C */
  __I  uint32_t TCU_SYSDISC15;                     /**< TCU_SYSDISC15, offset: 0x8E70 */
  __I  uint32_t TCU_SYSDISC16;                     /**< TCU_SYSDISC16, offset: 0x8E74 */
  __I  uint32_t TCU_SYSDISC17;                     /**< TCU_SYSDISC17, offset: 0x8E78 */
       uint8_t RESERVED_50[4];
  __I  uint32_t TCU_ERRFR_LO;                      /**< TCU Error Feature Register (Least Significant 32-bits), offset: 0x8E80 */
       uint32_t TCU_ERRFR_HI;                      /**< TCU Error Feature Register (Most Significant 32-bits), offset: 0x8E84 */
  __IO uint32_t TCU_ERRCTLR_LO;                    /**< TCU Error Control Register (Least Significant 32-bits), offset: 0x8E88 */
       uint32_t TCU_ERRCTLR_HI;                    /**< TCU Error Control Register (Most Significant 32-bits), offset: 0x8E8C */
  __IO uint32_t TCU_ERRSTATUS_LO;                  /**< TCU Error Record Primary Syndrome Register (Least Significant 32-bits), offset: 0x8E90 */
       uint32_t TCU_ERRSTATUS_HI;                  /**< TCU Error Record Primary Syndrome Register (Most Significant 32-bits), offset: 0x8E94 */
       uint8_t RESERVED_51[40];
  __IO uint32_t TCU_ERRGEN_LO;                     /**< TCU Error Generation Register (Least Significant 32-bits), offset: 0x8EC0 */
       uint32_t TCU_ERRGEN_HI;                     /**< TCU Error Generation Register (Most Significant 32-bits), offset: 0x8EC4 */
       uint8_t RESERVED_52[312];
  __IO uint32_t TCU_NODE_CTRL0;                    /**< TCU Node Control Register 0, offset: 0x9000 */
  __IO uint32_t TCU_NODE_CTRL1;                    /**< TCU Node Control Register 1, offset: 0x9004 */
  __IO uint32_t TCU_NODE_CTRL2;                    /**< TCU Node Control Register 2, offset: 0x9008 */
  __IO uint32_t TCU_NODE_CTRL3;                    /**< TCU Node Control Register 3, offset: 0x900C */
  __IO uint32_t TCU_NODE_CTRL4;                    /**< TCU Node Control Register 4, offset: 0x9010 */
  __IO uint32_t TCU_NODE_CTRL5;                    /**< TCU Node Control Register 5, offset: 0x9014 */
  __IO uint32_t TCU_NODE_CTRL6;                    /**< TCU Node Control Register 6, offset: 0x9018 */
  __IO uint32_t TCU_NODE_CTRL7;                    /**< TCU Node Control Register 7, offset: 0x901C */
  __IO uint32_t TCU_NODE_CTRL8;                    /**< TCU Node Control Register 8, offset: 0x9020 */
  __IO uint32_t TCU_NODE_CTRL9;                    /**< TCU Node Control Register 9, offset: 0x9024 */
  __IO uint32_t TCU_NODE_CTRL10;                   /**< TCU Node Control Register 10, offset: 0x9028 */
  __IO uint32_t TCU_NODE_CTRL11;                   /**< TCU Node Control Register 11, offset: 0x902C */
  __IO uint32_t TCU_NODE_CTRL12;                   /**< TCU Node Control Register 12, offset: 0x9030 */
  __IO uint32_t TCU_NODE_CTRL13;                   /**< TCU Node Control Register 13, offset: 0x9034 */
       uint8_t RESERVED_53[968];
  __I  uint32_t TCU_NODE_STATUS0;                  /**< TCU Node Status Register 0, offset: 0x9400 */
  __I  uint32_t TCU_NODE_STATUS1;                  /**< TCU Node Status Register 1, offset: 0x9404 */
  __I  uint32_t TCU_NODE_STATUS2;                  /**< TCU Node Status Register 2, offset: 0x9408 */
  __I  uint32_t TCU_NODE_STATUS3;                  /**< TCU Node Status Register 3, offset: 0x940C */
  __I  uint32_t TCU_NODE_STATUS4;                  /**< TCU Node Status Register 4, offset: 0x9410 */
  __I  uint32_t TCU_NODE_STATUS5;                  /**< TCU Node Status Register 5, offset: 0x9414 */
  __I  uint32_t TCU_NODE_STATUS6;                  /**< TCU Node Status Register 6, offset: 0x9418 */
  __I  uint32_t TCU_NODE_STATUS7;                  /**< TCU Node Status Register 7, offset: 0x941C */
  __I  uint32_t TCU_NODE_STATUS8;                  /**< TCU Node Status Register 8, offset: 0x9420 */
  __I  uint32_t TCU_NODE_STATUS9;                  /**< TCU Node Status Register 9, offset: 0x9424 */
  __I  uint32_t TCU_NODE_STATUS10;                 /**< TCU Node Status Register 10, offset: 0x9428 */
  __I  uint32_t TCU_NODE_STATUS11;                 /**< TCU Node Status Register 11, offset: 0x942C */
  __I  uint32_t TCU_NODE_STATUS12;                 /**< TCU Node Status Register 12, offset: 0x9430 */
  __I  uint32_t TCU_NODE_STATUS13;                 /**< TCU Node Status Register 13, offset: 0x9434 */
       uint8_t RESERVED_54[968];
  __IO uint32_t TCU_WC_S1L0_CMAX;                  /**< TCU Walk Cache S1L0 Max Capacity Register, offset: 0x9800 */
  __IO uint32_t TCU_WC_S1L1_CMAX;                  /**< TCU Walk Cache S1L1 Max Capacity Register, offset: 0x9804 */
  __IO uint32_t TCU_WC_S1L2_CMAX;                  /**< TCU Walk Cache S1L2 Max Capacity Register, offset: 0x9808 */
  __IO uint32_t TCU_WC_S1L3_CMAX;                  /**< TCU Walk Cache S1L3 Max Capacity Register, offset: 0x980C */
  __IO uint32_t TCU_WC_S2L0_CMAX;                  /**< TCU Walk Cache S2L0 Max Capacity Register, offset: 0x9810 */
  __IO uint32_t TCU_WC_S2L1_CMAX;                  /**< TCU Walk Cache S2L1 Max Capacity Register, offset: 0x9814 */
  __IO uint32_t TCU_WC_S2L2_CMAX;                  /**< TCU Walk Cache S2L2 Max Capacity Register, offset: 0x9818 */
  __IO uint32_t TCU_WC_S2L3_CMAX;                  /**< TCU Walk Cache S2L3 Max Capacity Register, offset: 0x981C */
       uint8_t RESERVED_55[6112];
  __I  uint32_t MPAMF_IDR_LO_S;                    /**< MPAMF_IDR_s (Least Significant 32-bits), offset: 0xB000 */
  __I  uint32_t MPAMF_IDR_HI_S;                    /**< MPAMF_IDR_s (Most Significant 32-bits), offset: 0xB004 */
  __I  uint32_t MPAMF_SIDR_S;                      /**< MPAMF_SIDR_s, offset: 0xB008 */
       uint8_t RESERVED_56[12];
  __I  uint32_t MPAMF_IIDR_S;                      /**< MPAMF_IIDR_s, offset: 0xB018 */
       uint8_t RESERVED_57[4];
  __I  uint32_t MPAMF_AIDR_S;                      /**< MPAMF_AIDR_s, offset: 0xB020 */
       uint8_t RESERVED_58[20];
  __I  uint32_t MPAMF_CCAP_IDR_S;                  /**< MPAMF_CCAP_IDR_s, offset: 0xB038 */
       uint8_t RESERVED_59[68];
  __I  uint32_t MPAMF_MSMON_IDR_S;                 /**< MPAMF_MSMON_IDR_s, offset: 0xB080 */
       uint8_t RESERVED_60[4];
  __I  uint32_t MPAMF_CSUMON_IDR_S;                /**< MPAMF_CSUMON_IDR_s, offset: 0xB088 */
       uint8_t RESERVED_61[116];
  __IO uint32_t MPAMCFG_PART_SEL_S;                /**< MPAMCFG_PART_SEL_s, offset: 0xB100 */
       uint8_t RESERVED_62[4];
  __IO uint32_t MPAMCFG_CMAX_S;                    /**< MPAMCFG_CMAX_s, offset: 0xB108 */
       uint8_t RESERVED_63[1780];
  __IO uint32_t MSMON_CFG_MON_SEL_S;               /**< MSMON_CFG_MON_SEL_s, offset: 0xB800 */
       uint8_t RESERVED_64[4];
  __IO uint32_t MSMON_CAPT_EVNT_S;                 /**< MSMON_CAPT_EVNT_s, offset: 0xB808 */
       uint8_t RESERVED_65[4];
  __IO uint32_t MSMON_CFG_CSU_FLT_S;               /**< MSMON_CFG_CSU_FLT_s, offset: 0xB810 */
       uint8_t RESERVED_66[4];
  __IO uint32_t MSMON_CFG_CSU_CTL_S;               /**< MSMON_CFG_CSU_CTL_s, offset: 0xB818 */
       uint8_t RESERVED_67[36];
  __IO uint32_t MSMON_CSU_S;                       /**< MSMON_CSU_s, offset: 0xB840 */
       uint8_t RESERVED_68[4];
  __IO uint32_t MSMON_CSU_CAPTURE_S;               /**< MSMON_CSU_CAPTURE_s, offset: 0xB848 */
       uint8_t RESERVED_69[18524];
  __IO uint32_t SMMU_EVENTQ_PROD;                  /**< SMMU_EVENTQ_PROD, offset: 0x100A8 */
  __IO uint32_t SMMU_EVENTQ_CONS;                  /**< SMMU_EVENTQ_CONS, offset: 0x100AC */
       uint8_t RESERVED_70[24];
  __IO uint32_t SMMU_PRIQ_PROD;                    /**< SMMU_PRIQ_PROD, offset: 0x100C8 */
  __IO uint32_t SMMU_PRIQ_CONS;                    /**< SMMU_PRIQ_CONS, offset: 0x100CC */
       uint8_t RESERVED_71[73520];
  __IO uint32_t SMMU_PMCG_EVCNTR0;                 /**< SMMU_PMCG_EVCNTR0, offset: 0x22000 */
  __IO uint32_t SMMU_PMCG_EVCNTR1;                 /**< SMMU_PMCG_EVCNTR1, offset: 0x22004 */
  __IO uint32_t SMMU_PMCG_EVCNTR2;                 /**< SMMU_PMCG_EVCNTR2, offset: 0x22008 */
  __IO uint32_t SMMU_PMCG_EVCNTR3;                 /**< SMMU_PMCG_EVCNTR3, offset: 0x2200C */
  __IO uint32_t SMMU_PMCG_EVCNTR4;                 /**< SMMU_PMCG_EVCNTR4, offset: 0x22010 */
  __IO uint32_t SMMU_PMCG_EVCNTR5;                 /**< SMMU_PMCG_EVCNTR5, offset: 0x22014 */
  __IO uint32_t SMMU_PMCG_EVCNTR6;                 /**< SMMU_PMCG_EVCNTR6, offset: 0x22018 */
  __IO uint32_t SMMU_PMCG_EVCNTR7;                 /**< SMMU_PMCG_EVCNTR7, offset: 0x2201C */
  __IO uint32_t SMMU_PMCG_EVCNTR8;                 /**< SMMU_PMCG_EVCNTR8, offset: 0x22020 */
  __IO uint32_t SMMU_PMCG_EVCNTR9;                 /**< SMMU_PMCG_EVCNTR9, offset: 0x22024 */
  __IO uint32_t SMMU_PMCG_EVCNTR10;                /**< SMMU_PMCG_EVCNTR10, offset: 0x22028 */
  __IO uint32_t SMMU_PMCG_EVCNTR11;                /**< SMMU_PMCG_EVCNTR11, offset: 0x2202C */
  __IO uint32_t SMMU_PMCG_EVCNTR12;                /**< SMMU_PMCG_EVCNTR12, offset: 0x22030 */
  __IO uint32_t SMMU_PMCG_EVCNTR13;                /**< SMMU_PMCG_EVCNTR13, offset: 0x22034 */
  __IO uint32_t SMMU_PMCG_EVCNTR14;                /**< SMMU_PMCG_EVCNTR14, offset: 0x22038 */
  __IO uint32_t SMMU_PMCG_EVCNTR15;                /**< SMMU_PMCG_EVCNTR15, offset: 0x2203C */
       uint8_t RESERVED_72[1472];
  __IO uint32_t SMMU_PMCG_SVR0;                    /**< SMMU_PMCG_SVR0, offset: 0x22600 */
  __IO uint32_t SMMU_PMCG_SVR1;                    /**< SMMU_PMCG_SVR1, offset: 0x22604 */
  __IO uint32_t SMMU_PMCG_SVR2;                    /**< SMMU_PMCG_SVR2, offset: 0x22608 */
  __IO uint32_t SMMU_PMCG_SVR3;                    /**< SMMU_PMCG_SVR3, offset: 0x2260C */
  __IO uint32_t SMMU_PMCG_SVR4;                    /**< SMMU_PMCG_SVR4, offset: 0x22610 */
  __IO uint32_t SMMU_PMCG_SVR5;                    /**< SMMU_PMCG_SVR5, offset: 0x22614 */
  __IO uint32_t SMMU_PMCG_SVR6;                    /**< SMMU_PMCG_SVR6, offset: 0x22618 */
  __IO uint32_t SMMU_PMCG_SVR7;                    /**< SMMU_PMCG_SVR7, offset: 0x2261C */
  __IO uint32_t SMMU_PMCG_SVR8;                    /**< SMMU_PMCG_SVR8, offset: 0x22620 */
  __IO uint32_t SMMU_PMCG_SVR9;                    /**< SMMU_PMCG_SVR9, offset: 0x22624 */
  __IO uint32_t SMMU_PMCG_SVR10;                   /**< SMMU_PMCG_SVR10, offset: 0x22628 */
  __IO uint32_t SMMU_PMCG_SVR11;                   /**< SMMU_PMCG_SVR11, offset: 0x2262C */
  __IO uint32_t SMMU_PMCG_SVR12;                   /**< SMMU_PMCG_SVR12, offset: 0x22630 */
  __IO uint32_t SMMU_PMCG_SVR13;                   /**< SMMU_PMCG_SVR13, offset: 0x22634 */
  __IO uint32_t SMMU_PMCG_SVR14;                   /**< SMMU_PMCG_SVR14, offset: 0x22638 */
  __IO uint32_t SMMU_PMCG_SVR15;                   /**< SMMU_PMCG_SVR15, offset: 0x2263C */
       uint8_t RESERVED_73[1600];
  __IO uint32_t SMMU_PMCG_OVSCLR0;                 /**< SMMU_PMCG_OVSCLR0, offset: 0x22C80 */
       uint8_t RESERVED_74[60];
  __IO uint32_t SMMU_PMCG_OVSSET0;                 /**< SMMU_PMCG_OVSSET0, offset: 0x22CC0 */
       uint8_t RESERVED_75[196];
  __O  uint32_t SMMU_PMCG_CAPR;                    /**< SMMU_PMCG_CAPR, offset: 0x22D88 */
} MMU_TCU_Type;

/* ----------------------------------------------------------------------------
   -- MMU_TCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MMU_TCU_Register_Masks MMU_TCU Register Masks
 * @{
 */

/*! @name SMMU_IDR0 - SMMU_IDR0 */
/*! @{ */

#define MMU_TCU_SMMU_IDR0_S2P_MASK               (0x1U)
#define MMU_TCU_SMMU_IDR0_S2P_SHIFT              (0U)
/*! S2P - S2P */
#define MMU_TCU_SMMU_IDR0_S2P(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_S2P_SHIFT)) & MMU_TCU_SMMU_IDR0_S2P_MASK)

#define MMU_TCU_SMMU_IDR0_S1P_MASK               (0x2U)
#define MMU_TCU_SMMU_IDR0_S1P_SHIFT              (1U)
/*! S1P - S1P */
#define MMU_TCU_SMMU_IDR0_S1P(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_S1P_SHIFT)) & MMU_TCU_SMMU_IDR0_S1P_MASK)

#define MMU_TCU_SMMU_IDR0_TTF_MASK               (0xCU)
#define MMU_TCU_SMMU_IDR0_TTF_SHIFT              (2U)
/*! TTF - TTF */
#define MMU_TCU_SMMU_IDR0_TTF(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_TTF_SHIFT)) & MMU_TCU_SMMU_IDR0_TTF_MASK)

#define MMU_TCU_SMMU_IDR0_COHACC_MASK            (0x10U)
#define MMU_TCU_SMMU_IDR0_COHACC_SHIFT           (4U)
/*! COHACC - COHACC */
#define MMU_TCU_SMMU_IDR0_COHACC(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_COHACC_SHIFT)) & MMU_TCU_SMMU_IDR0_COHACC_MASK)

#define MMU_TCU_SMMU_IDR0_BTM_MASK               (0x20U)
#define MMU_TCU_SMMU_IDR0_BTM_SHIFT              (5U)
/*! BTM - BTM */
#define MMU_TCU_SMMU_IDR0_BTM(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_BTM_SHIFT)) & MMU_TCU_SMMU_IDR0_BTM_MASK)

#define MMU_TCU_SMMU_IDR0_HTTU_MASK              (0xC0U)
#define MMU_TCU_SMMU_IDR0_HTTU_SHIFT             (6U)
/*! HTTU - HTTU */
#define MMU_TCU_SMMU_IDR0_HTTU(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_HTTU_SHIFT)) & MMU_TCU_SMMU_IDR0_HTTU_MASK)

#define MMU_TCU_SMMU_IDR0_DORMHINT_MASK          (0x100U)
#define MMU_TCU_SMMU_IDR0_DORMHINT_SHIFT         (8U)
/*! DORMHINT - DORMHINT */
#define MMU_TCU_SMMU_IDR0_DORMHINT(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_DORMHINT_SHIFT)) & MMU_TCU_SMMU_IDR0_DORMHINT_MASK)

#define MMU_TCU_SMMU_IDR0_HYP_MASK               (0x200U)
#define MMU_TCU_SMMU_IDR0_HYP_SHIFT              (9U)
/*! HYP - HYP */
#define MMU_TCU_SMMU_IDR0_HYP(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_HYP_SHIFT)) & MMU_TCU_SMMU_IDR0_HYP_MASK)

#define MMU_TCU_SMMU_IDR0_ATS_MASK               (0x400U)
#define MMU_TCU_SMMU_IDR0_ATS_SHIFT              (10U)
/*! ATS - ATS */
#define MMU_TCU_SMMU_IDR0_ATS(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_ATS_SHIFT)) & MMU_TCU_SMMU_IDR0_ATS_MASK)

#define MMU_TCU_SMMU_IDR0_NS1ATS_MASK            (0x800U)
#define MMU_TCU_SMMU_IDR0_NS1ATS_SHIFT           (11U)
/*! NS1ATS - NS1ATS */
#define MMU_TCU_SMMU_IDR0_NS1ATS(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_NS1ATS_SHIFT)) & MMU_TCU_SMMU_IDR0_NS1ATS_MASK)

#define MMU_TCU_SMMU_IDR0_ASID16_MASK            (0x1000U)
#define MMU_TCU_SMMU_IDR0_ASID16_SHIFT           (12U)
/*! ASID16 - ASID16 */
#define MMU_TCU_SMMU_IDR0_ASID16(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_ASID16_SHIFT)) & MMU_TCU_SMMU_IDR0_ASID16_MASK)

#define MMU_TCU_SMMU_IDR0_MSI_MASK               (0x2000U)
#define MMU_TCU_SMMU_IDR0_MSI_SHIFT              (13U)
/*! MSI - MSI */
#define MMU_TCU_SMMU_IDR0_MSI(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_MSI_SHIFT)) & MMU_TCU_SMMU_IDR0_MSI_MASK)

#define MMU_TCU_SMMU_IDR0_SEV_MASK               (0x4000U)
#define MMU_TCU_SMMU_IDR0_SEV_SHIFT              (14U)
/*! SEV - SEV */
#define MMU_TCU_SMMU_IDR0_SEV(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_SEV_SHIFT)) & MMU_TCU_SMMU_IDR0_SEV_MASK)

#define MMU_TCU_SMMU_IDR0_ATOS_MASK              (0x8000U)
#define MMU_TCU_SMMU_IDR0_ATOS_SHIFT             (15U)
/*! ATOS - ATOS */
#define MMU_TCU_SMMU_IDR0_ATOS(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_ATOS_SHIFT)) & MMU_TCU_SMMU_IDR0_ATOS_MASK)

#define MMU_TCU_SMMU_IDR0_PRI_MASK               (0x10000U)
#define MMU_TCU_SMMU_IDR0_PRI_SHIFT              (16U)
/*! PRI - PRI */
#define MMU_TCU_SMMU_IDR0_PRI(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_PRI_SHIFT)) & MMU_TCU_SMMU_IDR0_PRI_MASK)

#define MMU_TCU_SMMU_IDR0_VMW_MASK               (0x20000U)
#define MMU_TCU_SMMU_IDR0_VMW_SHIFT              (17U)
/*! VMW - VMW */
#define MMU_TCU_SMMU_IDR0_VMW(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_VMW_SHIFT)) & MMU_TCU_SMMU_IDR0_VMW_MASK)

#define MMU_TCU_SMMU_IDR0_VMID16_MASK            (0x40000U)
#define MMU_TCU_SMMU_IDR0_VMID16_SHIFT           (18U)
/*! VMID16 - VMID16 */
#define MMU_TCU_SMMU_IDR0_VMID16(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_VMID16_SHIFT)) & MMU_TCU_SMMU_IDR0_VMID16_MASK)

#define MMU_TCU_SMMU_IDR0_CD2L_MASK              (0x80000U)
#define MMU_TCU_SMMU_IDR0_CD2L_SHIFT             (19U)
/*! CD2L - CD2L */
#define MMU_TCU_SMMU_IDR0_CD2L(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_CD2L_SHIFT)) & MMU_TCU_SMMU_IDR0_CD2L_MASK)

#define MMU_TCU_SMMU_IDR0_VATOS_MASK             (0x100000U)
#define MMU_TCU_SMMU_IDR0_VATOS_SHIFT            (20U)
/*! VATOS - VATOS */
#define MMU_TCU_SMMU_IDR0_VATOS(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_VATOS_SHIFT)) & MMU_TCU_SMMU_IDR0_VATOS_MASK)

#define MMU_TCU_SMMU_IDR0_TTENDIAN_MASK          (0x600000U)
#define MMU_TCU_SMMU_IDR0_TTENDIAN_SHIFT         (21U)
/*! TTENDIAN - TTENDIAN */
#define MMU_TCU_SMMU_IDR0_TTENDIAN(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_TTENDIAN_SHIFT)) & MMU_TCU_SMMU_IDR0_TTENDIAN_MASK)

#define MMU_TCU_SMMU_IDR0_STALL_MODEL_MASK       (0x3000000U)
#define MMU_TCU_SMMU_IDR0_STALL_MODEL_SHIFT      (24U)
/*! STALL_MODEL - STALL_MODEL */
#define MMU_TCU_SMMU_IDR0_STALL_MODEL(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_STALL_MODEL_SHIFT)) & MMU_TCU_SMMU_IDR0_STALL_MODEL_MASK)

#define MMU_TCU_SMMU_IDR0_TERM_MODEL_MASK        (0x4000000U)
#define MMU_TCU_SMMU_IDR0_TERM_MODEL_SHIFT       (26U)
/*! TERM_MODEL - TERM_MODEL */
#define MMU_TCU_SMMU_IDR0_TERM_MODEL(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_TERM_MODEL_SHIFT)) & MMU_TCU_SMMU_IDR0_TERM_MODEL_MASK)

#define MMU_TCU_SMMU_IDR0_ST_LEVEL_MASK          (0x18000000U)
#define MMU_TCU_SMMU_IDR0_ST_LEVEL_SHIFT         (27U)
/*! ST_LEVEL - ST_LEVEL */
#define MMU_TCU_SMMU_IDR0_ST_LEVEL(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR0_ST_LEVEL_SHIFT)) & MMU_TCU_SMMU_IDR0_ST_LEVEL_MASK)
/*! @} */

/*! @name SMMU_IDR1 - SMMU_IDR1 */
/*! @{ */

#define MMU_TCU_SMMU_IDR1_SIDSIZE_MASK           (0x3FU)
#define MMU_TCU_SMMU_IDR1_SIDSIZE_SHIFT          (0U)
/*! SIDSIZE - SIDSIZE */
#define MMU_TCU_SMMU_IDR1_SIDSIZE(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_SIDSIZE_SHIFT)) & MMU_TCU_SMMU_IDR1_SIDSIZE_MASK)

#define MMU_TCU_SMMU_IDR1_SSIDSIZE_MASK          (0x7C0U)
#define MMU_TCU_SMMU_IDR1_SSIDSIZE_SHIFT         (6U)
/*! SSIDSIZE - SSIDSIZE */
#define MMU_TCU_SMMU_IDR1_SSIDSIZE(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_SSIDSIZE_SHIFT)) & MMU_TCU_SMMU_IDR1_SSIDSIZE_MASK)

#define MMU_TCU_SMMU_IDR1_PRIQS_MASK             (0xF800U)
#define MMU_TCU_SMMU_IDR1_PRIQS_SHIFT            (11U)
/*! PRIQS - PRIQS */
#define MMU_TCU_SMMU_IDR1_PRIQS(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_PRIQS_SHIFT)) & MMU_TCU_SMMU_IDR1_PRIQS_MASK)

#define MMU_TCU_SMMU_IDR1_EVENTQS_MASK           (0x1F0000U)
#define MMU_TCU_SMMU_IDR1_EVENTQS_SHIFT          (16U)
/*! EVENTQS - EVENTQS */
#define MMU_TCU_SMMU_IDR1_EVENTQS(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_EVENTQS_SHIFT)) & MMU_TCU_SMMU_IDR1_EVENTQS_MASK)

#define MMU_TCU_SMMU_IDR1_CMDQS_MASK             (0x3E00000U)
#define MMU_TCU_SMMU_IDR1_CMDQS_SHIFT            (21U)
/*! CMDQS - CMDQS */
#define MMU_TCU_SMMU_IDR1_CMDQS(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_CMDQS_SHIFT)) & MMU_TCU_SMMU_IDR1_CMDQS_MASK)

#define MMU_TCU_SMMU_IDR1_ATTR_PERMS_OVR_MASK    (0x4000000U)
#define MMU_TCU_SMMU_IDR1_ATTR_PERMS_OVR_SHIFT   (26U)
/*! ATTR_PERMS_OVR - ATTR_PERMS_OVR */
#define MMU_TCU_SMMU_IDR1_ATTR_PERMS_OVR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_ATTR_PERMS_OVR_SHIFT)) & MMU_TCU_SMMU_IDR1_ATTR_PERMS_OVR_MASK)

#define MMU_TCU_SMMU_IDR1_ATTR_TYPES_OVR_MASK    (0x8000000U)
#define MMU_TCU_SMMU_IDR1_ATTR_TYPES_OVR_SHIFT   (27U)
/*! ATTR_TYPES_OVR - ATTR_TYPES_OVR */
#define MMU_TCU_SMMU_IDR1_ATTR_TYPES_OVR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_ATTR_TYPES_OVR_SHIFT)) & MMU_TCU_SMMU_IDR1_ATTR_TYPES_OVR_MASK)

#define MMU_TCU_SMMU_IDR1_REL_MASK               (0x10000000U)
#define MMU_TCU_SMMU_IDR1_REL_SHIFT              (28U)
/*! REL - REL */
#define MMU_TCU_SMMU_IDR1_REL(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_REL_SHIFT)) & MMU_TCU_SMMU_IDR1_REL_MASK)

#define MMU_TCU_SMMU_IDR1_QUEUES_PRESET_MASK     (0x20000000U)
#define MMU_TCU_SMMU_IDR1_QUEUES_PRESET_SHIFT    (29U)
/*! QUEUES_PRESET - QUEUES_PRESET */
#define MMU_TCU_SMMU_IDR1_QUEUES_PRESET(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_QUEUES_PRESET_SHIFT)) & MMU_TCU_SMMU_IDR1_QUEUES_PRESET_MASK)

#define MMU_TCU_SMMU_IDR1_TABLES_PRESET_MASK     (0x40000000U)
#define MMU_TCU_SMMU_IDR1_TABLES_PRESET_SHIFT    (30U)
/*! TABLES_PRESET - TABLES_PRESET */
#define MMU_TCU_SMMU_IDR1_TABLES_PRESET(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR1_TABLES_PRESET_SHIFT)) & MMU_TCU_SMMU_IDR1_TABLES_PRESET_MASK)
/*! @} */

/*! @name SMMU_IDR2 - SMMU_IDR2 */
/*! @{ */

#define MMU_TCU_SMMU_IDR2_BA_VATOS_MASK          (0x3FFU)
#define MMU_TCU_SMMU_IDR2_BA_VATOS_SHIFT         (0U)
/*! BA_VATOS - BA_VATOS */
#define MMU_TCU_SMMU_IDR2_BA_VATOS(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR2_BA_VATOS_SHIFT)) & MMU_TCU_SMMU_IDR2_BA_VATOS_MASK)
/*! @} */

/*! @name SMMU_IDR3 - SMMU_IDR3 */
/*! @{ */

#define MMU_TCU_SMMU_IDR3_HAD_MASK               (0x4U)
#define MMU_TCU_SMMU_IDR3_HAD_SHIFT              (2U)
/*! HAD - HAD */
#define MMU_TCU_SMMU_IDR3_HAD(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_HAD_SHIFT)) & MMU_TCU_SMMU_IDR3_HAD_MASK)

#define MMU_TCU_SMMU_IDR3_PBHA_MASK              (0x8U)
#define MMU_TCU_SMMU_IDR3_PBHA_SHIFT             (3U)
/*! PBHA - PBHA */
#define MMU_TCU_SMMU_IDR3_PBHA(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_PBHA_SHIFT)) & MMU_TCU_SMMU_IDR3_PBHA_MASK)

#define MMU_TCU_SMMU_IDR3_XNX_MASK               (0x10U)
#define MMU_TCU_SMMU_IDR3_XNX_SHIFT              (4U)
/*! XNX - XNX */
#define MMU_TCU_SMMU_IDR3_XNX(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_XNX_SHIFT)) & MMU_TCU_SMMU_IDR3_XNX_MASK)

#define MMU_TCU_SMMU_IDR3_PPS_MASK               (0x20U)
#define MMU_TCU_SMMU_IDR3_PPS_SHIFT              (5U)
/*! PPS - PPS */
#define MMU_TCU_SMMU_IDR3_PPS(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_PPS_SHIFT)) & MMU_TCU_SMMU_IDR3_PPS_MASK)

#define MMU_TCU_SMMU_IDR3_MPAM_MASK              (0x80U)
#define MMU_TCU_SMMU_IDR3_MPAM_SHIFT             (7U)
/*! MPAM - MPAM */
#define MMU_TCU_SMMU_IDR3_MPAM(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_MPAM_SHIFT)) & MMU_TCU_SMMU_IDR3_MPAM_MASK)

#define MMU_TCU_SMMU_IDR3_FWB_MASK               (0x100U)
#define MMU_TCU_SMMU_IDR3_FWB_SHIFT              (8U)
/*! FWB - FWB */
#define MMU_TCU_SMMU_IDR3_FWB(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_FWB_SHIFT)) & MMU_TCU_SMMU_IDR3_FWB_MASK)

#define MMU_TCU_SMMU_IDR3_STT_MASK               (0x200U)
#define MMU_TCU_SMMU_IDR3_STT_SHIFT              (9U)
/*! STT - STT */
#define MMU_TCU_SMMU_IDR3_STT(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_STT_SHIFT)) & MMU_TCU_SMMU_IDR3_STT_MASK)

#define MMU_TCU_SMMU_IDR3_RIL_MASK               (0x400U)
#define MMU_TCU_SMMU_IDR3_RIL_SHIFT              (10U)
/*! RIL - RIL */
#define MMU_TCU_SMMU_IDR3_RIL(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_RIL_SHIFT)) & MMU_TCU_SMMU_IDR3_RIL_MASK)

#define MMU_TCU_SMMU_IDR3_BBML_MASK              (0x1800U)
#define MMU_TCU_SMMU_IDR3_BBML_SHIFT             (11U)
/*! BBML - BBML */
#define MMU_TCU_SMMU_IDR3_BBML(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR3_BBML_SHIFT)) & MMU_TCU_SMMU_IDR3_BBML_MASK)
/*! @} */

/*! @name SMMU_IDR4 - SMMU_IDR4 */
/*! @{ */

#define MMU_TCU_SMMU_IDR4_IMPDEF_MASK            (0xFFFFFFFFU)
#define MMU_TCU_SMMU_IDR4_IMPDEF_SHIFT           (0U)
/*! IMPDEF - IMPDEF */
#define MMU_TCU_SMMU_IDR4_IMPDEF(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR4_IMPDEF_SHIFT)) & MMU_TCU_SMMU_IDR4_IMPDEF_MASK)
/*! @} */

/*! @name SMMU_IDR5 - SMMU_IDR5 */
/*! @{ */

#define MMU_TCU_SMMU_IDR5_OAS_MASK               (0x7U)
#define MMU_TCU_SMMU_IDR5_OAS_SHIFT              (0U)
/*! OAS - OAS */
#define MMU_TCU_SMMU_IDR5_OAS(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_OAS_SHIFT)) & MMU_TCU_SMMU_IDR5_OAS_MASK)

#define MMU_TCU_SMMU_IDR5_GRAN4K_MASK            (0x10U)
#define MMU_TCU_SMMU_IDR5_GRAN4K_SHIFT           (4U)
/*! GRAN4K - GRAN4K */
#define MMU_TCU_SMMU_IDR5_GRAN4K(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_GRAN4K_SHIFT)) & MMU_TCU_SMMU_IDR5_GRAN4K_MASK)

#define MMU_TCU_SMMU_IDR5_GRAN16K_MASK           (0x20U)
#define MMU_TCU_SMMU_IDR5_GRAN16K_SHIFT          (5U)
/*! GRAN16K - GRAN16K */
#define MMU_TCU_SMMU_IDR5_GRAN16K(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_GRAN16K_SHIFT)) & MMU_TCU_SMMU_IDR5_GRAN16K_MASK)

#define MMU_TCU_SMMU_IDR5_GRAN64K_MASK           (0x40U)
#define MMU_TCU_SMMU_IDR5_GRAN64K_SHIFT          (6U)
/*! GRAN64K - GRAN64K */
#define MMU_TCU_SMMU_IDR5_GRAN64K(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_GRAN64K_SHIFT)) & MMU_TCU_SMMU_IDR5_GRAN64K_MASK)

#define MMU_TCU_SMMU_IDR5_VAX_MASK               (0xC00U)
#define MMU_TCU_SMMU_IDR5_VAX_SHIFT              (10U)
/*! VAX - VAX */
#define MMU_TCU_SMMU_IDR5_VAX(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_VAX_SHIFT)) & MMU_TCU_SMMU_IDR5_VAX_MASK)

#define MMU_TCU_SMMU_IDR5_STALL_MAX_MASK         (0xFFFF0000U)
#define MMU_TCU_SMMU_IDR5_STALL_MAX_SHIFT        (16U)
/*! STALL_MAX - STALL_MAX */
#define MMU_TCU_SMMU_IDR5_STALL_MAX(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IDR5_STALL_MAX_SHIFT)) & MMU_TCU_SMMU_IDR5_STALL_MAX_MASK)
/*! @} */

/*! @name SMMU_IIDR - SMMU_IIDR */
/*! @{ */

#define MMU_TCU_SMMU_IIDR_Implementer_MASK       (0xFFFU)
#define MMU_TCU_SMMU_IIDR_Implementer_SHIFT      (0U)
/*! Implementer - Implementer */
#define MMU_TCU_SMMU_IIDR_Implementer(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IIDR_Implementer_SHIFT)) & MMU_TCU_SMMU_IIDR_Implementer_MASK)

#define MMU_TCU_SMMU_IIDR_Revision_MASK          (0xF000U)
#define MMU_TCU_SMMU_IIDR_Revision_SHIFT         (12U)
/*! Revision - Revision */
#define MMU_TCU_SMMU_IIDR_Revision(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IIDR_Revision_SHIFT)) & MMU_TCU_SMMU_IIDR_Revision_MASK)

#define MMU_TCU_SMMU_IIDR_Variant_MASK           (0xF0000U)
#define MMU_TCU_SMMU_IIDR_Variant_SHIFT          (16U)
/*! Variant - Variant */
#define MMU_TCU_SMMU_IIDR_Variant(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IIDR_Variant_SHIFT)) & MMU_TCU_SMMU_IIDR_Variant_MASK)

#define MMU_TCU_SMMU_IIDR_ProductID_MASK         (0xFFF00000U)
#define MMU_TCU_SMMU_IIDR_ProductID_SHIFT        (20U)
/*! ProductID - ProductID */
#define MMU_TCU_SMMU_IIDR_ProductID(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IIDR_ProductID_SHIFT)) & MMU_TCU_SMMU_IIDR_ProductID_MASK)
/*! @} */

/*! @name SMMU_AIDR - SMMU_AIDR */
/*! @{ */

#define MMU_TCU_SMMU_AIDR_ArchMinorRev_MASK      (0xFU)
#define MMU_TCU_SMMU_AIDR_ArchMinorRev_SHIFT     (0U)
/*! ArchMinorRev - ArchMinorRev */
#define MMU_TCU_SMMU_AIDR_ArchMinorRev(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_AIDR_ArchMinorRev_SHIFT)) & MMU_TCU_SMMU_AIDR_ArchMinorRev_MASK)

#define MMU_TCU_SMMU_AIDR_ArchMajorRev_MASK      (0xF0U)
#define MMU_TCU_SMMU_AIDR_ArchMajorRev_SHIFT     (4U)
/*! ArchMajorRev - ArchMajorRev */
#define MMU_TCU_SMMU_AIDR_ArchMajorRev(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_AIDR_ArchMajorRev_SHIFT)) & MMU_TCU_SMMU_AIDR_ArchMajorRev_MASK)
/*! @} */

/*! @name SMMU_CR0 - SMMU_CR0 */
/*! @{ */

#define MMU_TCU_SMMU_CR0_SMMUEN_MASK             (0x1U)
#define MMU_TCU_SMMU_CR0_SMMUEN_SHIFT            (0U)
/*! SMMUEN - SMMUEN */
#define MMU_TCU_SMMU_CR0_SMMUEN(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_SMMUEN_SHIFT)) & MMU_TCU_SMMU_CR0_SMMUEN_MASK)

#define MMU_TCU_SMMU_CR0_PRIQEN_MASK             (0x2U)
#define MMU_TCU_SMMU_CR0_PRIQEN_SHIFT            (1U)
/*! PRIQEN - PRIQEN */
#define MMU_TCU_SMMU_CR0_PRIQEN(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_PRIQEN_SHIFT)) & MMU_TCU_SMMU_CR0_PRIQEN_MASK)

#define MMU_TCU_SMMU_CR0_EVENTQEN_MASK           (0x4U)
#define MMU_TCU_SMMU_CR0_EVENTQEN_SHIFT          (2U)
/*! EVENTQEN - EVENTQEN */
#define MMU_TCU_SMMU_CR0_EVENTQEN(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_EVENTQEN_SHIFT)) & MMU_TCU_SMMU_CR0_EVENTQEN_MASK)

#define MMU_TCU_SMMU_CR0_CMDQEN_MASK             (0x8U)
#define MMU_TCU_SMMU_CR0_CMDQEN_SHIFT            (3U)
/*! CMDQEN - CMDQEN */
#define MMU_TCU_SMMU_CR0_CMDQEN(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_CMDQEN_SHIFT)) & MMU_TCU_SMMU_CR0_CMDQEN_MASK)

#define MMU_TCU_SMMU_CR0_ATSCHK_MASK             (0x10U)
#define MMU_TCU_SMMU_CR0_ATSCHK_SHIFT            (4U)
/*! ATSCHK - ATSCHK */
#define MMU_TCU_SMMU_CR0_ATSCHK(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_ATSCHK_SHIFT)) & MMU_TCU_SMMU_CR0_ATSCHK_MASK)

#define MMU_TCU_SMMU_CR0_VMW_MASK                (0x1C0U)
#define MMU_TCU_SMMU_CR0_VMW_SHIFT               (6U)
/*! VMW - VMW */
#define MMU_TCU_SMMU_CR0_VMW(x)                  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0_VMW_SHIFT)) & MMU_TCU_SMMU_CR0_VMW_MASK)
/*! @} */

/*! @name SMMU_CR0ACK - SMMU_CR0ACK */
/*! @{ */

#define MMU_TCU_SMMU_CR0ACK_SMMUEN_MASK          (0x1U)
#define MMU_TCU_SMMU_CR0ACK_SMMUEN_SHIFT         (0U)
/*! SMMUEN - SMMUEN */
#define MMU_TCU_SMMU_CR0ACK_SMMUEN(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_SMMUEN_SHIFT)) & MMU_TCU_SMMU_CR0ACK_SMMUEN_MASK)

#define MMU_TCU_SMMU_CR0ACK_PRIQEN_MASK          (0x2U)
#define MMU_TCU_SMMU_CR0ACK_PRIQEN_SHIFT         (1U)
/*! PRIQEN - PRIQEN */
#define MMU_TCU_SMMU_CR0ACK_PRIQEN(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_PRIQEN_SHIFT)) & MMU_TCU_SMMU_CR0ACK_PRIQEN_MASK)

#define MMU_TCU_SMMU_CR0ACK_EVENTQEN_MASK        (0x4U)
#define MMU_TCU_SMMU_CR0ACK_EVENTQEN_SHIFT       (2U)
/*! EVENTQEN - EVENTQEN */
#define MMU_TCU_SMMU_CR0ACK_EVENTQEN(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_EVENTQEN_SHIFT)) & MMU_TCU_SMMU_CR0ACK_EVENTQEN_MASK)

#define MMU_TCU_SMMU_CR0ACK_CMDQEN_MASK          (0x8U)
#define MMU_TCU_SMMU_CR0ACK_CMDQEN_SHIFT         (3U)
/*! CMDQEN - CMDQEN */
#define MMU_TCU_SMMU_CR0ACK_CMDQEN(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_CMDQEN_SHIFT)) & MMU_TCU_SMMU_CR0ACK_CMDQEN_MASK)

#define MMU_TCU_SMMU_CR0ACK_ATSCHK_MASK          (0x10U)
#define MMU_TCU_SMMU_CR0ACK_ATSCHK_SHIFT         (4U)
/*! ATSCHK - ATSCHK */
#define MMU_TCU_SMMU_CR0ACK_ATSCHK(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_ATSCHK_SHIFT)) & MMU_TCU_SMMU_CR0ACK_ATSCHK_MASK)

#define MMU_TCU_SMMU_CR0ACK_VMW_MASK             (0x1C0U)
#define MMU_TCU_SMMU_CR0ACK_VMW_SHIFT            (6U)
/*! VMW - VMW */
#define MMU_TCU_SMMU_CR0ACK_VMW(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR0ACK_VMW_SHIFT)) & MMU_TCU_SMMU_CR0ACK_VMW_MASK)
/*! @} */

/*! @name SMMU_CR1 - SMMU_CR1 */
/*! @{ */

#define MMU_TCU_SMMU_CR1_QUEUE_IC_MASK           (0x3U)
#define MMU_TCU_SMMU_CR1_QUEUE_IC_SHIFT          (0U)
/*! QUEUE_IC - QUEUE_IC */
#define MMU_TCU_SMMU_CR1_QUEUE_IC(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_QUEUE_IC_SHIFT)) & MMU_TCU_SMMU_CR1_QUEUE_IC_MASK)

#define MMU_TCU_SMMU_CR1_QUEUE_OC_MASK           (0xCU)
#define MMU_TCU_SMMU_CR1_QUEUE_OC_SHIFT          (2U)
/*! QUEUE_OC - QUEUE_OC */
#define MMU_TCU_SMMU_CR1_QUEUE_OC(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_QUEUE_OC_SHIFT)) & MMU_TCU_SMMU_CR1_QUEUE_OC_MASK)

#define MMU_TCU_SMMU_CR1_QUEUE_SH_MASK           (0x30U)
#define MMU_TCU_SMMU_CR1_QUEUE_SH_SHIFT          (4U)
/*! QUEUE_SH - QUEUE_SH */
#define MMU_TCU_SMMU_CR1_QUEUE_SH(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_QUEUE_SH_SHIFT)) & MMU_TCU_SMMU_CR1_QUEUE_SH_MASK)

#define MMU_TCU_SMMU_CR1_TABLE_IC_MASK           (0xC0U)
#define MMU_TCU_SMMU_CR1_TABLE_IC_SHIFT          (6U)
/*! TABLE_IC - TABLE_IC */
#define MMU_TCU_SMMU_CR1_TABLE_IC(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_TABLE_IC_SHIFT)) & MMU_TCU_SMMU_CR1_TABLE_IC_MASK)

#define MMU_TCU_SMMU_CR1_TABLE_OC_MASK           (0x300U)
#define MMU_TCU_SMMU_CR1_TABLE_OC_SHIFT          (8U)
/*! TABLE_OC - TABLE_OC */
#define MMU_TCU_SMMU_CR1_TABLE_OC(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_TABLE_OC_SHIFT)) & MMU_TCU_SMMU_CR1_TABLE_OC_MASK)

#define MMU_TCU_SMMU_CR1_TABLE_SH_MASK           (0xC00U)
#define MMU_TCU_SMMU_CR1_TABLE_SH_SHIFT          (10U)
/*! TABLE_SH - TABLE_SH */
#define MMU_TCU_SMMU_CR1_TABLE_SH(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR1_TABLE_SH_SHIFT)) & MMU_TCU_SMMU_CR1_TABLE_SH_MASK)
/*! @} */

/*! @name SMMU_CR2 - SMMU_CR2 */
/*! @{ */

#define MMU_TCU_SMMU_CR2_E2H_MASK                (0x1U)
#define MMU_TCU_SMMU_CR2_E2H_SHIFT               (0U)
/*! E2H - E2H */
#define MMU_TCU_SMMU_CR2_E2H(x)                  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR2_E2H_SHIFT)) & MMU_TCU_SMMU_CR2_E2H_MASK)

#define MMU_TCU_SMMU_CR2_RECINVSID_MASK          (0x2U)
#define MMU_TCU_SMMU_CR2_RECINVSID_SHIFT         (1U)
/*! RECINVSID - RECINVSID */
#define MMU_TCU_SMMU_CR2_RECINVSID(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR2_RECINVSID_SHIFT)) & MMU_TCU_SMMU_CR2_RECINVSID_MASK)

#define MMU_TCU_SMMU_CR2_PTM_MASK                (0x4U)
#define MMU_TCU_SMMU_CR2_PTM_SHIFT               (2U)
/*! PTM - PTM */
#define MMU_TCU_SMMU_CR2_PTM(x)                  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CR2_PTM_SHIFT)) & MMU_TCU_SMMU_CR2_PTM_MASK)
/*! @} */

/*! @name SMMU_GBPA - SMMU_GBPA */
/*! @{ */

#define MMU_TCU_SMMU_GBPA_MemAttr_MASK           (0xFU)
#define MMU_TCU_SMMU_GBPA_MemAttr_SHIFT          (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_GBPA_MemAttr(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_MemAttr_SHIFT)) & MMU_TCU_SMMU_GBPA_MemAttr_MASK)

#define MMU_TCU_SMMU_GBPA_MTCFG_MASK             (0x10U)
#define MMU_TCU_SMMU_GBPA_MTCFG_SHIFT            (4U)
/*! MTCFG - MTCFG */
#define MMU_TCU_SMMU_GBPA_MTCFG(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_MTCFG_SHIFT)) & MMU_TCU_SMMU_GBPA_MTCFG_MASK)

#define MMU_TCU_SMMU_GBPA_ALLOCCFG_MASK          (0xF00U)
#define MMU_TCU_SMMU_GBPA_ALLOCCFG_SHIFT         (8U)
/*! ALLOCCFG - ALLOCCFG */
#define MMU_TCU_SMMU_GBPA_ALLOCCFG(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_ALLOCCFG_SHIFT)) & MMU_TCU_SMMU_GBPA_ALLOCCFG_MASK)

#define MMU_TCU_SMMU_GBPA_SHCFG_MASK             (0x3000U)
#define MMU_TCU_SMMU_GBPA_SHCFG_SHIFT            (12U)
/*! SHCFG - SHCFG */
#define MMU_TCU_SMMU_GBPA_SHCFG(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_SHCFG_SHIFT)) & MMU_TCU_SMMU_GBPA_SHCFG_MASK)

#define MMU_TCU_SMMU_GBPA_PRIVCFG_MASK           (0x30000U)
#define MMU_TCU_SMMU_GBPA_PRIVCFG_SHIFT          (16U)
/*! PRIVCFG - PRIVCFG */
#define MMU_TCU_SMMU_GBPA_PRIVCFG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_PRIVCFG_SHIFT)) & MMU_TCU_SMMU_GBPA_PRIVCFG_MASK)

#define MMU_TCU_SMMU_GBPA_INSTCFG_MASK           (0xC0000U)
#define MMU_TCU_SMMU_GBPA_INSTCFG_SHIFT          (18U)
/*! INSTCFG - INSTCFG */
#define MMU_TCU_SMMU_GBPA_INSTCFG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_INSTCFG_SHIFT)) & MMU_TCU_SMMU_GBPA_INSTCFG_MASK)

#define MMU_TCU_SMMU_GBPA_ABORT_MASK             (0x100000U)
#define MMU_TCU_SMMU_GBPA_ABORT_SHIFT            (20U)
/*! ABORT - ABORT */
#define MMU_TCU_SMMU_GBPA_ABORT(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_ABORT_SHIFT)) & MMU_TCU_SMMU_GBPA_ABORT_MASK)

#define MMU_TCU_SMMU_GBPA_Update_MASK            (0x80000000U)
#define MMU_TCU_SMMU_GBPA_Update_SHIFT           (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_GBPA_Update(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPA_Update_SHIFT)) & MMU_TCU_SMMU_GBPA_Update_MASK)
/*! @} */

/*! @name SMMU_AGBPA - SMMU_AGBPA */
/*! @{ */

#define MMU_TCU_SMMU_AGBPA_PBHA_MASK             (0xFU)
#define MMU_TCU_SMMU_AGBPA_PBHA_SHIFT            (0U)
/*! PBHA - PBHA */
#define MMU_TCU_SMMU_AGBPA_PBHA(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_AGBPA_PBHA_SHIFT)) & MMU_TCU_SMMU_AGBPA_PBHA_MASK)

#define MMU_TCU_SMMU_AGBPA_Update_MASK           (0x80000000U)
#define MMU_TCU_SMMU_AGBPA_Update_SHIFT          (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_AGBPA_Update(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_AGBPA_Update_SHIFT)) & MMU_TCU_SMMU_AGBPA_Update_MASK)
/*! @} */

/*! @name SMMU_IRQ_CTRL - SMMU_IRQ_CTRL */
/*! @{ */

#define MMU_TCU_SMMU_IRQ_CTRL_GERROR_IRQEN_MASK  (0x1U)
#define MMU_TCU_SMMU_IRQ_CTRL_GERROR_IRQEN_SHIFT (0U)
/*! GERROR_IRQEN - GERROR_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRL_GERROR_IRQEN(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRL_GERROR_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRL_GERROR_IRQEN_MASK)

#define MMU_TCU_SMMU_IRQ_CTRL_PRIQ_IRQEN_MASK    (0x2U)
#define MMU_TCU_SMMU_IRQ_CTRL_PRIQ_IRQEN_SHIFT   (1U)
/*! PRIQ_IRQEN - PRIQ_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRL_PRIQ_IRQEN(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRL_PRIQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRL_PRIQ_IRQEN_MASK)

#define MMU_TCU_SMMU_IRQ_CTRL_EVENTQ_IRQEN_MASK  (0x4U)
#define MMU_TCU_SMMU_IRQ_CTRL_EVENTQ_IRQEN_SHIFT (2U)
/*! EVENTQ_IRQEN - EVENTQ_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRL_EVENTQ_IRQEN(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRL_EVENTQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRL_EVENTQ_IRQEN_MASK)
/*! @} */

/*! @name SMMU_IRQ_CTRLACK - SMMU_IRQ_CTRLACK */
/*! @{ */

#define MMU_TCU_SMMU_IRQ_CTRLACK_GERROR_IRQEN_MASK (0x1U)
#define MMU_TCU_SMMU_IRQ_CTRLACK_GERROR_IRQEN_SHIFT (0U)
/*! GERROR_IRQEN - GERROR_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRLACK_GERROR_IRQEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRLACK_GERROR_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRLACK_GERROR_IRQEN_MASK)

#define MMU_TCU_SMMU_IRQ_CTRLACK_PRIQ_IRQEN_MASK (0x2U)
#define MMU_TCU_SMMU_IRQ_CTRLACK_PRIQ_IRQEN_SHIFT (1U)
/*! PRIQ_IRQEN - PRIQ_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRLACK_PRIQ_IRQEN(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRLACK_PRIQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRLACK_PRIQ_IRQEN_MASK)

#define MMU_TCU_SMMU_IRQ_CTRLACK_EVENTQ_IRQEN_MASK (0x4U)
#define MMU_TCU_SMMU_IRQ_CTRLACK_EVENTQ_IRQEN_SHIFT (2U)
/*! EVENTQ_IRQEN - EVENTQ_IRQEN */
#define MMU_TCU_SMMU_IRQ_CTRLACK_EVENTQ_IRQEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_IRQ_CTRLACK_EVENTQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_IRQ_CTRLACK_EVENTQ_IRQEN_MASK)
/*! @} */

/*! @name SMMU_GERROR - SMMU_GERROR */
/*! @{ */

#define MMU_TCU_SMMU_GERROR_CMDQ_ERR_MASK        (0x1U)
#define MMU_TCU_SMMU_GERROR_CMDQ_ERR_SHIFT       (0U)
/*! CMDQ_ERR - CMDQ_ERR */
#define MMU_TCU_SMMU_GERROR_CMDQ_ERR(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_CMDQ_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_CMDQ_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_EVENTQ_ABT_ERR_MASK  (0x4U)
#define MMU_TCU_SMMU_GERROR_EVENTQ_ABT_ERR_SHIFT (2U)
/*! EVENTQ_ABT_ERR - EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_EVENTQ_ABT_ERR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_PRIQ_ABT_ERR_MASK    (0x8U)
#define MMU_TCU_SMMU_GERROR_PRIQ_ABT_ERR_SHIFT   (3U)
/*! PRIQ_ABT_ERR - PRIQ_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_PRIQ_ABT_ERR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_PRIQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_PRIQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_MSI_CMDQ_ABT_ERR_MASK (0x10U)
#define MMU_TCU_SMMU_GERROR_MSI_CMDQ_ABT_ERR_SHIFT (4U)
/*! MSI_CMDQ_ABT_ERR - MSI_CMDQ_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_MSI_CMDQ_ABT_ERR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_MSI_CMDQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_MSI_CMDQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_MSI_EVENTQ_ABT_ERR_MASK (0x20U)
#define MMU_TCU_SMMU_GERROR_MSI_EVENTQ_ABT_ERR_SHIFT (5U)
/*! MSI_EVENTQ_ABT_ERR - MSI_EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_MSI_EVENTQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_MSI_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_MSI_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_MSI_PRIQ_ABT_ERR_MASK (0x40U)
#define MMU_TCU_SMMU_GERROR_MSI_PRIQ_ABT_ERR_SHIFT (6U)
/*! MSI_PRIQ_ABT_ERR - MSI_PRIQ_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_MSI_PRIQ_ABT_ERR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_MSI_PRIQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_MSI_PRIQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_MSI_GERROR_ABT_ERR_MASK (0x80U)
#define MMU_TCU_SMMU_GERROR_MSI_GERROR_ABT_ERR_SHIFT (7U)
/*! MSI_GERROR_ABT_ERR - MSI_GERROR_ABT_ERR */
#define MMU_TCU_SMMU_GERROR_MSI_GERROR_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_MSI_GERROR_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_MSI_GERROR_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERROR_SFM_ERR_MASK         (0x100U)
#define MMU_TCU_SMMU_GERROR_SFM_ERR_SHIFT        (8U)
/*! SFM_ERR - SFM_ERR */
#define MMU_TCU_SMMU_GERROR_SFM_ERR(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_SFM_ERR_SHIFT)) & MMU_TCU_SMMU_GERROR_SFM_ERR_MASK)
/*! @} */

/*! @name SMMU_GERRORN - SMMU_GERRORN */
/*! @{ */

#define MMU_TCU_SMMU_GERRORN_CMDQ_ERR_MASK       (0x1U)
#define MMU_TCU_SMMU_GERRORN_CMDQ_ERR_SHIFT      (0U)
/*! CMDQ_ERR - CMDQ_ERR */
#define MMU_TCU_SMMU_GERRORN_CMDQ_ERR(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_CMDQ_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_CMDQ_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_EVENTQ_ABT_ERR_MASK (0x4U)
#define MMU_TCU_SMMU_GERRORN_EVENTQ_ABT_ERR_SHIFT (2U)
/*! EVENTQ_ABT_ERR - EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_EVENTQ_ABT_ERR(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_PRIQ_ABT_ERR_MASK   (0x8U)
#define MMU_TCU_SMMU_GERRORN_PRIQ_ABT_ERR_SHIFT  (3U)
/*! PRIQ_ABT_ERR - PRIQ_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_PRIQ_ABT_ERR(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_PRIQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_PRIQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_MSI_CMDQ_ABT_ERR_MASK (0x10U)
#define MMU_TCU_SMMU_GERRORN_MSI_CMDQ_ABT_ERR_SHIFT (4U)
/*! MSI_CMDQ_ABT_ERR - MSI_CMDQ_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_MSI_CMDQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_MSI_CMDQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_MSI_CMDQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_MSI_EVENTQ_ABT_ERR_MASK (0x20U)
#define MMU_TCU_SMMU_GERRORN_MSI_EVENTQ_ABT_ERR_SHIFT (5U)
/*! MSI_EVENTQ_ABT_ERR - MSI_EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_MSI_EVENTQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_MSI_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_MSI_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_MSI_PRIQ_ABT_ERR_MASK (0x40U)
#define MMU_TCU_SMMU_GERRORN_MSI_PRIQ_ABT_ERR_SHIFT (6U)
/*! MSI_PRIQ_ABT_ERR - MSI_PRIQ_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_MSI_PRIQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_MSI_PRIQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_MSI_PRIQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_MSI_GERROR_ABT_ERR_MASK (0x80U)
#define MMU_TCU_SMMU_GERRORN_MSI_GERROR_ABT_ERR_SHIFT (7U)
/*! MSI_GERROR_ABT_ERR - MSI_GERROR_ABT_ERR */
#define MMU_TCU_SMMU_GERRORN_MSI_GERROR_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_MSI_GERROR_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_MSI_GERROR_ABT_ERR_MASK)

#define MMU_TCU_SMMU_GERRORN_SFM_ERR_MASK        (0x100U)
#define MMU_TCU_SMMU_GERRORN_SFM_ERR_SHIFT       (8U)
/*! SFM_ERR - SFM_ERR */
#define MMU_TCU_SMMU_GERRORN_SFM_ERR(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERRORN_SFM_ERR_SHIFT)) & MMU_TCU_SMMU_GERRORN_SFM_ERR_MASK)
/*! @} */

/*! @name SMMU_GERROR_IRQ_CFG0_LO - SMMU_GERROR_IRQ_CFG0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_LO_ADDR_MASK (0xFFFFFFFCU)
#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_LO_ADDR_SHIFT (2U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_LO_ADDR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_IRQ_CFG0_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_GERROR_IRQ_CFG0_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_GERROR_IRQ_CFG0_HI - SMMU_GERROR_IRQ_CFG0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_HI_ADDR_MASK (0xFFFFFU)
#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_GERROR_IRQ_CFG0_HI_ADDR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_IRQ_CFG0_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_GERROR_IRQ_CFG0_HI_ADDR_MASK)
/*! @} */

/*! @name SMMU_GERROR_IRQ_CFG1 - SMMU_GERROR_IRQ_CFG1 */
/*! @{ */

#define MMU_TCU_SMMU_GERROR_IRQ_CFG1_DATA_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_GERROR_IRQ_CFG1_DATA_SHIFT  (0U)
/*! DATA - DATA */
#define MMU_TCU_SMMU_GERROR_IRQ_CFG1_DATA(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_IRQ_CFG1_DATA_SHIFT)) & MMU_TCU_SMMU_GERROR_IRQ_CFG1_DATA_MASK)
/*! @} */

/*! @name SMMU_GERROR_IRQ_CFG2 - SMMU_GERROR_IRQ_CFG2 */
/*! @{ */

#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_MemAttr_MASK (0xFU)
#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_MemAttr_SHIFT (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_MemAttr(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_IRQ_CFG2_MemAttr_SHIFT)) & MMU_TCU_SMMU_GERROR_IRQ_CFG2_MemAttr_MASK)

#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_SH_MASK     (0x30U)
#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_SH_SHIFT    (4U)
/*! SH - SH */
#define MMU_TCU_SMMU_GERROR_IRQ_CFG2_SH(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GERROR_IRQ_CFG2_SH_SHIFT)) & MMU_TCU_SMMU_GERROR_IRQ_CFG2_SH_MASK)
/*! @} */

/*! @name SMMU_STRTAB_BASE_LO - SMMU_STRTAB_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_STRTAB_BASE_LO_ADDR_MASK    (0xFFFFFFC0U)
#define MMU_TCU_SMMU_STRTAB_BASE_LO_ADDR_SHIFT   (6U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_STRTAB_BASE_LO_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_STRTAB_BASE_HI - SMMU_STRTAB_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_STRTAB_BASE_HI_ADDR_MASK    (0xFFFFFU)
#define MMU_TCU_SMMU_STRTAB_BASE_HI_ADDR_SHIFT   (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_STRTAB_BASE_HI_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_STRTAB_BASE_HI_RA_MASK      (0x40000000U)
#define MMU_TCU_SMMU_STRTAB_BASE_HI_RA_SHIFT     (30U)
/*! RA - RA */
#define MMU_TCU_SMMU_STRTAB_BASE_HI_RA(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_HI_RA_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_HI_RA_MASK)
/*! @} */

/*! @name SMMU_STRTAB_BASE_CFG - SMMU_STRTAB_BASE_CFG */
/*! @{ */

#define MMU_TCU_SMMU_STRTAB_BASE_CFG_LOG2SIZE_MASK (0x3FU)
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_LOG2SIZE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_CFG_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_CFG_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_STRTAB_BASE_CFG_SPLIT_MASK  (0x7C0U)
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_SPLIT_SHIFT (6U)
/*! SPLIT - SPLIT */
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_SPLIT(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_CFG_SPLIT_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_CFG_SPLIT_MASK)

#define MMU_TCU_SMMU_STRTAB_BASE_CFG_FMT_MASK    (0x30000U)
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_FMT_SHIFT   (16U)
/*! FMT - FMT */
#define MMU_TCU_SMMU_STRTAB_BASE_CFG_FMT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_STRTAB_BASE_CFG_FMT_SHIFT)) & MMU_TCU_SMMU_STRTAB_BASE_CFG_FMT_MASK)
/*! @} */

/*! @name SMMU_CMDQ_BASE_LO - SMMU_CMDQ_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_CMDQ_BASE_LO_LOG2SIZE_MASK  (0x1FU)
#define MMU_TCU_SMMU_CMDQ_BASE_LO_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_CMDQ_BASE_LO_LOG2SIZE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_BASE_LO_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_CMDQ_BASE_LO_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_CMDQ_BASE_LO_ADDR_MASK      (0xFFFFFFE0U)
#define MMU_TCU_SMMU_CMDQ_BASE_LO_ADDR_SHIFT     (5U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_CMDQ_BASE_LO_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_CMDQ_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_CMDQ_BASE_HI - SMMU_CMDQ_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_CMDQ_BASE_HI_ADDR_MASK      (0xFFFFFU)
#define MMU_TCU_SMMU_CMDQ_BASE_HI_ADDR_SHIFT     (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_CMDQ_BASE_HI_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_CMDQ_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_CMDQ_BASE_HI_RA_MASK        (0x40000000U)
#define MMU_TCU_SMMU_CMDQ_BASE_HI_RA_SHIFT       (30U)
/*! RA - RA */
#define MMU_TCU_SMMU_CMDQ_BASE_HI_RA(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_BASE_HI_RA_SHIFT)) & MMU_TCU_SMMU_CMDQ_BASE_HI_RA_MASK)
/*! @} */

/*! @name SMMU_CMDQ_PROD - SMMU_CMDQ_PROD */
/*! @{ */

#define MMU_TCU_SMMU_CMDQ_PROD_WR_MASK           (0xFFFFFU)
#define MMU_TCU_SMMU_CMDQ_PROD_WR_SHIFT          (0U)
/*! WR - WR */
#define MMU_TCU_SMMU_CMDQ_PROD_WR(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_PROD_WR_SHIFT)) & MMU_TCU_SMMU_CMDQ_PROD_WR_MASK)
/*! @} */

/*! @name SMMU_CMDQ_CONS - SMMU_CMDQ_CONS */
/*! @{ */

#define MMU_TCU_SMMU_CMDQ_CONS_RD_MASK           (0xFFFFFU)
#define MMU_TCU_SMMU_CMDQ_CONS_RD_SHIFT          (0U)
/*! RD - RD */
#define MMU_TCU_SMMU_CMDQ_CONS_RD(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_CONS_RD_SHIFT)) & MMU_TCU_SMMU_CMDQ_CONS_RD_MASK)

#define MMU_TCU_SMMU_CMDQ_CONS_ERR_MASK          (0x7F000000U)
#define MMU_TCU_SMMU_CMDQ_CONS_ERR_SHIFT         (24U)
/*! ERR - ERR */
#define MMU_TCU_SMMU_CMDQ_CONS_ERR(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CMDQ_CONS_ERR_SHIFT)) & MMU_TCU_SMMU_CMDQ_CONS_ERR_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_BASE_LO - SMMU_EVENTQ_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_BASE_LO_LOG2SIZE_MASK (0x1FU)
#define MMU_TCU_SMMU_EVENTQ_BASE_LO_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_EVENTQ_BASE_LO_LOG2SIZE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_BASE_LO_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_EVENTQ_BASE_LO_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_EVENTQ_BASE_LO_ADDR_MASK    (0xFFFFFFE0U)
#define MMU_TCU_SMMU_EVENTQ_BASE_LO_ADDR_SHIFT   (5U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_EVENTQ_BASE_LO_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_EVENTQ_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_BASE_HI - SMMU_EVENTQ_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_BASE_HI_ADDR_MASK    (0xFFFFFU)
#define MMU_TCU_SMMU_EVENTQ_BASE_HI_ADDR_SHIFT   (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_EVENTQ_BASE_HI_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_EVENTQ_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_EVENTQ_BASE_HI_WA_MASK      (0x40000000U)
#define MMU_TCU_SMMU_EVENTQ_BASE_HI_WA_SHIFT     (30U)
/*! WA - WA */
#define MMU_TCU_SMMU_EVENTQ_BASE_HI_WA(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_BASE_HI_WA_SHIFT)) & MMU_TCU_SMMU_EVENTQ_BASE_HI_WA_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_IRQ_CFG0_LO - SMMU_EVENTQ_IRQ_CFG0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_LO_ADDR_MASK (0xFFFFFFFCU)
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_LO_ADDR_SHIFT (2U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_LO_ADDR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_IRQ_CFG0_HI - SMMU_EVENTQ_IRQ_CFG0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_HI_ADDR_MASK (0xFFFFFU)
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_HI_ADDR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_EVENTQ_IRQ_CFG0_HI_ADDR_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_IRQ_CFG1 - SMMU_EVENTQ_IRQ_CFG1 */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG1_DATA_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG1_DATA_SHIFT  (0U)
/*! DATA - DATA */
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG1_DATA(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_IRQ_CFG1_DATA_SHIFT)) & MMU_TCU_SMMU_EVENTQ_IRQ_CFG1_DATA_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_IRQ_CFG2 - SMMU_EVENTQ_IRQ_CFG2 */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_MemAttr_MASK (0xFU)
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_MemAttr_SHIFT (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_MemAttr(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_MemAttr_SHIFT)) & MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_MemAttr_MASK)

#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_SH_MASK     (0x30U)
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_SH_SHIFT    (4U)
/*! SH - SH */
#define MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_SH(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_SH_SHIFT)) & MMU_TCU_SMMU_EVENTQ_IRQ_CFG2_SH_MASK)
/*! @} */

/*! @name SMMU_PRIQ_BASE_LO - SMMU_PRIQ_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_BASE_LO_LOG2SIZE_MASK  (0x1FU)
#define MMU_TCU_SMMU_PRIQ_BASE_LO_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_PRIQ_BASE_LO_LOG2SIZE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_BASE_LO_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_PRIQ_BASE_LO_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_PRIQ_BASE_LO_ADDR_MASK      (0xFFFFFFE0U)
#define MMU_TCU_SMMU_PRIQ_BASE_LO_ADDR_SHIFT     (5U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_PRIQ_BASE_LO_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_PRIQ_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_PRIQ_BASE_HI - SMMU_PRIQ_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_BASE_HI_ADDR_MASK      (0xFFFFFU)
#define MMU_TCU_SMMU_PRIQ_BASE_HI_ADDR_SHIFT     (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_PRIQ_BASE_HI_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_PRIQ_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_PRIQ_BASE_HI_WA_MASK        (0x40000000U)
#define MMU_TCU_SMMU_PRIQ_BASE_HI_WA_SHIFT       (30U)
/*! WA - WA */
#define MMU_TCU_SMMU_PRIQ_BASE_HI_WA(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_BASE_HI_WA_SHIFT)) & MMU_TCU_SMMU_PRIQ_BASE_HI_WA_MASK)
/*! @} */

/*! @name SMMU_PRIQ_IRQ_CFG0_LO - SMMU_PRIQ_IRQ_CFG0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_LO_ADDR_MASK  (0xFFFFFFFCU)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_LO_ADDR_SHIFT (2U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_LO_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG0_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG0_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_PRIQ_IRQ_CFG0_HI - SMMU_PRIQ_IRQ_CFG0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_HI_ADDR_MASK  (0xFFFFFU)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG0_HI_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG0_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG0_HI_ADDR_MASK)
/*! @} */

/*! @name SMMU_PRIQ_IRQ_CFG1 - SMMU_PRIQ_IRQ_CFG1 */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG1_DATA_MASK     (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG1_DATA_SHIFT    (0U)
/*! DATA - DATA */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG1_DATA(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG1_DATA_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG1_DATA_MASK)
/*! @} */

/*! @name SMMU_PRIQ_IRQ_CFG2 - SMMU_PRIQ_IRQ_CFG2 */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_MemAttr_MASK  (0xFU)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_MemAttr_SHIFT (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_MemAttr(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG2_MemAttr_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG2_MemAttr_MASK)

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_SH_MASK       (0x30U)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_SH_SHIFT      (4U)
/*! SH - SH */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_SH(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG2_SH_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG2_SH_MASK)

#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_LO_MASK       (0x80000000U)
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_LO_SHIFT      (31U)
/*! LO - LO */
#define MMU_TCU_SMMU_PRIQ_IRQ_CFG2_LO(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_IRQ_CFG2_LO_SHIFT)) & MMU_TCU_SMMU_PRIQ_IRQ_CFG2_LO_MASK)
/*! @} */

/*! @name SMMU_MPAMIDR - SMMU_MPAMIDR */
/*! @{ */

#define MMU_TCU_SMMU_MPAMIDR_PARTID_MAX_MASK     (0xFFFFU)
#define MMU_TCU_SMMU_MPAMIDR_PARTID_MAX_SHIFT    (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TCU_SMMU_MPAMIDR_PARTID_MAX(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_MPAMIDR_PARTID_MAX_SHIFT)) & MMU_TCU_SMMU_MPAMIDR_PARTID_MAX_MASK)

#define MMU_TCU_SMMU_MPAMIDR_PMG_MAX_MASK        (0xFF0000U)
#define MMU_TCU_SMMU_MPAMIDR_PMG_MAX_SHIFT       (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TCU_SMMU_MPAMIDR_PMG_MAX(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_MPAMIDR_PMG_MAX_SHIFT)) & MMU_TCU_SMMU_MPAMIDR_PMG_MAX_MASK)
/*! @} */

/*! @name SMMU_GMPAM - SMMU_GMPAM */
/*! @{ */

#define MMU_TCU_SMMU_GMPAM_SO_PARTID_MASK        (0xFFFFU)
#define MMU_TCU_SMMU_GMPAM_SO_PARTID_SHIFT       (0U)
/*! SO_PARTID - SO_PARTID */
#define MMU_TCU_SMMU_GMPAM_SO_PARTID(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GMPAM_SO_PARTID_SHIFT)) & MMU_TCU_SMMU_GMPAM_SO_PARTID_MASK)

#define MMU_TCU_SMMU_GMPAM_SO_PMG_MASK           (0xFF0000U)
#define MMU_TCU_SMMU_GMPAM_SO_PMG_SHIFT          (16U)
/*! SO_PMG - SO_PMG */
#define MMU_TCU_SMMU_GMPAM_SO_PMG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GMPAM_SO_PMG_SHIFT)) & MMU_TCU_SMMU_GMPAM_SO_PMG_MASK)

#define MMU_TCU_SMMU_GMPAM_Update_MASK           (0x80000000U)
#define MMU_TCU_SMMU_GMPAM_Update_SHIFT          (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_GMPAM_Update(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GMPAM_Update_SHIFT)) & MMU_TCU_SMMU_GMPAM_Update_MASK)
/*! @} */

/*! @name SMMU_GBPMPAM - SMMU_GBPMPAM */
/*! @{ */

#define MMU_TCU_SMMU_GBPMPAM_GBP_PARTID_MASK     (0xFFFFU)
#define MMU_TCU_SMMU_GBPMPAM_GBP_PARTID_SHIFT    (0U)
/*! GBP_PARTID - GBP_PARTID */
#define MMU_TCU_SMMU_GBPMPAM_GBP_PARTID(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPMPAM_GBP_PARTID_SHIFT)) & MMU_TCU_SMMU_GBPMPAM_GBP_PARTID_MASK)

#define MMU_TCU_SMMU_GBPMPAM_GBP_PMG_MASK        (0xFF0000U)
#define MMU_TCU_SMMU_GBPMPAM_GBP_PMG_SHIFT       (16U)
/*! GBP_PMG - GBP_PMG */
#define MMU_TCU_SMMU_GBPMPAM_GBP_PMG(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPMPAM_GBP_PMG_SHIFT)) & MMU_TCU_SMMU_GBPMPAM_GBP_PMG_MASK)

#define MMU_TCU_SMMU_GBPMPAM_Update_MASK         (0x80000000U)
#define MMU_TCU_SMMU_GBPMPAM_Update_SHIFT        (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_GBPMPAM_Update(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_GBPMPAM_Update_SHIFT)) & MMU_TCU_SMMU_GBPMPAM_Update_MASK)
/*! @} */

/*! @name SMMU_PIDR4 - Peripheral ID4 */
/*! @{ */

#define MMU_TCU_SMMU_PIDR4_DES_2_MASK            (0xFU)
#define MMU_TCU_SMMU_PIDR4_DES_2_SHIFT           (0U)
/*! DES_2 - DES_2 */
#define MMU_TCU_SMMU_PIDR4_DES_2(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR4_DES_2_SHIFT)) & MMU_TCU_SMMU_PIDR4_DES_2_MASK)

#define MMU_TCU_SMMU_PIDR4_SIZE_MASK             (0xF0U)
#define MMU_TCU_SMMU_PIDR4_SIZE_SHIFT            (4U)
/*! SIZE - SIZE */
#define MMU_TCU_SMMU_PIDR4_SIZE(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR4_SIZE_SHIFT)) & MMU_TCU_SMMU_PIDR4_SIZE_MASK)
/*! @} */

/*! @name SMMU_PIDR0 - Peripheral ID0 */
/*! @{ */

#define MMU_TCU_SMMU_PIDR0_PART_0_MASK           (0xFFU)
#define MMU_TCU_SMMU_PIDR0_PART_0_SHIFT          (0U)
/*! PART_0 - PART_0 */
#define MMU_TCU_SMMU_PIDR0_PART_0(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR0_PART_0_SHIFT)) & MMU_TCU_SMMU_PIDR0_PART_0_MASK)
/*! @} */

/*! @name SMMU_PIDR1 - Peripheral ID1 */
/*! @{ */

#define MMU_TCU_SMMU_PIDR1_PART_1_MASK           (0xFU)
#define MMU_TCU_SMMU_PIDR1_PART_1_SHIFT          (0U)
/*! PART_1 - PART_1 */
#define MMU_TCU_SMMU_PIDR1_PART_1(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR1_PART_1_SHIFT)) & MMU_TCU_SMMU_PIDR1_PART_1_MASK)

#define MMU_TCU_SMMU_PIDR1_DES_0_MASK            (0xF0U)
#define MMU_TCU_SMMU_PIDR1_DES_0_SHIFT           (4U)
/*! DES_0 - DES_0 */
#define MMU_TCU_SMMU_PIDR1_DES_0(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR1_DES_0_SHIFT)) & MMU_TCU_SMMU_PIDR1_DES_0_MASK)
/*! @} */

/*! @name SMMU_PIDR2 - Peripheral ID2 */
/*! @{ */

#define MMU_TCU_SMMU_PIDR2_DES_1_MASK            (0x7U)
#define MMU_TCU_SMMU_PIDR2_DES_1_SHIFT           (0U)
/*! DES_1 - DES_1 */
#define MMU_TCU_SMMU_PIDR2_DES_1(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR2_DES_1_SHIFT)) & MMU_TCU_SMMU_PIDR2_DES_1_MASK)

#define MMU_TCU_SMMU_PIDR2_JEDEC_MASK            (0x8U)
#define MMU_TCU_SMMU_PIDR2_JEDEC_SHIFT           (3U)
/*! JEDEC - JEDEC */
#define MMU_TCU_SMMU_PIDR2_JEDEC(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR2_JEDEC_SHIFT)) & MMU_TCU_SMMU_PIDR2_JEDEC_MASK)

#define MMU_TCU_SMMU_PIDR2_REVISION_MASK         (0xF0U)
#define MMU_TCU_SMMU_PIDR2_REVISION_SHIFT        (4U)
/*! REVISION - REVISION */
#define MMU_TCU_SMMU_PIDR2_REVISION(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR2_REVISION_SHIFT)) & MMU_TCU_SMMU_PIDR2_REVISION_MASK)
/*! @} */

/*! @name SMMU_PIDR3 - Peripheral ID3 */
/*! @{ */

#define MMU_TCU_SMMU_PIDR3_CMOD_MASK             (0xFU)
#define MMU_TCU_SMMU_PIDR3_CMOD_SHIFT            (0U)
/*! CMOD - CMOD */
#define MMU_TCU_SMMU_PIDR3_CMOD(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR3_CMOD_SHIFT)) & MMU_TCU_SMMU_PIDR3_CMOD_MASK)

#define MMU_TCU_SMMU_PIDR3_REVAND_MASK           (0xF0U)
#define MMU_TCU_SMMU_PIDR3_REVAND_SHIFT          (4U)
/*! REVAND - REVAND */
#define MMU_TCU_SMMU_PIDR3_REVAND(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PIDR3_REVAND_SHIFT)) & MMU_TCU_SMMU_PIDR3_REVAND_MASK)
/*! @} */

/*! @name SMMU_CIDR0 - Component ID0 */
/*! @{ */

#define MMU_TCU_SMMU_CIDR0_PREAMBLE_MASK         (0xFFU)
#define MMU_TCU_SMMU_CIDR0_PREAMBLE_SHIFT        (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_CIDR0_PREAMBLE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CIDR0_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_CIDR0_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_CIDR1 - Component ID1 */
/*! @{ */

#define MMU_TCU_SMMU_CIDR1_PREAMBLE_MASK         (0xFU)
#define MMU_TCU_SMMU_CIDR1_PREAMBLE_SHIFT        (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_CIDR1_PREAMBLE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CIDR1_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_CIDR1_PREAMBLE_MASK)

#define MMU_TCU_SMMU_CIDR1_CLASS_MASK            (0xF0U)
#define MMU_TCU_SMMU_CIDR1_CLASS_SHIFT           (4U)
/*! CLASS - CLASS */
#define MMU_TCU_SMMU_CIDR1_CLASS(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CIDR1_CLASS_SHIFT)) & MMU_TCU_SMMU_CIDR1_CLASS_MASK)
/*! @} */

/*! @name SMMU_CIDR2 - Component ID2 */
/*! @{ */

#define MMU_TCU_SMMU_CIDR2_PREAMBLE_MASK         (0xFFU)
#define MMU_TCU_SMMU_CIDR2_PREAMBLE_SHIFT        (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_CIDR2_PREAMBLE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CIDR2_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_CIDR2_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_CIDR3 - Component ID3 */
/*! @{ */

#define MMU_TCU_SMMU_CIDR3_PREAMBLE_MASK         (0xFFU)
#define MMU_TCU_SMMU_CIDR3_PREAMBLE_SHIFT        (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_CIDR3_PREAMBLE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_CIDR3_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_CIDR3_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER0 - SMMU_PMCG_EVTYPER0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER0_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER0_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER0_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER0_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER0_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_MASK (0x20000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_SHIFT (29U)
/*! FILTER_SID_SPAN - FILTER_SID_SPAN */
#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_MASK (0x40000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_SHIFT (30U)
/*! FILTER_SEC_SID - FILTER_SEC_SID */
#define MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER0_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER0_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER0_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER0_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER0_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER1 - SMMU_PMCG_EVTYPER1 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER1_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER1_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER1_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER1_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER1_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER1_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER1_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER1_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER1_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER1_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER2 - SMMU_PMCG_EVTYPER2 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER2_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER2_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER2_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER2_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER2_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER2_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER2_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER2_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER2_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER2_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER3 - SMMU_PMCG_EVTYPER3 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER3_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER3_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER3_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER3_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER3_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER3_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER3_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER3_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER3_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER3_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER4 - SMMU_PMCG_EVTYPER4 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER4_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER4_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER4_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER4_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER4_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER4_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER4_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER4_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER4_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER4_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER5 - SMMU_PMCG_EVTYPER5 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER5_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER5_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER5_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER5_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER5_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER5_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER5_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER5_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER5_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER5_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER6 - SMMU_PMCG_EVTYPER6 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER6_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER6_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER6_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER6_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER6_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER6_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER6_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER6_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER6_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER6_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER7 - SMMU_PMCG_EVTYPER7 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER7_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER7_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER7_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER7_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER7_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER7_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER7_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER7_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER7_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER7_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER8 - SMMU_PMCG_EVTYPER8 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER8_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER8_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER8_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER8_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER8_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER8_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER8_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER8_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER8_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER8_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER9 - SMMU_PMCG_EVTYPER9 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER9_EVNT_MASK     (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER9_EVNT_SHIFT    (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER9_EVNT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER9_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER9_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER9_OVFCAP_MASK   (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER9_OVFCAP_SHIFT  (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER9_OVFCAP(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER9_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER9_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER10 - SMMU_PMCG_EVTYPER10 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER10_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER10_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER10_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER10_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER10_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER10_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER10_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER10_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER10_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER10_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER11 - SMMU_PMCG_EVTYPER11 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER11_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER11_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER11_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER11_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER11_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER11_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER11_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER11_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER11_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER11_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER12 - SMMU_PMCG_EVTYPER12 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER12_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER12_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER12_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER12_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER12_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER12_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER12_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER12_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER12_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER12_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER13 - SMMU_PMCG_EVTYPER13 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER13_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER13_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER13_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER13_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER13_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER13_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER13_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER13_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER13_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER13_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER14 - SMMU_PMCG_EVTYPER14 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER14_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER14_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER14_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER14_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER14_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER14_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER14_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER14_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER14_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER14_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER15 - SMMU_PMCG_EVTYPER15 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVTYPER15_EVNT_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_EVTYPER15_EVNT_SHIFT   (0U)
/*! EVNT - EVNT */
#define MMU_TCU_SMMU_PMCG_EVTYPER15_EVNT(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER15_EVNT_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER15_EVNT_MASK)

#define MMU_TCU_SMMU_PMCG_EVTYPER15_OVFCAP_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_EVTYPER15_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TCU_SMMU_PMCG_EVTYPER15_OVFCAP(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVTYPER15_OVFCAP_SHIFT)) & MMU_TCU_SMMU_PMCG_EVTYPER15_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_SMR0 - SMMU_PMCG_SMR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SMR0_STREAMID_MASK     (0xFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SMR0_STREAMID_SHIFT    (0U)
/*! STREAMID - STREAMID */
#define MMU_TCU_SMMU_PMCG_SMR0_STREAMID(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SMR0_STREAMID_SHIFT)) & MMU_TCU_SMMU_PMCG_SMR0_STREAMID_MASK)
/*! @} */

/*! @name SMMU_PMCG_CNTENSET0 - SMMU_PMCG_CNTENSET0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CNTENSET0_CNTEN_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CNTENSET0_CNTEN_SHIFT  (0U)
/*! CNTEN - CNTEN */
#define MMU_TCU_SMMU_PMCG_CNTENSET0_CNTEN(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CNTENSET0_CNTEN_SHIFT)) & MMU_TCU_SMMU_PMCG_CNTENSET0_CNTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_CNTENCLR0 - SMMU_PMCG_CNTENCLR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CNTENCLR0_CNTEN_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CNTENCLR0_CNTEN_SHIFT  (0U)
/*! CNTEN - CNTEN */
#define MMU_TCU_SMMU_PMCG_CNTENCLR0_CNTEN(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CNTENCLR0_CNTEN_SHIFT)) & MMU_TCU_SMMU_PMCG_CNTENCLR0_CNTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_INTENSET0 - SMMU_PMCG_INTENSET0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_INTENSET0_INTEN_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_INTENSET0_INTEN_SHIFT  (0U)
/*! INTEN - INTEN */
#define MMU_TCU_SMMU_PMCG_INTENSET0_INTEN(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_INTENSET0_INTEN_SHIFT)) & MMU_TCU_SMMU_PMCG_INTENSET0_INTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_INTENCLR0 - SMMU_PMCG_INTENCLR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_INTENCLR0_INTEN_MASK   (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_INTENCLR0_INTEN_SHIFT  (0U)
/*! INTEN - INTEN */
#define MMU_TCU_SMMU_PMCG_INTENCLR0_INTEN(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_INTENCLR0_INTEN_SHIFT)) & MMU_TCU_SMMU_PMCG_INTENCLR0_INTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_SCR - SMMU_PMCG_SCR */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SCR_SO_MASK            (0x1U)
#define MMU_TCU_SMMU_PMCG_SCR_SO_SHIFT           (0U)
/*! SO - SO */
#define MMU_TCU_SMMU_PMCG_SCR_SO(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SCR_SO_SHIFT)) & MMU_TCU_SMMU_PMCG_SCR_SO_MASK)

#define MMU_TCU_SMMU_PMCG_SCR_NSRA_MASK          (0x2U)
#define MMU_TCU_SMMU_PMCG_SCR_NSRA_SHIFT         (1U)
/*! NSRA - NSRA */
#define MMU_TCU_SMMU_PMCG_SCR_NSRA(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SCR_NSRA_SHIFT)) & MMU_TCU_SMMU_PMCG_SCR_NSRA_MASK)

#define MMU_TCU_SMMU_PMCG_SCR_NSMSI_MASK         (0x4U)
#define MMU_TCU_SMMU_PMCG_SCR_NSMSI_SHIFT        (2U)
/*! NSMSI - NSMSI */
#define MMU_TCU_SMMU_PMCG_SCR_NSMSI(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SCR_NSMSI_SHIFT)) & MMU_TCU_SMMU_PMCG_SCR_NSMSI_MASK)

#define MMU_TCU_SMMU_PMCG_SCR_READS_AS_ONE_MASK  (0x80000000U)
#define MMU_TCU_SMMU_PMCG_SCR_READS_AS_ONE_SHIFT (31U)
/*! READS_AS_ONE - READS_AS_ONE */
#define MMU_TCU_SMMU_PMCG_SCR_READS_AS_ONE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SCR_READS_AS_ONE_SHIFT)) & MMU_TCU_SMMU_PMCG_SCR_READS_AS_ONE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CFGR - SMMU_PMCG_CFGR */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CFGR_NCTR_MASK         (0x3FU)
#define MMU_TCU_SMMU_PMCG_CFGR_NCTR_SHIFT        (0U)
/*! NCTR - NCTR */
#define MMU_TCU_SMMU_PMCG_CFGR_NCTR(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_NCTR_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_NCTR_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_SIZE_MASK         (0x3F00U)
#define MMU_TCU_SMMU_PMCG_CFGR_SIZE_SHIFT        (8U)
/*! SIZE - SIZE */
#define MMU_TCU_SMMU_PMCG_CFGR_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_SIZE_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_SIZE_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_RELOC_CTRS_MASK   (0x100000U)
#define MMU_TCU_SMMU_PMCG_CFGR_RELOC_CTRS_SHIFT  (20U)
/*! RELOC_CTRS - RELOC_CTRS */
#define MMU_TCU_SMMU_PMCG_CFGR_RELOC_CTRS(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_RELOC_CTRS_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_RELOC_CTRS_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_MSI_MASK          (0x200000U)
#define MMU_TCU_SMMU_PMCG_CFGR_MSI_SHIFT         (21U)
/*! MSI - MSI */
#define MMU_TCU_SMMU_PMCG_CFGR_MSI(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_MSI_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_MSI_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_CAPTURE_MASK      (0x400000U)
#define MMU_TCU_SMMU_PMCG_CFGR_CAPTURE_SHIFT     (22U)
/*! CAPTURE - CAPTURE */
#define MMU_TCU_SMMU_PMCG_CFGR_CAPTURE(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_CAPTURE_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_CAPTURE_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_SID_FILTER_TYPE_MASK (0x800000U)
#define MMU_TCU_SMMU_PMCG_CFGR_SID_FILTER_TYPE_SHIFT (23U)
/*! SID_FILTER_TYPE - SID_FILTER_TYPE */
#define MMU_TCU_SMMU_PMCG_CFGR_SID_FILTER_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_SID_FILTER_TYPE_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_SID_FILTER_TYPE_MASK)

#define MMU_TCU_SMMU_PMCG_CFGR_MPAM_MASK         (0x1000000U)
#define MMU_TCU_SMMU_PMCG_CFGR_MPAM_SHIFT        (24U)
/*! MPAM - MPAM */
#define MMU_TCU_SMMU_PMCG_CFGR_MPAM(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CFGR_MPAM_SHIFT)) & MMU_TCU_SMMU_PMCG_CFGR_MPAM_MASK)
/*! @} */

/*! @name SMMU_PMCG_CR - SMMU_PMCG_CR */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CR_E_MASK              (0x1U)
#define MMU_TCU_SMMU_PMCG_CR_E_SHIFT             (0U)
/*! E - E */
#define MMU_TCU_SMMU_PMCG_CR_E(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CR_E_SHIFT)) & MMU_TCU_SMMU_PMCG_CR_E_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID0_LO - SMMU_PMCG_CEID0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CEID0_LO_N_MASK        (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CEID0_LO_N_SHIFT       (0U)
/*! N - N */
#define MMU_TCU_SMMU_PMCG_CEID0_LO_N(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CEID0_LO_N_SHIFT)) & MMU_TCU_SMMU_PMCG_CEID0_LO_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID0_HI - SMMU_PMCG_CEID0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CEID0_HI_N_MASK        (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CEID0_HI_N_SHIFT       (0U)
/*! N - N */
#define MMU_TCU_SMMU_PMCG_CEID0_HI_N(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CEID0_HI_N_SHIFT)) & MMU_TCU_SMMU_PMCG_CEID0_HI_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID1_LO - SMMU_PMCG_CEID1 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CEID1_LO_N_MASK        (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CEID1_LO_N_SHIFT       (0U)
/*! N - N */
#define MMU_TCU_SMMU_PMCG_CEID1_LO_N(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CEID1_LO_N_SHIFT)) & MMU_TCU_SMMU_PMCG_CEID1_LO_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID1_HI - SMMU_PMCG_CEID1 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CEID1_HI_N_MASK        (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_CEID1_HI_N_SHIFT       (0U)
/*! N - N */
#define MMU_TCU_SMMU_PMCG_CEID1_HI_N(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CEID1_HI_N_SHIFT)) & MMU_TCU_SMMU_PMCG_CEID1_HI_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_IRQ_CTRL - SMMU_PMCG_IRQ_CTRL */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_IRQ_CTRL_IRQEN_MASK    (0x1U)
#define MMU_TCU_SMMU_PMCG_IRQ_CTRL_IRQEN_SHIFT   (0U)
/*! IRQEN - IRQEN */
#define MMU_TCU_SMMU_PMCG_IRQ_CTRL_IRQEN(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_IRQ_CTRL_IRQEN_SHIFT)) & MMU_TCU_SMMU_PMCG_IRQ_CTRL_IRQEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_IRQ_CTRLACK - SMMU_PMCG_IRQ_CTRLACK */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_IRQ_CTRLACK_IRQEN_MASK (0x1U)
#define MMU_TCU_SMMU_PMCG_IRQ_CTRLACK_IRQEN_SHIFT (0U)
/*! IRQEN - IRQEN */
#define MMU_TCU_SMMU_PMCG_IRQ_CTRLACK_IRQEN(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_IRQ_CTRLACK_IRQEN_SHIFT)) & MMU_TCU_SMMU_PMCG_IRQ_CTRLACK_IRQEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_AIDR - SMMU_PMCG_AIDR */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMINORREV_MASK (0xFU)
#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMINORREV_SHIFT (0U)
/*! ARCHMINORREV - ARCHMINORREV */
#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMINORREV(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_AIDR_ARCHMINORREV_SHIFT)) & MMU_TCU_SMMU_PMCG_AIDR_ARCHMINORREV_MASK)

#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMAJORREV_MASK (0xF0U)
#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMAJORREV_SHIFT (4U)
/*! ARCHMAJORREV - ARCHMAJORREV */
#define MMU_TCU_SMMU_PMCG_AIDR_ARCHMAJORREV(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_AIDR_ARCHMAJORREV_SHIFT)) & MMU_TCU_SMMU_PMCG_AIDR_ARCHMAJORREV_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMAUTHSTATUS - PMU Authentication Status Register */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSE_MASK  (0x1U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSE_SHIFT (0U)
/*! NSE - NSE */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSE_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSE_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSI_MASK  (0x2U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSI_SHIFT (1U)
/*! NSI - NSI */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSI(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSI_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSI_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNE_MASK (0x4U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNE_SHIFT (2U)
/*! NSNE - NSNE */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNE(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNE_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNE_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNI_MASK (0x8U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNI_SHIFT (3U)
/*! NSNI - NSNI */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNI(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNI_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_NSNI_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SE_MASK   (0x10U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SE_SHIFT  (4U)
/*! SE - SE */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SE(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SE_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SE_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SI_MASK   (0x20U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SI_SHIFT  (5U)
/*! SI - SI */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SI(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SI_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SI_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNE_MASK  (0x40U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNE_SHIFT (6U)
/*! SNE - SNE */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNE_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNE_MASK)

#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNI_MASK  (0x80U)
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNI_SHIFT (7U)
/*! SNI - SNI */
#define MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNI(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNI_SHIFT)) & MMU_TCU_SMMU_PMCG_PMAUTHSTATUS_SNI_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMDEVARCH - PMU Device Architecture Register */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHID_MASK  (0xFFFFU)
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHID_SHIFT (0U)
/*! ARCHID - ARCHID */
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHID(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHID_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHID_MASK)

#define MMU_TCU_SMMU_PMCG_PMDEVARCH_REVISION_MASK (0xF0000U)
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_REVISION_SHIFT (16U)
/*! REVISION - REVISION */
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_REVISION(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVARCH_REVISION_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVARCH_REVISION_MASK)

#define MMU_TCU_SMMU_PMCG_PMDEVARCH_PRESENT_MASK (0x100000U)
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_PRESENT_SHIFT (20U)
/*! PRESENT - PRESENT */
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_PRESENT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVARCH_PRESENT_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVARCH_PRESENT_MASK)

#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHITECT_MASK (0xFFE00000U)
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHITECT_SHIFT (21U)
/*! ARCHITECT - ARCHITECT */
#define MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHITECT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHITECT_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVARCH_ARCHITECT_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMDEVTYPE - PMU Device Type Register */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_CLS_MASK     (0xFU)
#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_CLS_SHIFT    (0U)
/*! CLS - CLS */
#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_CLS(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVTYPE_CLS_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVTYPE_CLS_MASK)

#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_MASK (0xF0U)
#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_SHIFT (4U)
/*! SUB_TYPE - SUB_TYPE */
#define MMU_TCU_SMMU_PMCG_PMDEVTYPE_SUB_TYPE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_SHIFT)) & MMU_TCU_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR4 - PMU Peripheral ID4 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PIDR4_DES_2_MASK       (0xFU)
#define MMU_TCU_SMMU_PMCG_PIDR4_DES_2_SHIFT      (0U)
/*! DES_2 - DES_2 */
#define MMU_TCU_SMMU_PMCG_PIDR4_DES_2(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR4_DES_2_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR4_DES_2_MASK)

#define MMU_TCU_SMMU_PMCG_PIDR4_SIZE_MASK        (0xF0U)
#define MMU_TCU_SMMU_PMCG_PIDR4_SIZE_SHIFT       (4U)
/*! SIZE - SIZE */
#define MMU_TCU_SMMU_PMCG_PIDR4_SIZE(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR4_SIZE_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR4_SIZE_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR0 - PMU Peripheral ID0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PIDR0_PART_0_MASK      (0xFFU)
#define MMU_TCU_SMMU_PMCG_PIDR0_PART_0_SHIFT     (0U)
/*! PART_0 - PART_0 */
#define MMU_TCU_SMMU_PMCG_PIDR0_PART_0(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR0_PART_0_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR0_PART_0_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR1 - PMU Peripheral ID1 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PIDR1_PART_1_MASK      (0xFU)
#define MMU_TCU_SMMU_PMCG_PIDR1_PART_1_SHIFT     (0U)
/*! PART_1 - PART_1 */
#define MMU_TCU_SMMU_PMCG_PIDR1_PART_1(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR1_PART_1_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR1_PART_1_MASK)

#define MMU_TCU_SMMU_PMCG_PIDR1_DES_0_MASK       (0xF0U)
#define MMU_TCU_SMMU_PMCG_PIDR1_DES_0_SHIFT      (4U)
/*! DES_0 - DES_0 */
#define MMU_TCU_SMMU_PMCG_PIDR1_DES_0(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR1_DES_0_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR1_DES_0_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR2 - PMU Peripheral ID2 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PIDR2_DES_1_MASK       (0x7U)
#define MMU_TCU_SMMU_PMCG_PIDR2_DES_1_SHIFT      (0U)
/*! DES_1 - DES_1 */
#define MMU_TCU_SMMU_PMCG_PIDR2_DES_1(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR2_DES_1_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR2_DES_1_MASK)

#define MMU_TCU_SMMU_PMCG_PIDR2_JEDEC_MASK       (0x8U)
#define MMU_TCU_SMMU_PMCG_PIDR2_JEDEC_SHIFT      (3U)
/*! JEDEC - JEDEC */
#define MMU_TCU_SMMU_PMCG_PIDR2_JEDEC(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR2_JEDEC_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR2_JEDEC_MASK)

#define MMU_TCU_SMMU_PMCG_PIDR2_REVISION_MASK    (0xF0U)
#define MMU_TCU_SMMU_PMCG_PIDR2_REVISION_SHIFT   (4U)
/*! REVISION - REVISION */
#define MMU_TCU_SMMU_PMCG_PIDR2_REVISION(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR2_REVISION_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR2_REVISION_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR3 - PMU Peripheral ID3 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_PIDR3_CMOD_MASK        (0xFU)
#define MMU_TCU_SMMU_PMCG_PIDR3_CMOD_SHIFT       (0U)
/*! CMOD - CMOD */
#define MMU_TCU_SMMU_PMCG_PIDR3_CMOD(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR3_CMOD_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR3_CMOD_MASK)

#define MMU_TCU_SMMU_PMCG_PIDR3_REVAND_MASK      (0xF0U)
#define MMU_TCU_SMMU_PMCG_PIDR3_REVAND_SHIFT     (4U)
/*! REVAND - REVAND */
#define MMU_TCU_SMMU_PMCG_PIDR3_REVAND(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_PIDR3_REVAND_SHIFT)) & MMU_TCU_SMMU_PMCG_PIDR3_REVAND_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR0 - PMU Component ID0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CIDR0_PREAMBLE_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_CIDR0_PREAMBLE_SHIFT   (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_PMCG_CIDR0_PREAMBLE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CIDR0_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_PMCG_CIDR0_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR1 - PMU Component ID1 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CIDR1_PREAMBLE_MASK    (0xFU)
#define MMU_TCU_SMMU_PMCG_CIDR1_PREAMBLE_SHIFT   (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_PMCG_CIDR1_PREAMBLE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CIDR1_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_PMCG_CIDR1_PREAMBLE_MASK)

#define MMU_TCU_SMMU_PMCG_CIDR1_CLASS_MASK       (0xF0U)
#define MMU_TCU_SMMU_PMCG_CIDR1_CLASS_SHIFT      (4U)
/*! CLASS - CLASS */
#define MMU_TCU_SMMU_PMCG_CIDR1_CLASS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CIDR1_CLASS_SHIFT)) & MMU_TCU_SMMU_PMCG_CIDR1_CLASS_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR2 - PMU Component ID2 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CIDR2_PREAMBLE_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_CIDR2_PREAMBLE_SHIFT   (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_PMCG_CIDR2_PREAMBLE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CIDR2_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_PMCG_CIDR2_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR3 - PMU Component ID3 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CIDR3_PREAMBLE_MASK    (0xFFU)
#define MMU_TCU_SMMU_PMCG_CIDR3_PREAMBLE_SHIFT   (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TCU_SMMU_PMCG_CIDR3_PREAMBLE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CIDR3_PREAMBLE_SHIFT)) & MMU_TCU_SMMU_PMCG_CIDR3_PREAMBLE_MASK)
/*! @} */

/*! @name MPAMF_IDR_LO_NS - MPAMF_IDR_ns (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_MPAMF_IDR_LO_NS_PARTID_MAX_MASK  (0xFFFFU)
#define MMU_TCU_MPAMF_IDR_LO_NS_PARTID_MAX_SHIFT (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TCU_MPAMF_IDR_LO_NS_PARTID_MAX(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_PARTID_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_PARTID_MAX_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_PMG_MAX_MASK     (0xFF0000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_PMG_MAX_SHIFT    (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TCU_MPAMF_IDR_LO_NS_PMG_MAX(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_PMG_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_PMG_MAX_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CCAP_PART_MASK (0x1000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CCAP_PART_SHIFT (24U)
/*! HAS_CCAP_PART - HAS_CCAP_PART */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CCAP_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_CCAP_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_CCAP_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CPOR_PART_MASK (0x2000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CPOR_PART_SHIFT (25U)
/*! HAS_CPOR_PART - HAS_CPOR_PART */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_CPOR_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_CPOR_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_CPOR_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MBW_PART_MASK (0x4000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MBW_PART_SHIFT (26U)
/*! HAS_MBW_PART - HAS_MBW_PART */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MBW_PART(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_MBW_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_MBW_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PRI_PART_MASK (0x8000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PRI_PART_SHIFT (27U)
/*! HAS_PRI_PART - HAS_PRI_PART */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PRI_PART(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_PRI_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_PRI_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_EXT_MASK         (0x10000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_EXT_SHIFT        (28U)
/*! EXT - EXT */
#define MMU_TCU_MPAMF_IDR_LO_NS_EXT(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_EXT_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_EXT_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_MASK (0x20000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_SHIFT (29U)
/*! HAS_IMPL_IDR - HAS_IMPL_IDR */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_IMPL_IDR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MSMON_MASK   (0x40000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MSMON_SHIFT  (30U)
/*! HAS_MSMON - HAS_MSMON */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_MSMON(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_MSMON_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_MSMON_MASK)

#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_MASK (0x80000000U)
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_SHIFT (31U)
/*! HAS_PARTID_NRW - HAS_PARTID_NRW */
#define MMU_TCU_MPAMF_IDR_LO_NS_HAS_PARTID_NRW(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_MASK)
/*! @} */

/*! @name MPAMF_IDR_HI_NS - MPAMF_IDR_ns (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_RIS_MASK     (0x1U)
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_RIS_SHIFT    (0U)
/*! HAS_RIS - HAS_RIS */
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_RIS(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_HAS_RIS_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_HAS_RIS_MASK)

#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_PART_MASK (0x10U)
#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_PART_SHIFT (4U)
/*! NO_IMPL_PART - NO_IMPL_PART */
#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_PART(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_PART_MASK)

#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_MASK (0x20U)
#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_SHIFT (5U)
/*! NO_IMPL_MSMON - NO_IMPL_MSMON */
#define MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_MSMON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_MASK)

#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_MASK (0x40U)
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_SHIFT (6U)
/*! HAS_EXTD_ESR - HAS_EXTD_ESR */
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_EXTD_ESR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_MASK)

#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_ESR_MASK     (0x80U)
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_ESR_SHIFT    (7U)
/*! HAS_ESR - HAS_ESR */
#define MMU_TCU_MPAMF_IDR_HI_NS_HAS_ESR(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_HAS_ESR_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_HAS_ESR_MASK)

#define MMU_TCU_MPAMF_IDR_HI_NS_RIS_MAX_MASK     (0xF000000U)
#define MMU_TCU_MPAMF_IDR_HI_NS_RIS_MAX_SHIFT    (24U)
/*! RIS_MAX - RIS_MAX */
#define MMU_TCU_MPAMF_IDR_HI_NS_RIS_MAX(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_NS_RIS_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_NS_RIS_MAX_MASK)
/*! @} */

/*! @name MPAMF_IIDR_NS - MPAMF_IIDR_ns */
/*! @{ */

#define MMU_TCU_MPAMF_IIDR_NS_Implementer_MASK   (0xFFFU)
#define MMU_TCU_MPAMF_IIDR_NS_Implementer_SHIFT  (0U)
/*! Implementer - Implementer */
#define MMU_TCU_MPAMF_IIDR_NS_Implementer(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_NS_Implementer_SHIFT)) & MMU_TCU_MPAMF_IIDR_NS_Implementer_MASK)

#define MMU_TCU_MPAMF_IIDR_NS_Revision_MASK      (0xF000U)
#define MMU_TCU_MPAMF_IIDR_NS_Revision_SHIFT     (12U)
/*! Revision - Revision */
#define MMU_TCU_MPAMF_IIDR_NS_Revision(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_NS_Revision_SHIFT)) & MMU_TCU_MPAMF_IIDR_NS_Revision_MASK)

#define MMU_TCU_MPAMF_IIDR_NS_Variant_MASK       (0xF0000U)
#define MMU_TCU_MPAMF_IIDR_NS_Variant_SHIFT      (16U)
/*! Variant - Variant */
#define MMU_TCU_MPAMF_IIDR_NS_Variant(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_NS_Variant_SHIFT)) & MMU_TCU_MPAMF_IIDR_NS_Variant_MASK)

#define MMU_TCU_MPAMF_IIDR_NS_ProductID_MASK     (0xFFF00000U)
#define MMU_TCU_MPAMF_IIDR_NS_ProductID_SHIFT    (20U)
/*! ProductID - ProductID */
#define MMU_TCU_MPAMF_IIDR_NS_ProductID(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_NS_ProductID_SHIFT)) & MMU_TCU_MPAMF_IIDR_NS_ProductID_MASK)
/*! @} */

/*! @name MPAMF_AIDR_NS - MPAMF_AIDR_ns */
/*! @{ */

#define MMU_TCU_MPAMF_AIDR_NS_ArchMinorRev_MASK  (0xFU)
#define MMU_TCU_MPAMF_AIDR_NS_ArchMinorRev_SHIFT (0U)
/*! ArchMinorRev - ArchMinorRev */
#define MMU_TCU_MPAMF_AIDR_NS_ArchMinorRev(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_AIDR_NS_ArchMinorRev_SHIFT)) & MMU_TCU_MPAMF_AIDR_NS_ArchMinorRev_MASK)

#define MMU_TCU_MPAMF_AIDR_NS_ArchMajorRev_MASK  (0xF0U)
#define MMU_TCU_MPAMF_AIDR_NS_ArchMajorRev_SHIFT (4U)
/*! ArchMajorRev - ArchMajorRev */
#define MMU_TCU_MPAMF_AIDR_NS_ArchMajorRev(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_AIDR_NS_ArchMajorRev_SHIFT)) & MMU_TCU_MPAMF_AIDR_NS_ArchMajorRev_MASK)
/*! @} */

/*! @name MPAMF_CCAP_IDR_NS - MPAMF_CCAP_IDR_ns */
/*! @{ */

#define MMU_TCU_MPAMF_CCAP_IDR_NS_CMAX_WD_MASK   (0x3FU)
#define MMU_TCU_MPAMF_CCAP_IDR_NS_CMAX_WD_SHIFT  (0U)
/*! CMAX_WD - CMAX_WD */
#define MMU_TCU_MPAMF_CCAP_IDR_NS_CMAX_WD(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CCAP_IDR_NS_CMAX_WD_SHIFT)) & MMU_TCU_MPAMF_CCAP_IDR_NS_CMAX_WD_MASK)
/*! @} */

/*! @name MPAMF_MSMON_IDR_NS - MPAMF_MSMON_IDR_ns */
/*! @{ */

#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_CSU_MASK (0x10000U)
#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_CSU_SHIFT (16U)
/*! MSMON_CSU - MSMON_CSU */
#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_CSU(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_CSU_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_CSU_MASK)

#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_MBWU_MASK (0x20000U)
#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_MBWU_SHIFT (17U)
/*! MSMON_MBWU - MSMON_MBWU */
#define MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_MBWU(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_MBWU_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_NS_MSMON_MBWU_MASK)

#define MMU_TCU_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_MASK (0x80000000U)
#define MMU_TCU_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_SHIFT (31U)
/*! HAS_LOCAL_CAPT_EVNT - HAS_LOCAL_CAPT_EVNT */
#define MMU_TCU_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_MASK)
/*! @} */

/*! @name MPAMF_CSUMON_IDR_NS - MPAMF_CSUMON_IDR_ns */
/*! @{ */

#define MMU_TCU_MPAMF_CSUMON_IDR_NS_NUM_MON_MASK (0xFFFFU)
#define MMU_TCU_MPAMF_CSUMON_IDR_NS_NUM_MON_SHIFT (0U)
/*! NUM_MON - NUM_MON */
#define MMU_TCU_MPAMF_CSUMON_IDR_NS_NUM_MON(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CSUMON_IDR_NS_NUM_MON_SHIFT)) & MMU_TCU_MPAMF_CSUMON_IDR_NS_NUM_MON_MASK)

#define MMU_TCU_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_MASK (0x80000000U)
#define MMU_TCU_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_SHIFT (31U)
/*! HAS_CAPTURE - HAS_CAPTURE */
#define MMU_TCU_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_SHIFT)) & MMU_TCU_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_MASK)
/*! @} */

/*! @name MPAMCFG_PART_SEL_NS - MPAMCFG_PART_SEL_ns */
/*! @{ */

#define MMU_TCU_MPAMCFG_PART_SEL_NS_PARTID_SEL_MASK (0xFFFFU)
#define MMU_TCU_MPAMCFG_PART_SEL_NS_PARTID_SEL_SHIFT (0U)
/*! PARTID_SEL - PARTID_SEL */
#define MMU_TCU_MPAMCFG_PART_SEL_NS_PARTID_SEL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_NS_PARTID_SEL_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_NS_PARTID_SEL_MASK)

#define MMU_TCU_MPAMCFG_PART_SEL_NS_INTERNAL_MASK (0x10000U)
#define MMU_TCU_MPAMCFG_PART_SEL_NS_INTERNAL_SHIFT (16U)
/*! INTERNAL - INTERNAL */
#define MMU_TCU_MPAMCFG_PART_SEL_NS_INTERNAL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_NS_INTERNAL_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_NS_INTERNAL_MASK)

#define MMU_TCU_MPAMCFG_PART_SEL_NS_RIS_MASK     (0xF000000U)
#define MMU_TCU_MPAMCFG_PART_SEL_NS_RIS_SHIFT    (24U)
/*! RIS - RIS */
#define MMU_TCU_MPAMCFG_PART_SEL_NS_RIS(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_NS_RIS_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_NS_RIS_MASK)
/*! @} */

/*! @name MPAMCFG_CMAX_NS - MPAMCFG_CMAX_ns */
/*! @{ */

#define MMU_TCU_MPAMCFG_CMAX_NS_CMAX_MASK        (0xFFFFU)
#define MMU_TCU_MPAMCFG_CMAX_NS_CMAX_SHIFT       (0U)
/*! CMAX - CMAX */
#define MMU_TCU_MPAMCFG_CMAX_NS_CMAX(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_CMAX_NS_CMAX_SHIFT)) & MMU_TCU_MPAMCFG_CMAX_NS_CMAX_MASK)
/*! @} */

/*! @name MSMON_CFG_MON_SEL_NS - MSMON_CFG_MON_SEL_ns */
/*! @{ */

#define MMU_TCU_MSMON_CFG_MON_SEL_NS_MON_SEL_MASK (0xFFFFU)
#define MMU_TCU_MSMON_CFG_MON_SEL_NS_MON_SEL_SHIFT (0U)
/*! MON_SEL - MON_SEL */
#define MMU_TCU_MSMON_CFG_MON_SEL_NS_MON_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_MON_SEL_NS_MON_SEL_SHIFT)) & MMU_TCU_MSMON_CFG_MON_SEL_NS_MON_SEL_MASK)

#define MMU_TCU_MSMON_CFG_MON_SEL_NS_RIS_MASK    (0xF000000U)
#define MMU_TCU_MSMON_CFG_MON_SEL_NS_RIS_SHIFT   (24U)
/*! RIS - RIS */
#define MMU_TCU_MSMON_CFG_MON_SEL_NS_RIS(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_MON_SEL_NS_RIS_SHIFT)) & MMU_TCU_MSMON_CFG_MON_SEL_NS_RIS_MASK)
/*! @} */

/*! @name MSMON_CAPT_EVNT_NS - MSMON_CAPT_EVNT_ns */
/*! @{ */

#define MMU_TCU_MSMON_CAPT_EVNT_NS_NOW_MASK      (0x1U)
#define MMU_TCU_MSMON_CAPT_EVNT_NS_NOW_SHIFT     (0U)
/*! NOW - NOW */
#define MMU_TCU_MSMON_CAPT_EVNT_NS_NOW(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CAPT_EVNT_NS_NOW_SHIFT)) & MMU_TCU_MSMON_CAPT_EVNT_NS_NOW_MASK)

#define MMU_TCU_MSMON_CAPT_EVNT_NS_ALL_MASK      (0x2U)
#define MMU_TCU_MSMON_CAPT_EVNT_NS_ALL_SHIFT     (1U)
/*! ALL - ALL */
#define MMU_TCU_MSMON_CAPT_EVNT_NS_ALL(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CAPT_EVNT_NS_ALL_SHIFT)) & MMU_TCU_MSMON_CAPT_EVNT_NS_ALL_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_FLT_NS - MSMON_CFG_CSU_FLT_ns */
/*! @{ */

#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PARTID_MASK (0xFFFFU)
#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PARTID_SHIFT (0U)
/*! PARTID - PARTID */
#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PARTID(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_FLT_NS_PARTID_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_FLT_NS_PARTID_MASK)

#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PMG_MASK    (0xFF0000U)
#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PMG_SHIFT   (16U)
/*! PMG - PMG */
#define MMU_TCU_MSMON_CFG_CSU_FLT_NS_PMG(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_FLT_NS_PMG_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_FLT_NS_PMG_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_CTL_NS - MSMON_CFG_CSU_CTL_ns */
/*! @{ */

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_TYPE_MASK   (0xFFU)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_TYPE_SHIFT  (0U)
/*! TYPE - TYPE */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_TYPE(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_TYPE_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_TYPE_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_MASK (0x10000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_SHIFT (16U)
/*! MATCH_PARTID - MATCH_PARTID */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_MASK (0x20000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_SHIFT (17U)
/*! MATCH_PMG - MATCH_PMG */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PMG(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_SUBTYPE_MASK (0xF00000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_SUBTYPE_SHIFT (20U)
/*! SUBTYPE - SUBTYPE */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_SUBTYPE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_SUBTYPE_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_SUBTYPE_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_MASK (0x1000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_SHIFT (24U)
/*! OFLOW_FRZ - OFLOW_FRZ */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_MASK (0x2000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_SHIFT (25U)
/*! OFLOW_INTR - OFLOW_INTR */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_MASK (0x4000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_SHIFT (26U)
/*! OFLOW_STATUS - OFLOW_STATUS */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_MASK (0x8000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_SHIFT (27U)
/*! CAPT_RESET - CAPT_RESET */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_RESET(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_MASK (0x70000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_SHIFT (28U)
/*! CAPT_EVNT - CAPT_EVNT */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_EN_MASK     (0x80000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_EN_SHIFT    (31U)
/*! EN - EN */
#define MMU_TCU_MSMON_CFG_CSU_CTL_NS_EN(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_NS_EN_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_NS_EN_MASK)
/*! @} */

/*! @name MSMON_CSU_NS - MSMON_CSU_ns */
/*! @{ */

#define MMU_TCU_MSMON_CSU_NS_VALUE_MASK          (0x7FFFFFFFU)
#define MMU_TCU_MSMON_CSU_NS_VALUE_SHIFT         (0U)
/*! VALUE - VALUE */
#define MMU_TCU_MSMON_CSU_NS_VALUE(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_NS_VALUE_SHIFT)) & MMU_TCU_MSMON_CSU_NS_VALUE_MASK)

#define MMU_TCU_MSMON_CSU_NS_NRDY_MASK           (0x80000000U)
#define MMU_TCU_MSMON_CSU_NS_NRDY_SHIFT          (31U)
/*! NRDY - NRDY */
#define MMU_TCU_MSMON_CSU_NS_NRDY(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_NS_NRDY_SHIFT)) & MMU_TCU_MSMON_CSU_NS_NRDY_MASK)
/*! @} */

/*! @name MSMON_CSU_CAPTURE_NS - MSMON_CSU_CAPTURE_ns */
/*! @{ */

#define MMU_TCU_MSMON_CSU_CAPTURE_NS_VALUE_MASK  (0x7FFFFFFFU)
#define MMU_TCU_MSMON_CSU_CAPTURE_NS_VALUE_SHIFT (0U)
/*! VALUE - VALUE */
#define MMU_TCU_MSMON_CSU_CAPTURE_NS_VALUE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_CAPTURE_NS_VALUE_SHIFT)) & MMU_TCU_MSMON_CSU_CAPTURE_NS_VALUE_MASK)

#define MMU_TCU_MSMON_CSU_CAPTURE_NS_NRDY_MASK   (0x80000000U)
#define MMU_TCU_MSMON_CSU_CAPTURE_NS_NRDY_SHIFT  (31U)
/*! NRDY - NRDY */
#define MMU_TCU_MSMON_CSU_CAPTURE_NS_NRDY(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_CAPTURE_NS_NRDY_SHIFT)) & MMU_TCU_MSMON_CSU_CAPTURE_NS_NRDY_MASK)
/*! @} */

/*! @name SMMU_S_IDR0 - SMMU_S_IDR0 */
/*! @{ */

#define MMU_TCU_SMMU_S_IDR0_MSI_MASK             (0x2000U)
#define MMU_TCU_SMMU_S_IDR0_MSI_SHIFT            (13U)
/*! MSI - MSI */
#define MMU_TCU_SMMU_S_IDR0_MSI(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR0_MSI_SHIFT)) & MMU_TCU_SMMU_S_IDR0_MSI_MASK)

#define MMU_TCU_SMMU_S_IDR0_STALL_MODEL_MASK     (0x3000000U)
#define MMU_TCU_SMMU_S_IDR0_STALL_MODEL_SHIFT    (24U)
/*! STALL_MODEL - STALL_MODEL */
#define MMU_TCU_SMMU_S_IDR0_STALL_MODEL(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR0_STALL_MODEL_SHIFT)) & MMU_TCU_SMMU_S_IDR0_STALL_MODEL_MASK)
/*! @} */

/*! @name SMMU_S_IDR1 - SMMU_S_IDR1 */
/*! @{ */

#define MMU_TCU_SMMU_S_IDR1_S_SIDSIZE_MASK       (0x3FU)
#define MMU_TCU_SMMU_S_IDR1_S_SIDSIZE_SHIFT      (0U)
/*! S_SIDSIZE - S_SIDSIZE */
#define MMU_TCU_SMMU_S_IDR1_S_SIDSIZE(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR1_S_SIDSIZE_SHIFT)) & MMU_TCU_SMMU_S_IDR1_S_SIDSIZE_MASK)

#define MMU_TCU_SMMU_S_IDR1_SEL2_MASK            (0x20000000U)
#define MMU_TCU_SMMU_S_IDR1_SEL2_SHIFT           (29U)
/*! SEL2 - SEL2 */
#define MMU_TCU_SMMU_S_IDR1_SEL2(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR1_SEL2_SHIFT)) & MMU_TCU_SMMU_S_IDR1_SEL2_MASK)

#define MMU_TCU_SMMU_S_IDR1_SECURE_IMPL_MASK     (0x80000000U)
#define MMU_TCU_SMMU_S_IDR1_SECURE_IMPL_SHIFT    (31U)
/*! SECURE_IMPL - SECURE_IMPL */
#define MMU_TCU_SMMU_S_IDR1_SECURE_IMPL(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR1_SECURE_IMPL_SHIFT)) & MMU_TCU_SMMU_S_IDR1_SECURE_IMPL_MASK)
/*! @} */

/*! @name SMMU_S_IDR3 - SMMU_S_IDR3 */
/*! @{ */

#define MMU_TCU_SMMU_S_IDR3_SAMS_MASK            (0x40U)
#define MMU_TCU_SMMU_S_IDR3_SAMS_SHIFT           (6U)
/*! SAMS - SAMS */
#define MMU_TCU_SMMU_S_IDR3_SAMS(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR3_SAMS_SHIFT)) & MMU_TCU_SMMU_S_IDR3_SAMS_MASK)
/*! @} */

/*! @name SMMU_S_IDR4 - SMMU_S_IDR4 */
/*! @{ */

#define MMU_TCU_SMMU_S_IDR4_IMPDEF_MASK          (0xFFFFFFFFU)
#define MMU_TCU_SMMU_S_IDR4_IMPDEF_SHIFT         (0U)
/*! IMPDEF - IMPDEF */
#define MMU_TCU_SMMU_S_IDR4_IMPDEF(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IDR4_IMPDEF_SHIFT)) & MMU_TCU_SMMU_S_IDR4_IMPDEF_MASK)
/*! @} */

/*! @name SMMU_S_CR0 - SMMU_S_CR0 */
/*! @{ */

#define MMU_TCU_SMMU_S_CR0_SMMUEN_MASK           (0x1U)
#define MMU_TCU_SMMU_S_CR0_SMMUEN_SHIFT          (0U)
/*! SMMUEN - SMMUEN */
#define MMU_TCU_SMMU_S_CR0_SMMUEN(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0_SMMUEN_SHIFT)) & MMU_TCU_SMMU_S_CR0_SMMUEN_MASK)

#define MMU_TCU_SMMU_S_CR0_EVENTQEN_MASK         (0x4U)
#define MMU_TCU_SMMU_S_CR0_EVENTQEN_SHIFT        (2U)
/*! EVENTQEN - EVENTQEN */
#define MMU_TCU_SMMU_S_CR0_EVENTQEN(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0_EVENTQEN_SHIFT)) & MMU_TCU_SMMU_S_CR0_EVENTQEN_MASK)

#define MMU_TCU_SMMU_S_CR0_CMDQEN_MASK           (0x8U)
#define MMU_TCU_SMMU_S_CR0_CMDQEN_SHIFT          (3U)
/*! CMDQEN - CMDQEN */
#define MMU_TCU_SMMU_S_CR0_CMDQEN(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0_CMDQEN_SHIFT)) & MMU_TCU_SMMU_S_CR0_CMDQEN_MASK)

#define MMU_TCU_SMMU_S_CR0_SIF_MASK              (0x20U)
#define MMU_TCU_SMMU_S_CR0_SIF_SHIFT             (5U)
/*! SIF - SIF */
#define MMU_TCU_SMMU_S_CR0_SIF(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0_SIF_SHIFT)) & MMU_TCU_SMMU_S_CR0_SIF_MASK)

#define MMU_TCU_SMMU_S_CR0_NSSTALLD_MASK         (0x200U)
#define MMU_TCU_SMMU_S_CR0_NSSTALLD_SHIFT        (9U)
/*! NSSTALLD - NSSTALLD */
#define MMU_TCU_SMMU_S_CR0_NSSTALLD(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0_NSSTALLD_SHIFT)) & MMU_TCU_SMMU_S_CR0_NSSTALLD_MASK)
/*! @} */

/*! @name SMMU_S_CR0ACK - SMMU_S_CR0ACK */
/*! @{ */

#define MMU_TCU_SMMU_S_CR0ACK_SMMUEN_MASK        (0x1U)
#define MMU_TCU_SMMU_S_CR0ACK_SMMUEN_SHIFT       (0U)
/*! SMMUEN - SMMUEN */
#define MMU_TCU_SMMU_S_CR0ACK_SMMUEN(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0ACK_SMMUEN_SHIFT)) & MMU_TCU_SMMU_S_CR0ACK_SMMUEN_MASK)

#define MMU_TCU_SMMU_S_CR0ACK_EVENTQEN_MASK      (0x4U)
#define MMU_TCU_SMMU_S_CR0ACK_EVENTQEN_SHIFT     (2U)
/*! EVENTQEN - EVENTQEN */
#define MMU_TCU_SMMU_S_CR0ACK_EVENTQEN(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0ACK_EVENTQEN_SHIFT)) & MMU_TCU_SMMU_S_CR0ACK_EVENTQEN_MASK)

#define MMU_TCU_SMMU_S_CR0ACK_CMDQEN_MASK        (0x8U)
#define MMU_TCU_SMMU_S_CR0ACK_CMDQEN_SHIFT       (3U)
/*! CMDQEN - CMDQEN */
#define MMU_TCU_SMMU_S_CR0ACK_CMDQEN(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0ACK_CMDQEN_SHIFT)) & MMU_TCU_SMMU_S_CR0ACK_CMDQEN_MASK)

#define MMU_TCU_SMMU_S_CR0ACK_SIF_MASK           (0x20U)
#define MMU_TCU_SMMU_S_CR0ACK_SIF_SHIFT          (5U)
/*! SIF - SIF */
#define MMU_TCU_SMMU_S_CR0ACK_SIF(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0ACK_SIF_SHIFT)) & MMU_TCU_SMMU_S_CR0ACK_SIF_MASK)

#define MMU_TCU_SMMU_S_CR0ACK_NSSTALLD_MASK      (0x200U)
#define MMU_TCU_SMMU_S_CR0ACK_NSSTALLD_SHIFT     (9U)
/*! NSSTALLD - NSSTALLD */
#define MMU_TCU_SMMU_S_CR0ACK_NSSTALLD(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR0ACK_NSSTALLD_SHIFT)) & MMU_TCU_SMMU_S_CR0ACK_NSSTALLD_MASK)
/*! @} */

/*! @name SMMU_S_CR1 - SMMU_S_CR1 */
/*! @{ */

#define MMU_TCU_SMMU_S_CR1_QUEUE_IC_MASK         (0x3U)
#define MMU_TCU_SMMU_S_CR1_QUEUE_IC_SHIFT        (0U)
/*! QUEUE_IC - QUEUE_IC */
#define MMU_TCU_SMMU_S_CR1_QUEUE_IC(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_QUEUE_IC_SHIFT)) & MMU_TCU_SMMU_S_CR1_QUEUE_IC_MASK)

#define MMU_TCU_SMMU_S_CR1_QUEUE_OC_MASK         (0xCU)
#define MMU_TCU_SMMU_S_CR1_QUEUE_OC_SHIFT        (2U)
/*! QUEUE_OC - QUEUE_OC */
#define MMU_TCU_SMMU_S_CR1_QUEUE_OC(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_QUEUE_OC_SHIFT)) & MMU_TCU_SMMU_S_CR1_QUEUE_OC_MASK)

#define MMU_TCU_SMMU_S_CR1_QUEUE_SH_MASK         (0x30U)
#define MMU_TCU_SMMU_S_CR1_QUEUE_SH_SHIFT        (4U)
/*! QUEUE_SH - QUEUE_SH */
#define MMU_TCU_SMMU_S_CR1_QUEUE_SH(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_QUEUE_SH_SHIFT)) & MMU_TCU_SMMU_S_CR1_QUEUE_SH_MASK)

#define MMU_TCU_SMMU_S_CR1_TABLE_IC_MASK         (0xC0U)
#define MMU_TCU_SMMU_S_CR1_TABLE_IC_SHIFT        (6U)
/*! TABLE_IC - TABLE_IC */
#define MMU_TCU_SMMU_S_CR1_TABLE_IC(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_TABLE_IC_SHIFT)) & MMU_TCU_SMMU_S_CR1_TABLE_IC_MASK)

#define MMU_TCU_SMMU_S_CR1_TABLE_OC_MASK         (0x300U)
#define MMU_TCU_SMMU_S_CR1_TABLE_OC_SHIFT        (8U)
/*! TABLE_OC - TABLE_OC */
#define MMU_TCU_SMMU_S_CR1_TABLE_OC(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_TABLE_OC_SHIFT)) & MMU_TCU_SMMU_S_CR1_TABLE_OC_MASK)

#define MMU_TCU_SMMU_S_CR1_TABLE_SH_MASK         (0xC00U)
#define MMU_TCU_SMMU_S_CR1_TABLE_SH_SHIFT        (10U)
/*! TABLE_SH - TABLE_SH */
#define MMU_TCU_SMMU_S_CR1_TABLE_SH(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR1_TABLE_SH_SHIFT)) & MMU_TCU_SMMU_S_CR1_TABLE_SH_MASK)
/*! @} */

/*! @name SMMU_S_CR2 - SMMU_S_CR2 */
/*! @{ */

#define MMU_TCU_SMMU_S_CR2_E2H_MASK              (0x1U)
#define MMU_TCU_SMMU_S_CR2_E2H_SHIFT             (0U)
/*! E2H - E2H */
#define MMU_TCU_SMMU_S_CR2_E2H(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR2_E2H_SHIFT)) & MMU_TCU_SMMU_S_CR2_E2H_MASK)

#define MMU_TCU_SMMU_S_CR2_RECINVSID_MASK        (0x2U)
#define MMU_TCU_SMMU_S_CR2_RECINVSID_SHIFT       (1U)
/*! RECINVSID - RECINVSID */
#define MMU_TCU_SMMU_S_CR2_RECINVSID(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR2_RECINVSID_SHIFT)) & MMU_TCU_SMMU_S_CR2_RECINVSID_MASK)

#define MMU_TCU_SMMU_S_CR2_PTM_MASK              (0x4U)
#define MMU_TCU_SMMU_S_CR2_PTM_SHIFT             (2U)
/*! PTM - PTM */
#define MMU_TCU_SMMU_S_CR2_PTM(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CR2_PTM_SHIFT)) & MMU_TCU_SMMU_S_CR2_PTM_MASK)
/*! @} */

/*! @name SMMU_S_INIT - SMMU_S_INIT */
/*! @{ */

#define MMU_TCU_SMMU_S_INIT_INV_ALL_MASK         (0x1U)
#define MMU_TCU_SMMU_S_INIT_INV_ALL_SHIFT        (0U)
/*! INV_ALL - INV_ALL */
#define MMU_TCU_SMMU_S_INIT_INV_ALL(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_INIT_INV_ALL_SHIFT)) & MMU_TCU_SMMU_S_INIT_INV_ALL_MASK)
/*! @} */

/*! @name SMMU_S_GBPA - SMMU_S_GBPA */
/*! @{ */

#define MMU_TCU_SMMU_S_GBPA_MemAttr_MASK         (0xFU)
#define MMU_TCU_SMMU_S_GBPA_MemAttr_SHIFT        (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_S_GBPA_MemAttr(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_MemAttr_SHIFT)) & MMU_TCU_SMMU_S_GBPA_MemAttr_MASK)

#define MMU_TCU_SMMU_S_GBPA_MTCFG_MASK           (0x10U)
#define MMU_TCU_SMMU_S_GBPA_MTCFG_SHIFT          (4U)
/*! MTCFG - MTCFG */
#define MMU_TCU_SMMU_S_GBPA_MTCFG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_MTCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_MTCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_ALLOCCFG_MASK        (0xF00U)
#define MMU_TCU_SMMU_S_GBPA_ALLOCCFG_SHIFT       (8U)
/*! ALLOCCFG - ALLOCCFG */
#define MMU_TCU_SMMU_S_GBPA_ALLOCCFG(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_ALLOCCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_ALLOCCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_SHCFG_MASK           (0x3000U)
#define MMU_TCU_SMMU_S_GBPA_SHCFG_SHIFT          (12U)
/*! SHCFG - SHCFG */
#define MMU_TCU_SMMU_S_GBPA_SHCFG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_SHCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_SHCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_NSCFG_MASK           (0xC000U)
#define MMU_TCU_SMMU_S_GBPA_NSCFG_SHIFT          (14U)
/*! NSCFG - NSCFG */
#define MMU_TCU_SMMU_S_GBPA_NSCFG(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_NSCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_NSCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_PRIVCFG_MASK         (0x30000U)
#define MMU_TCU_SMMU_S_GBPA_PRIVCFG_SHIFT        (16U)
/*! PRIVCFG - PRIVCFG */
#define MMU_TCU_SMMU_S_GBPA_PRIVCFG(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_PRIVCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_PRIVCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_INSTCFG_MASK         (0xC0000U)
#define MMU_TCU_SMMU_S_GBPA_INSTCFG_SHIFT        (18U)
/*! INSTCFG - INSTCFG */
#define MMU_TCU_SMMU_S_GBPA_INSTCFG(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_INSTCFG_SHIFT)) & MMU_TCU_SMMU_S_GBPA_INSTCFG_MASK)

#define MMU_TCU_SMMU_S_GBPA_ABORT_MASK           (0x100000U)
#define MMU_TCU_SMMU_S_GBPA_ABORT_SHIFT          (20U)
/*! ABORT - ABORT */
#define MMU_TCU_SMMU_S_GBPA_ABORT(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_ABORT_SHIFT)) & MMU_TCU_SMMU_S_GBPA_ABORT_MASK)

#define MMU_TCU_SMMU_S_GBPA_Update_MASK          (0x80000000U)
#define MMU_TCU_SMMU_S_GBPA_Update_SHIFT         (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_S_GBPA_Update(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GBPA_Update_SHIFT)) & MMU_TCU_SMMU_S_GBPA_Update_MASK)
/*! @} */

/*! @name SMMU_S_AGBPA - SMMU_S_AGBPA */
/*! @{ */

#define MMU_TCU_SMMU_S_AGBPA_PBHA_MASK           (0xFU)
#define MMU_TCU_SMMU_S_AGBPA_PBHA_SHIFT          (0U)
/*! PBHA - PBHA */
#define MMU_TCU_SMMU_S_AGBPA_PBHA(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_AGBPA_PBHA_SHIFT)) & MMU_TCU_SMMU_S_AGBPA_PBHA_MASK)

#define MMU_TCU_SMMU_S_AGBPA_Update_MASK         (0x80000000U)
#define MMU_TCU_SMMU_S_AGBPA_Update_SHIFT        (31U)
/*! Update - Update */
#define MMU_TCU_SMMU_S_AGBPA_Update(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_AGBPA_Update_SHIFT)) & MMU_TCU_SMMU_S_AGBPA_Update_MASK)
/*! @} */

/*! @name SMMU_S_IRQ_CTRL - SMMU_S_IRQ_CTRL */
/*! @{ */

#define MMU_TCU_SMMU_S_IRQ_CTRL_GERROR_IRQEN_MASK (0x1U)
#define MMU_TCU_SMMU_S_IRQ_CTRL_GERROR_IRQEN_SHIFT (0U)
/*! GERROR_IRQEN - GERROR_IRQEN */
#define MMU_TCU_SMMU_S_IRQ_CTRL_GERROR_IRQEN(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IRQ_CTRL_GERROR_IRQEN_SHIFT)) & MMU_TCU_SMMU_S_IRQ_CTRL_GERROR_IRQEN_MASK)

#define MMU_TCU_SMMU_S_IRQ_CTRL_EVENTQ_IRQEN_MASK (0x4U)
#define MMU_TCU_SMMU_S_IRQ_CTRL_EVENTQ_IRQEN_SHIFT (2U)
/*! EVENTQ_IRQEN - EVENTQ_IRQEN */
#define MMU_TCU_SMMU_S_IRQ_CTRL_EVENTQ_IRQEN(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IRQ_CTRL_EVENTQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_S_IRQ_CTRL_EVENTQ_IRQEN_MASK)
/*! @} */

/*! @name SMMU_S_IRQ_CTRLACK - SMMU_S_IRQ_CTRLACK */
/*! @{ */

#define MMU_TCU_SMMU_S_IRQ_CTRLACK_GERROR_IRQEN_MASK (0x1U)
#define MMU_TCU_SMMU_S_IRQ_CTRLACK_GERROR_IRQEN_SHIFT (0U)
/*! GERROR_IRQEN - GERROR_IRQEN */
#define MMU_TCU_SMMU_S_IRQ_CTRLACK_GERROR_IRQEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IRQ_CTRLACK_GERROR_IRQEN_SHIFT)) & MMU_TCU_SMMU_S_IRQ_CTRLACK_GERROR_IRQEN_MASK)

#define MMU_TCU_SMMU_S_IRQ_CTRLACK_EVENTQ_IRQEN_MASK (0x4U)
#define MMU_TCU_SMMU_S_IRQ_CTRLACK_EVENTQ_IRQEN_SHIFT (2U)
/*! EVENTQ_IRQEN - EVENTQ_IRQEN */
#define MMU_TCU_SMMU_S_IRQ_CTRLACK_EVENTQ_IRQEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_IRQ_CTRLACK_EVENTQ_IRQEN_SHIFT)) & MMU_TCU_SMMU_S_IRQ_CTRLACK_EVENTQ_IRQEN_MASK)
/*! @} */

/*! @name SMMU_S_GERROR - SMMU_S_GERROR */
/*! @{ */

#define MMU_TCU_SMMU_S_GERROR_CMDQ_ERR_MASK      (0x1U)
#define MMU_TCU_SMMU_S_GERROR_CMDQ_ERR_SHIFT     (0U)
/*! CMDQ_ERR - CMDQ_ERR */
#define MMU_TCU_SMMU_S_GERROR_CMDQ_ERR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_CMDQ_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_CMDQ_ERR_MASK)

#define MMU_TCU_SMMU_S_GERROR_EVENTQ_ABT_ERR_MASK (0x4U)
#define MMU_TCU_SMMU_S_GERROR_EVENTQ_ABT_ERR_SHIFT (2U)
/*! EVENTQ_ABT_ERR - EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERROR_EVENTQ_ABT_ERR(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERROR_MSI_CMDQ_ABT_ERR_MASK (0x10U)
#define MMU_TCU_SMMU_S_GERROR_MSI_CMDQ_ABT_ERR_SHIFT (4U)
/*! MSI_CMDQ_ABT_ERR - MSI_CMDQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERROR_MSI_CMDQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_MSI_CMDQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_MSI_CMDQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERROR_MSI_EVENTQ_ABT_ERR_MASK (0x20U)
#define MMU_TCU_SMMU_S_GERROR_MSI_EVENTQ_ABT_ERR_SHIFT (5U)
/*! MSI_EVENTQ_ABT_ERR - MSI_EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERROR_MSI_EVENTQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_MSI_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_MSI_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERROR_MSI_GERROR_ABT_ERR_MASK (0x80U)
#define MMU_TCU_SMMU_S_GERROR_MSI_GERROR_ABT_ERR_SHIFT (7U)
/*! MSI_GERROR_ABT_ERR - MSI_GERROR_ABT_ERR */
#define MMU_TCU_SMMU_S_GERROR_MSI_GERROR_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_MSI_GERROR_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_MSI_GERROR_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERROR_SFM_ERR_MASK       (0x100U)
#define MMU_TCU_SMMU_S_GERROR_SFM_ERR_SHIFT      (8U)
/*! SFM_ERR - SFM_ERR */
#define MMU_TCU_SMMU_S_GERROR_SFM_ERR(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_SFM_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_SFM_ERR_MASK)
/*! @} */

/*! @name SMMU_S_GERRORN - SMMU_S_GERRORN */
/*! @{ */

#define MMU_TCU_SMMU_S_GERRORN_CMDQ_ERR_MASK     (0x1U)
#define MMU_TCU_SMMU_S_GERRORN_CMDQ_ERR_SHIFT    (0U)
/*! CMDQ_ERR - CMDQ_ERR */
#define MMU_TCU_SMMU_S_GERRORN_CMDQ_ERR(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_CMDQ_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_CMDQ_ERR_MASK)

#define MMU_TCU_SMMU_S_GERRORN_EVENTQ_ABT_ERR_MASK (0x4U)
#define MMU_TCU_SMMU_S_GERRORN_EVENTQ_ABT_ERR_SHIFT (2U)
/*! EVENTQ_ABT_ERR - EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERRORN_EVENTQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERRORN_MSI_CMDQ_ABT_ERR_MASK (0x10U)
#define MMU_TCU_SMMU_S_GERRORN_MSI_CMDQ_ABT_ERR_SHIFT (4U)
/*! MSI_CMDQ_ABT_ERR - MSI_CMDQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERRORN_MSI_CMDQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_MSI_CMDQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_MSI_CMDQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERRORN_MSI_EVENTQ_ABT_ERR_MASK (0x20U)
#define MMU_TCU_SMMU_S_GERRORN_MSI_EVENTQ_ABT_ERR_SHIFT (5U)
/*! MSI_EVENTQ_ABT_ERR - MSI_EVENTQ_ABT_ERR */
#define MMU_TCU_SMMU_S_GERRORN_MSI_EVENTQ_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_MSI_EVENTQ_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_MSI_EVENTQ_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERRORN_MSI_GERROR_ABT_ERR_MASK (0x80U)
#define MMU_TCU_SMMU_S_GERRORN_MSI_GERROR_ABT_ERR_SHIFT (7U)
/*! MSI_GERROR_ABT_ERR - MSI_GERROR_ABT_ERR */
#define MMU_TCU_SMMU_S_GERRORN_MSI_GERROR_ABT_ERR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_MSI_GERROR_ABT_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_MSI_GERROR_ABT_ERR_MASK)

#define MMU_TCU_SMMU_S_GERRORN_SFM_ERR_MASK      (0x100U)
#define MMU_TCU_SMMU_S_GERRORN_SFM_ERR_SHIFT     (8U)
/*! SFM_ERR - SFM_ERR */
#define MMU_TCU_SMMU_S_GERRORN_SFM_ERR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERRORN_SFM_ERR_SHIFT)) & MMU_TCU_SMMU_S_GERRORN_SFM_ERR_MASK)
/*! @} */

/*! @name SMMU_S_GERROR_IRQ_CFG0_LO - SMMU_S_GERROR_IRQ_CFG0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_LO_ADDR_MASK (0xFFFFFFFCU)
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_LO_ADDR_SHIFT (2U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_LO_ADDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_GERROR_IRQ_CFG0_HI - SMMU_S_GERROR_IRQ_CFG0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_HI_ADDR_MASK (0xFFFFFU)
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_HI_ADDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_S_GERROR_IRQ_CFG0_HI_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_GERROR_IRQ_CFG1 - SMMU_S_GERROR_IRQ_CFG1 */
/*! @{ */

#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG1_DATA_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG1_DATA_SHIFT (0U)
/*! DATA - DATA */
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG1_DATA(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_IRQ_CFG1_DATA_SHIFT)) & MMU_TCU_SMMU_S_GERROR_IRQ_CFG1_DATA_MASK)
/*! @} */

/*! @name SMMU_S_GERROR_IRQ_CFG2 - SMMU_S_GERROR_IRQ_CFG2 */
/*! @{ */

#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_MemAttr_MASK (0xFU)
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_MemAttr_SHIFT (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_MemAttr(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_MemAttr_SHIFT)) & MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_MemAttr_MASK)

#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_SH_MASK   (0x30U)
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_SH_SHIFT  (4U)
/*! SH - SH */
#define MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_SH(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_SH_SHIFT)) & MMU_TCU_SMMU_S_GERROR_IRQ_CFG2_SH_MASK)
/*! @} */

/*! @name SMMU_S_STRTAB_BASE_LO - SMMU_S_STRTAB_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_STRTAB_BASE_LO_ADDR_MASK  (0xFFFFFFC0U)
#define MMU_TCU_SMMU_S_STRTAB_BASE_LO_ADDR_SHIFT (6U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_STRTAB_BASE_LO_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_STRTAB_BASE_HI - SMMU_S_STRTAB_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_ADDR_MASK  (0xFFFFFU)
#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_RA_MASK    (0x40000000U)
#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_RA_SHIFT   (30U)
/*! RA - RA */
#define MMU_TCU_SMMU_S_STRTAB_BASE_HI_RA(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_HI_RA_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_HI_RA_MASK)
/*! @} */

/*! @name SMMU_S_STRTAB_BASE_CFG - SMMU_S_STRTAB_BASE_CFG */
/*! @{ */

#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_LOG2SIZE_MASK (0x3FU)
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_LOG2SIZE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_CFG_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_CFG_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_SPLIT_MASK (0x7C0U)
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_SPLIT_SHIFT (6U)
/*! SPLIT - SPLIT */
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_SPLIT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_CFG_SPLIT_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_CFG_SPLIT_MASK)

#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_FMT_MASK  (0x30000U)
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_FMT_SHIFT (16U)
/*! FMT - FMT */
#define MMU_TCU_SMMU_S_STRTAB_BASE_CFG_FMT(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_STRTAB_BASE_CFG_FMT_SHIFT)) & MMU_TCU_SMMU_S_STRTAB_BASE_CFG_FMT_MASK)
/*! @} */

/*! @name SMMU_S_CMDQ_BASE_LO - SMMU_S_CMDQ_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_LOG2SIZE_MASK (0x1FU)
#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_LOG2SIZE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_BASE_LO_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_BASE_LO_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_ADDR_MASK    (0xFFFFFFE0U)
#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_ADDR_SHIFT   (5U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_CMDQ_BASE_LO_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_CMDQ_BASE_HI - SMMU_S_CMDQ_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_ADDR_MASK    (0xFFFFFU)
#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_ADDR_SHIFT   (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_RA_MASK      (0x40000000U)
#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_RA_SHIFT     (30U)
/*! RA - RA */
#define MMU_TCU_SMMU_S_CMDQ_BASE_HI_RA(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_BASE_HI_RA_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_BASE_HI_RA_MASK)
/*! @} */

/*! @name SMMU_S_CMDQ_PROD - SMMU_S_CMDQ_PROD */
/*! @{ */

#define MMU_TCU_SMMU_S_CMDQ_PROD_WR_MASK         (0xFFFFFU)
#define MMU_TCU_SMMU_S_CMDQ_PROD_WR_SHIFT        (0U)
/*! WR - WR */
#define MMU_TCU_SMMU_S_CMDQ_PROD_WR(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_PROD_WR_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_PROD_WR_MASK)
/*! @} */

/*! @name SMMU_S_CMDQ_CONS - SMMU_S_CMDQ_CONS */
/*! @{ */

#define MMU_TCU_SMMU_S_CMDQ_CONS_RD_MASK         (0xFFFFFU)
#define MMU_TCU_SMMU_S_CMDQ_CONS_RD_SHIFT        (0U)
/*! RD - RD */
#define MMU_TCU_SMMU_S_CMDQ_CONS_RD(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_CONS_RD_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_CONS_RD_MASK)

#define MMU_TCU_SMMU_S_CMDQ_CONS_ERR_MASK        (0x7F000000U)
#define MMU_TCU_SMMU_S_CMDQ_CONS_ERR_SHIFT       (24U)
/*! ERR - ERR */
#define MMU_TCU_SMMU_S_CMDQ_CONS_ERR(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_CMDQ_CONS_ERR_SHIFT)) & MMU_TCU_SMMU_S_CMDQ_CONS_ERR_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_BASE_LO - SMMU_S_EVENTQ_BASE (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_LOG2SIZE_MASK (0x1FU)
#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_LOG2SIZE_SHIFT (0U)
/*! LOG2SIZE - LOG2SIZE */
#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_LOG2SIZE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_BASE_LO_LOG2SIZE_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_BASE_LO_LOG2SIZE_MASK)

#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_ADDR_MASK  (0xFFFFFFE0U)
#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_ADDR_SHIFT (5U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_EVENTQ_BASE_LO_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_BASE_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_BASE_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_BASE_HI - SMMU_S_EVENTQ_BASE (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_ADDR_MASK  (0xFFFFFU)
#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_ADDR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_BASE_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_BASE_HI_ADDR_MASK)

#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_WA_MASK    (0x40000000U)
#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_WA_SHIFT   (30U)
/*! WA - WA */
#define MMU_TCU_SMMU_S_EVENTQ_BASE_HI_WA(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_BASE_HI_WA_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_BASE_HI_WA_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_PROD - SMMU_S_EVENTQ_PROD */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_PROD_WR_MASK       (0xFFFFFU)
#define MMU_TCU_SMMU_S_EVENTQ_PROD_WR_SHIFT      (0U)
/*! WR - WR */
#define MMU_TCU_SMMU_S_EVENTQ_PROD_WR(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_PROD_WR_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_PROD_WR_MASK)

#define MMU_TCU_SMMU_S_EVENTQ_PROD_OVFLG_MASK    (0x80000000U)
#define MMU_TCU_SMMU_S_EVENTQ_PROD_OVFLG_SHIFT   (31U)
/*! OVFLG - OVFLG */
#define MMU_TCU_SMMU_S_EVENTQ_PROD_OVFLG(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_PROD_OVFLG_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_PROD_OVFLG_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_CONS - SMMU_S_EVENTQ_CONS */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_CONS_RD_MASK       (0xFFFFFU)
#define MMU_TCU_SMMU_S_EVENTQ_CONS_RD_SHIFT      (0U)
/*! RD - RD */
#define MMU_TCU_SMMU_S_EVENTQ_CONS_RD(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_CONS_RD_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_CONS_RD_MASK)

#define MMU_TCU_SMMU_S_EVENTQ_CONS_OVACKFLG_MASK (0x80000000U)
#define MMU_TCU_SMMU_S_EVENTQ_CONS_OVACKFLG_SHIFT (31U)
/*! OVACKFLG - OVACKFLG */
#define MMU_TCU_SMMU_S_EVENTQ_CONS_OVACKFLG(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_CONS_OVACKFLG_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_CONS_OVACKFLG_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_IRQ_CFG0_LO - SMMU_S_EVENTQ_IRQ_CFG0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_LO_ADDR_MASK (0xFFFFFFFCU)
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_LO_ADDR_SHIFT (2U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_LO_ADDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_LO_ADDR_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_LO_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_IRQ_CFG0_HI - SMMU_S_EVENTQ_IRQ_CFG0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_HI_ADDR_MASK (0xFFFFFU)
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_HI_ADDR_SHIFT (0U)
/*! ADDR - ADDR */
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_HI_ADDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_HI_ADDR_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG0_HI_ADDR_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_IRQ_CFG1 - SMMU_S_EVENTQ_IRQ_CFG1 */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG1_DATA_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG1_DATA_SHIFT (0U)
/*! DATA - DATA */
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG1_DATA(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG1_DATA_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG1_DATA_MASK)
/*! @} */

/*! @name SMMU_S_EVENTQ_IRQ_CFG2 - SMMU_S_EVENTQ_IRQ_CFG2 */
/*! @{ */

#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_MemAttr_MASK (0xFU)
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_MemAttr_SHIFT (0U)
/*! MemAttr - MemAttr */
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_MemAttr(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_MemAttr_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_MemAttr_MASK)

#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_SH_MASK   (0x30U)
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_SH_SHIFT  (4U)
/*! SH - SH */
#define MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_SH(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_SH_SHIFT)) & MMU_TCU_SMMU_S_EVENTQ_IRQ_CFG2_SH_MASK)
/*! @} */

/*! @name TCU_CTRL - TCU Control Register */
/*! @{ */

#define MMU_TCU_TCU_CTRL_AUX0_MASK               (0x1U)
#define MMU_TCU_TCU_CTRL_AUX0_SHIFT              (0U)
/*! AUX0 - AUX0 */
#define MMU_TCU_TCU_CTRL_AUX0(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX0_SHIFT)) & MMU_TCU_TCU_CTRL_AUX0_MASK)

#define MMU_TCU_TCU_CTRL_AUX1_MASK               (0x2U)
#define MMU_TCU_TCU_CTRL_AUX1_SHIFT              (1U)
/*! AUX1 - AUX1 */
#define MMU_TCU_TCU_CTRL_AUX1(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX1_SHIFT)) & MMU_TCU_TCU_CTRL_AUX1_MASK)

#define MMU_TCU_TCU_CTRL_AUX2_MASK               (0x4U)
#define MMU_TCU_TCU_CTRL_AUX2_SHIFT              (2U)
/*! AUX2 - AUX2 */
#define MMU_TCU_TCU_CTRL_AUX2(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX2_SHIFT)) & MMU_TCU_TCU_CTRL_AUX2_MASK)

#define MMU_TCU_TCU_CTRL_AUX3_MASK               (0x8U)
#define MMU_TCU_TCU_CTRL_AUX3_SHIFT              (3U)
/*! AUX3 - AUX3 */
#define MMU_TCU_TCU_CTRL_AUX3(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX3_SHIFT)) & MMU_TCU_TCU_CTRL_AUX3_MASK)

#define MMU_TCU_TCU_CTRL_AUX4_MASK               (0x10U)
#define MMU_TCU_TCU_CTRL_AUX4_SHIFT              (4U)
/*! AUX4 - AUX4 */
#define MMU_TCU_TCU_CTRL_AUX4(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX4_SHIFT)) & MMU_TCU_TCU_CTRL_AUX4_MASK)

#define MMU_TCU_TCU_CTRL_AUX5_MASK               (0x20U)
#define MMU_TCU_TCU_CTRL_AUX5_SHIFT              (5U)
/*! AUX5 - AUX5 */
#define MMU_TCU_TCU_CTRL_AUX5(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX5_SHIFT)) & MMU_TCU_TCU_CTRL_AUX5_MASK)

#define MMU_TCU_TCU_CTRL_AUX6_MASK               (0x40U)
#define MMU_TCU_TCU_CTRL_AUX6_SHIFT              (6U)
/*! AUX6 - AUX6 */
#define MMU_TCU_TCU_CTRL_AUX6(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX6_SHIFT)) & MMU_TCU_TCU_CTRL_AUX6_MASK)

#define MMU_TCU_TCU_CTRL_AUX7_MASK               (0x80U)
#define MMU_TCU_TCU_CTRL_AUX7_SHIFT              (7U)
/*! AUX7 - AUX7 */
#define MMU_TCU_TCU_CTRL_AUX7(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX7_SHIFT)) & MMU_TCU_TCU_CTRL_AUX7_MASK)

#define MMU_TCU_TCU_CTRL_WCS1L0_DIS_MASK         (0x100U)
#define MMU_TCU_TCU_CTRL_WCS1L0_DIS_SHIFT        (8U)
/*! WCS1L0_DIS - WCS1L0_DIS */
#define MMU_TCU_TCU_CTRL_WCS1L0_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS1L0_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS1L0_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS1L1_DIS_MASK         (0x200U)
#define MMU_TCU_TCU_CTRL_WCS1L1_DIS_SHIFT        (9U)
/*! WCS1L1_DIS - WCS1L1_DIS */
#define MMU_TCU_TCU_CTRL_WCS1L1_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS1L1_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS1L1_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS1L2_DIS_MASK         (0x400U)
#define MMU_TCU_TCU_CTRL_WCS1L2_DIS_SHIFT        (10U)
/*! WCS1L2_DIS - WCS1L2_DIS */
#define MMU_TCU_TCU_CTRL_WCS1L2_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS1L2_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS1L2_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS1L3_DIS_MASK         (0x800U)
#define MMU_TCU_TCU_CTRL_WCS1L3_DIS_SHIFT        (11U)
/*! WCS1L3_DIS - WCS1L3_DIS */
#define MMU_TCU_TCU_CTRL_WCS1L3_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS1L3_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS1L3_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS2L0_DIS_MASK         (0x1000U)
#define MMU_TCU_TCU_CTRL_WCS2L0_DIS_SHIFT        (12U)
/*! WCS2L0_DIS - WCS2L0_DIS */
#define MMU_TCU_TCU_CTRL_WCS2L0_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS2L0_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS2L0_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS2L1_DIS_MASK         (0x2000U)
#define MMU_TCU_TCU_CTRL_WCS2L1_DIS_SHIFT        (13U)
/*! WCS2L1_DIS - WCS2L1_DIS */
#define MMU_TCU_TCU_CTRL_WCS2L1_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS2L1_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS2L1_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS2L2_DIS_MASK         (0x4000U)
#define MMU_TCU_TCU_CTRL_WCS2L2_DIS_SHIFT        (14U)
/*! WCS2L2_DIS - WCS2L2_DIS */
#define MMU_TCU_TCU_CTRL_WCS2L2_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS2L2_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS2L2_DIS_MASK)

#define MMU_TCU_TCU_CTRL_WCS2L3_DIS_MASK         (0x8000U)
#define MMU_TCU_TCU_CTRL_WCS2L3_DIS_SHIFT        (15U)
/*! WCS2L3_DIS - WCS2L3_DIS */
#define MMU_TCU_TCU_CTRL_WCS2L3_DIS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_WCS2L3_DIS_SHIFT)) & MMU_TCU_TCU_CTRL_WCS2L3_DIS_MASK)

#define MMU_TCU_TCU_CTRL_AUX16_MASK              (0x10000U)
#define MMU_TCU_TCU_CTRL_AUX16_SHIFT             (16U)
/*! AUX16 - AUX16 */
#define MMU_TCU_TCU_CTRL_AUX16(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX16_SHIFT)) & MMU_TCU_TCU_CTRL_AUX16_MASK)

#define MMU_TCU_TCU_CTRL_AUX17_MASK              (0x20000U)
#define MMU_TCU_TCU_CTRL_AUX17_SHIFT             (17U)
/*! AUX17 - AUX17 */
#define MMU_TCU_TCU_CTRL_AUX17(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX17_SHIFT)) & MMU_TCU_TCU_CTRL_AUX17_MASK)

#define MMU_TCU_TCU_CTRL_AUX18_MASK              (0x40000U)
#define MMU_TCU_TCU_CTRL_AUX18_SHIFT             (18U)
/*! AUX18 - AUX18 */
#define MMU_TCU_TCU_CTRL_AUX18(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX18_SHIFT)) & MMU_TCU_TCU_CTRL_AUX18_MASK)

#define MMU_TCU_TCU_CTRL_AUX19_MASK              (0x80000U)
#define MMU_TCU_TCU_CTRL_AUX19_SHIFT             (19U)
/*! AUX19 - AUX19 */
#define MMU_TCU_TCU_CTRL_AUX19(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX19_SHIFT)) & MMU_TCU_TCU_CTRL_AUX19_MASK)

#define MMU_TCU_TCU_CTRL_AUX20_MASK              (0x100000U)
#define MMU_TCU_TCU_CTRL_AUX20_SHIFT             (20U)
/*! AUX20 - AUX20 */
#define MMU_TCU_TCU_CTRL_AUX20(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX20_SHIFT)) & MMU_TCU_TCU_CTRL_AUX20_MASK)

#define MMU_TCU_TCU_CTRL_AUX21_MASK              (0x200000U)
#define MMU_TCU_TCU_CTRL_AUX21_SHIFT             (21U)
/*! AUX21 - AUX21 */
#define MMU_TCU_TCU_CTRL_AUX21(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX21_SHIFT)) & MMU_TCU_TCU_CTRL_AUX21_MASK)

#define MMU_TCU_TCU_CTRL_AUX22_MASK              (0x400000U)
#define MMU_TCU_TCU_CTRL_AUX22_SHIFT             (22U)
/*! AUX22 - AUX22 */
#define MMU_TCU_TCU_CTRL_AUX22(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX22_SHIFT)) & MMU_TCU_TCU_CTRL_AUX22_MASK)

#define MMU_TCU_TCU_CTRL_AUX23_MASK              (0x800000U)
#define MMU_TCU_TCU_CTRL_AUX23_SHIFT             (23U)
/*! AUX23 - AUX23 */
#define MMU_TCU_TCU_CTRL_AUX23(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX23_SHIFT)) & MMU_TCU_TCU_CTRL_AUX23_MASK)

#define MMU_TCU_TCU_CTRL_AUX24_MASK              (0x1000000U)
#define MMU_TCU_TCU_CTRL_AUX24_SHIFT             (24U)
/*! AUX24 - AUX24 */
#define MMU_TCU_TCU_CTRL_AUX24(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX24_SHIFT)) & MMU_TCU_TCU_CTRL_AUX24_MASK)

#define MMU_TCU_TCU_CTRL_AUX25_MASK              (0x2000000U)
#define MMU_TCU_TCU_CTRL_AUX25_SHIFT             (25U)
/*! AUX25 - AUX25 */
#define MMU_TCU_TCU_CTRL_AUX25(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX25_SHIFT)) & MMU_TCU_TCU_CTRL_AUX25_MASK)

#define MMU_TCU_TCU_CTRL_AUX26_MASK              (0x4000000U)
#define MMU_TCU_TCU_CTRL_AUX26_SHIFT             (26U)
/*! AUX26 - AUX26 */
#define MMU_TCU_TCU_CTRL_AUX26(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX26_SHIFT)) & MMU_TCU_TCU_CTRL_AUX26_MASK)

#define MMU_TCU_TCU_CTRL_AUX27_MASK              (0x8000000U)
#define MMU_TCU_TCU_CTRL_AUX27_SHIFT             (27U)
/*! AUX27 - AUX27 */
#define MMU_TCU_TCU_CTRL_AUX27(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX27_SHIFT)) & MMU_TCU_TCU_CTRL_AUX27_MASK)

#define MMU_TCU_TCU_CTRL_AUX28_MASK              (0x10000000U)
#define MMU_TCU_TCU_CTRL_AUX28_SHIFT             (28U)
/*! AUX28 - AUX28 */
#define MMU_TCU_TCU_CTRL_AUX28(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX28_SHIFT)) & MMU_TCU_TCU_CTRL_AUX28_MASK)

#define MMU_TCU_TCU_CTRL_AUX29_MASK              (0x20000000U)
#define MMU_TCU_TCU_CTRL_AUX29_SHIFT             (29U)
/*! AUX29 - AUX29 */
#define MMU_TCU_TCU_CTRL_AUX29(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX29_SHIFT)) & MMU_TCU_TCU_CTRL_AUX29_MASK)

#define MMU_TCU_TCU_CTRL_AUX30_MASK              (0x40000000U)
#define MMU_TCU_TCU_CTRL_AUX30_SHIFT             (30U)
/*! AUX30 - AUX30 */
#define MMU_TCU_TCU_CTRL_AUX30(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX30_SHIFT)) & MMU_TCU_TCU_CTRL_AUX30_MASK)

#define MMU_TCU_TCU_CTRL_AUX31_MASK              (0x80000000U)
#define MMU_TCU_TCU_CTRL_AUX31_SHIFT             (31U)
/*! AUX31 - AUX31 */
#define MMU_TCU_TCU_CTRL_AUX31(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CTRL_AUX31_SHIFT)) & MMU_TCU_TCU_CTRL_AUX31_MASK)
/*! @} */

/*! @name TCU_QOS - TCU Quality of Service Register */
/*! @{ */

#define MMU_TCU_TCU_QOS_QOS_PTW0_MASK            (0xFU)
#define MMU_TCU_TCU_QOS_QOS_PTW0_SHIFT           (0U)
/*! QOS_PTW0 - QOS_PTW0 */
#define MMU_TCU_TCU_QOS_QOS_PTW0(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_PTW0_SHIFT)) & MMU_TCU_TCU_QOS_QOS_PTW0_MASK)

#define MMU_TCU_TCU_QOS_QOS_PTW1_MASK            (0xF0U)
#define MMU_TCU_TCU_QOS_QOS_PTW1_SHIFT           (4U)
/*! QOS_PTW1 - QOS_PTW1 */
#define MMU_TCU_TCU_QOS_QOS_PTW1(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_PTW1_SHIFT)) & MMU_TCU_TCU_QOS_QOS_PTW1_MASK)

#define MMU_TCU_TCU_QOS_QOS_PTW2_MASK            (0xF00U)
#define MMU_TCU_TCU_QOS_QOS_PTW2_SHIFT           (8U)
/*! QOS_PTW2 - QOS_PTW2 */
#define MMU_TCU_TCU_QOS_QOS_PTW2(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_PTW2_SHIFT)) & MMU_TCU_TCU_QOS_QOS_PTW2_MASK)

#define MMU_TCU_TCU_QOS_QOS_PTW3_MASK            (0xF000U)
#define MMU_TCU_TCU_QOS_QOS_PTW3_SHIFT           (12U)
/*! QOS_PTW3 - QOS_PTW3 */
#define MMU_TCU_TCU_QOS_QOS_PTW3(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_PTW3_SHIFT)) & MMU_TCU_TCU_QOS_QOS_PTW3_MASK)

#define MMU_TCU_TCU_QOS_QOS_QUEUE_MASK           (0xF0000U)
#define MMU_TCU_TCU_QOS_QOS_QUEUE_SHIFT          (16U)
/*! QOS_QUEUE - QOS_QUEUE */
#define MMU_TCU_TCU_QOS_QOS_QUEUE(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_QUEUE_SHIFT)) & MMU_TCU_TCU_QOS_QOS_QUEUE_MASK)

#define MMU_TCU_TCU_QOS_QOS_MSI_MASK             (0xF00000U)
#define MMU_TCU_TCU_QOS_QOS_MSI_SHIFT            (20U)
/*! QOS_MSI - QOS_MSI */
#define MMU_TCU_TCU_QOS_QOS_MSI(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_MSI_SHIFT)) & MMU_TCU_TCU_QOS_QOS_MSI_MASK)

#define MMU_TCU_TCU_QOS_QOS_DVMSYNC_MASK         (0xF000000U)
#define MMU_TCU_TCU_QOS_QOS_DVMSYNC_SHIFT        (24U)
/*! QOS_DVMSYNC - QOS_DVMSYNC */
#define MMU_TCU_TCU_QOS_QOS_DVMSYNC(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_QOS_QOS_DVMSYNC_SHIFT)) & MMU_TCU_TCU_QOS_QOS_DVMSYNC_MASK)
/*! @} */

/*! @name TCU_CFG - TCU Configuration Information Register */
/*! @{ */

#define MMU_TCU_TCU_CFG_XLATE_SLOTS_MASK         (0xFFF0U)
#define MMU_TCU_TCU_CFG_XLATE_SLOTS_SHIFT        (4U)
/*! XLATE_SLOTS - XLATE_SLOTS */
#define MMU_TCU_TCU_CFG_XLATE_SLOTS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_CFG_XLATE_SLOTS_SHIFT)) & MMU_TCU_TCU_CFG_XLATE_SLOTS_MASK)
/*! @} */

/*! @name TCU_STATUS - TCU Status Information Register */
/*! @{ */

#define MMU_TCU_TCU_STATUS_GNT_XLATE_SLOTS_MASK  (0xFFF0U)
#define MMU_TCU_TCU_STATUS_GNT_XLATE_SLOTS_SHIFT (4U)
/*! GNT_XLATE_SLOTS - GNT_XLATE_SLOTS */
#define MMU_TCU_TCU_STATUS_GNT_XLATE_SLOTS(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_STATUS_GNT_XLATE_SLOTS_SHIFT)) & MMU_TCU_TCU_STATUS_GNT_XLATE_SLOTS_MASK)
/*! @} */

/*! @name TCU_SCR - TCU Secure Control Register */
/*! @{ */

#define MMU_TCU_TCU_SCR_NS_UARCH_MASK            (0x1U)
#define MMU_TCU_TCU_SCR_NS_UARCH_SHIFT           (0U)
/*! NS_UARCH - NS_UARCH */
#define MMU_TCU_TCU_SCR_NS_UARCH(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SCR_NS_UARCH_SHIFT)) & MMU_TCU_TCU_SCR_NS_UARCH_MASK)

#define MMU_TCU_TCU_SCR_NS_RAS_MASK              (0x2U)
#define MMU_TCU_TCU_SCR_NS_RAS_SHIFT             (1U)
/*! NS_RAS - NS_RAS */
#define MMU_TCU_TCU_SCR_NS_RAS(x)                (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SCR_NS_RAS_SHIFT)) & MMU_TCU_TCU_SCR_NS_RAS_MASK)

#define MMU_TCU_TCU_SCR_NS_INIT_MASK             (0x8U)
#define MMU_TCU_TCU_SCR_NS_INIT_SHIFT            (3U)
/*! NS_INIT - NS_INIT */
#define MMU_TCU_TCU_SCR_NS_INIT(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SCR_NS_INIT_SHIFT)) & MMU_TCU_TCU_SCR_NS_INIT_MASK)
/*! @} */

/*! @name ITEN - ITEN */
/*! @{ */

#define MMU_TCU_ITEN_ITEN_MASK                   (0x1U)
#define MMU_TCU_ITEN_ITEN_SHIFT                  (0U)
/*! ITEN - ITEN */
#define MMU_TCU_ITEN_ITEN(x)                     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITEN_ITEN_SHIFT)) & MMU_TCU_ITEN_ITEN_MASK)
/*! @} */

/*! @name ITOP_PIU - ITOP_PIU */
/*! @{ */

#define MMU_TCU_ITOP_PIU_ras_cri_MASK            (0x1U)
#define MMU_TCU_ITOP_PIU_ras_cri_SHIFT           (0U)
/*! ras_cri - ras_cri */
#define MMU_TCU_ITOP_PIU_ras_cri(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_ras_cri_SHIFT)) & MMU_TCU_ITOP_PIU_ras_cri_MASK)

#define MMU_TCU_ITOP_PIU_ras_eri_MASK            (0x2U)
#define MMU_TCU_ITOP_PIU_ras_eri_SHIFT           (1U)
/*! ras_eri - ras_eri */
#define MMU_TCU_ITOP_PIU_ras_eri(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_ras_eri_SHIFT)) & MMU_TCU_ITOP_PIU_ras_eri_MASK)

#define MMU_TCU_ITOP_PIU_ras_fhi_MASK            (0x4U)
#define MMU_TCU_ITOP_PIU_ras_fhi_SHIFT           (2U)
/*! ras_fhi - ras_fhi */
#define MMU_TCU_ITOP_PIU_ras_fhi(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_ras_fhi_SHIFT)) & MMU_TCU_ITOP_PIU_ras_fhi_MASK)

#define MMU_TCU_ITOP_PIU_evento_MASK             (0x8U)
#define MMU_TCU_ITOP_PIU_evento_SHIFT            (3U)
/*! evento - evento */
#define MMU_TCU_ITOP_PIU_evento(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_evento_SHIFT)) & MMU_TCU_ITOP_PIU_evento_MASK)

#define MMU_TCU_ITOP_PIU_global_irpt_s_MASK      (0x10U)
#define MMU_TCU_ITOP_PIU_global_irpt_s_SHIFT     (4U)
/*! global_irpt_s - global_irpt_s */
#define MMU_TCU_ITOP_PIU_global_irpt_s(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_global_irpt_s_SHIFT)) & MMU_TCU_ITOP_PIU_global_irpt_s_MASK)

#define MMU_TCU_ITOP_PIU_global_irpt_ns_MASK     (0x20U)
#define MMU_TCU_ITOP_PIU_global_irpt_ns_SHIFT    (5U)
/*! global_irpt_ns - global_irpt_ns */
#define MMU_TCU_ITOP_PIU_global_irpt_ns(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_global_irpt_ns_SHIFT)) & MMU_TCU_ITOP_PIU_global_irpt_ns_MASK)

#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_s_MASK    (0x40U)
#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_s_SHIFT   (6U)
/*! cmd_sync_irpt_s - cmd_sync_irpt_s */
#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_s(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_cmd_sync_irpt_s_SHIFT)) & MMU_TCU_ITOP_PIU_cmd_sync_irpt_s_MASK)

#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_ns_MASK   (0x80U)
#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_ns_SHIFT  (7U)
/*! cmd_sync_irpt_ns - cmd_sync_irpt_ns */
#define MMU_TCU_ITOP_PIU_cmd_sync_irpt_ns(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_cmd_sync_irpt_ns_SHIFT)) & MMU_TCU_ITOP_PIU_cmd_sync_irpt_ns_MASK)

#define MMU_TCU_ITOP_PIU_pri_q_irpt_MASK         (0x100U)
#define MMU_TCU_ITOP_PIU_pri_q_irpt_SHIFT        (8U)
/*! pri_q_irpt - pri_q_irpt */
#define MMU_TCU_ITOP_PIU_pri_q_irpt(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_pri_q_irpt_SHIFT)) & MMU_TCU_ITOP_PIU_pri_q_irpt_MASK)

#define MMU_TCU_ITOP_PIU_event_q_irpt_s_MASK     (0x200U)
#define MMU_TCU_ITOP_PIU_event_q_irpt_s_SHIFT    (9U)
/*! event_q_irpt_s - event_q_irpt_s */
#define MMU_TCU_ITOP_PIU_event_q_irpt_s(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_event_q_irpt_s_SHIFT)) & MMU_TCU_ITOP_PIU_event_q_irpt_s_MASK)

#define MMU_TCU_ITOP_PIU_event_q_irpt_ns_MASK    (0x400U)
#define MMU_TCU_ITOP_PIU_event_q_irpt_ns_SHIFT   (10U)
/*! event_q_irpt_ns - event_q_irpt_ns */
#define MMU_TCU_ITOP_PIU_event_q_irpt_ns(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_PIU_event_q_irpt_ns_SHIFT)) & MMU_TCU_ITOP_PIU_event_q_irpt_ns_MASK)
/*! @} */

/*! @name ITOP_TMU - ITOP_TMU */
/*! @{ */

#define MMU_TCU_ITOP_TMU_pmu_snapshot_ack_MASK   (0x1U)
#define MMU_TCU_ITOP_TMU_pmu_snapshot_ack_SHIFT  (0U)
/*! pmu_snapshot_ack - pmu_snapshot_ack */
#define MMU_TCU_ITOP_TMU_pmu_snapshot_ack(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_TMU_pmu_snapshot_ack_SHIFT)) & MMU_TCU_ITOP_TMU_pmu_snapshot_ack_MASK)

#define MMU_TCU_ITOP_TMU_pmu_irpt_MASK           (0x2U)
#define MMU_TCU_ITOP_TMU_pmu_irpt_SHIFT          (1U)
/*! pmu_irpt - pmu_irpt */
#define MMU_TCU_ITOP_TMU_pmu_irpt(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITOP_TMU_pmu_irpt_SHIFT)) & MMU_TCU_ITOP_TMU_pmu_irpt_MASK)
/*! @} */

/*! @name ITIN_TMU - ITIN_TMU */
/*! @{ */

#define MMU_TCU_ITIN_TMU_pmu_snapshot_req_MASK   (0x1U)
#define MMU_TCU_ITIN_TMU_pmu_snapshot_req_SHIFT  (0U)
/*! pmu_snapshot_req - pmu_snapshot_req */
#define MMU_TCU_ITIN_TMU_pmu_snapshot_req(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_ITIN_TMU_pmu_snapshot_req_SHIFT)) & MMU_TCU_ITIN_TMU_pmu_snapshot_req_MASK)
/*! @} */

/*! @name TCU_SYSDISC0 - TCU_SYSDISC0 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC0_TCUCFG_WC_DEPTH_MASK (0x1FFFFU)
#define MMU_TCU_TCU_SYSDISC0_TCUCFG_WC_DEPTH_SHIFT (0U)
/*! TCUCFG_WC_DEPTH - TCUCFG_WC_DEPTH */
#define MMU_TCU_TCU_SYSDISC0_TCUCFG_WC_DEPTH(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC0_TCUCFG_WC_DEPTH_SHIFT)) & MMU_TCU_TCU_SYSDISC0_TCUCFG_WC_DEPTH_MASK)
/*! @} */

/*! @name TCU_SYSDISC1 - TCU_SYSDISC2 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC1_TCUCFG_CC_DEPTH_MASK (0x1FFFU)
#define MMU_TCU_TCU_SYSDISC1_TCUCFG_CC_DEPTH_SHIFT (0U)
/*! TCUCFG_CC_DEPTH - TCUCFG_CC_DEPTH */
#define MMU_TCU_TCU_SYSDISC1_TCUCFG_CC_DEPTH(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC1_TCUCFG_CC_DEPTH_SHIFT)) & MMU_TCU_TCU_SYSDISC1_TCUCFG_CC_DEPTH_MASK)
/*! @} */

/*! @name TCU_SYSDISC2 - TCU_SYSDISC2 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC2_TCUCFG_WC_WAYS_MASK (0x1FU)
#define MMU_TCU_TCU_SYSDISC2_TCUCFG_WC_WAYS_SHIFT (0U)
/*! TCUCFG_WC_WAYS - TCUCFG_WC_WAYS */
#define MMU_TCU_TCU_SYSDISC2_TCUCFG_WC_WAYS(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC2_TCUCFG_WC_WAYS_SHIFT)) & MMU_TCU_TCU_SYSDISC2_TCUCFG_WC_WAYS_MASK)
/*! @} */

/*! @name TCU_SYSDISC3 - TCU_SYSDISC3 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC3_TCUCFG_WC_BANKS_MASK (0x7U)
#define MMU_TCU_TCU_SYSDISC3_TCUCFG_WC_BANKS_SHIFT (0U)
/*! TCUCFG_WC_BANKS - TCUCFG_WC_BANKS */
#define MMU_TCU_TCU_SYSDISC3_TCUCFG_WC_BANKS(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC3_TCUCFG_WC_BANKS_SHIFT)) & MMU_TCU_TCU_SYSDISC3_TCUCFG_WC_BANKS_MASK)
/*! @} */

/*! @name TCU_SYSDISC4 - TCU_SYSDISC4 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC4_TCUCFG_XLATE_SLOTS_MASK (0x1FFFU)
#define MMU_TCU_TCU_SYSDISC4_TCUCFG_XLATE_SLOTS_SHIFT (0U)
/*! TCUCFG_XLATE_SLOTS - TCUCFG_XLATE_SLOTS */
#define MMU_TCU_TCU_SYSDISC4_TCUCFG_XLATE_SLOTS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC4_TCUCFG_XLATE_SLOTS_SHIFT)) & MMU_TCU_TCU_SYSDISC4_TCUCFG_XLATE_SLOTS_MASK)
/*! @} */

/*! @name TCU_SYSDISC5 - TCU_SYSDISC5 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC5_TCUCFG_PTW_SLOTS_MASK (0x3FFU)
#define MMU_TCU_TCU_SYSDISC5_TCUCFG_PTW_SLOTS_SHIFT (0U)
/*! TCUCFG_PTW_SLOTS - TCUCFG_PTW_SLOTS */
#define MMU_TCU_TCU_SYSDISC5_TCUCFG_PTW_SLOTS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC5_TCUCFG_PTW_SLOTS_SHIFT)) & MMU_TCU_TCU_SYSDISC5_TCUCFG_PTW_SLOTS_MASK)
/*! @} */

/*! @name TCU_SYSDISC6 - TCU_SYSDISC6 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC6_TCUCFG_CTW_SLOTS_MASK (0x7U)
#define MMU_TCU_TCU_SYSDISC6_TCUCFG_CTW_SLOTS_SHIFT (0U)
/*! TCUCFG_CTW_SLOTS - TCUCFG_CTW_SLOTS */
#define MMU_TCU_TCU_SYSDISC6_TCUCFG_CTW_SLOTS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC6_TCUCFG_CTW_SLOTS_SHIFT)) & MMU_TCU_TCU_SYSDISC6_TCUCFG_CTW_SLOTS_MASK)
/*! @} */

/*! @name TCU_SYSDISC7 - TCU_SYSDISC7 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC7_TCUCFG_CC_IDXGEN_MODE_MASK (0x1U)
#define MMU_TCU_TCU_SYSDISC7_TCUCFG_CC_IDXGEN_MODE_SHIFT (0U)
/*! TCUCFG_CC_IDXGEN_MODE - TCUCFG_CC_IDXGEN_MODE */
#define MMU_TCU_TCU_SYSDISC7_TCUCFG_CC_IDXGEN_MODE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC7_TCUCFG_CC_IDXGEN_MODE_SHIFT)) & MMU_TCU_TCU_SYSDISC7_TCUCFG_CC_IDXGEN_MODE_MASK)
/*! @} */

/*! @name TCU_SYSDISC8 - TCU_SYSDISC8 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC8_TCUCFG_DTI_ATS_MASK (0xFU)
#define MMU_TCU_TCU_SYSDISC8_TCUCFG_DTI_ATS_SHIFT (0U)
/*! TCUCFG_DTI_ATS - TCUCFG_DTI_ATS */
#define MMU_TCU_TCU_SYSDISC8_TCUCFG_DTI_ATS(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC8_TCUCFG_DTI_ATS_SHIFT)) & MMU_TCU_TCU_SYSDISC8_TCUCFG_DTI_ATS_MASK)
/*! @} */

/*! @name TCU_SYSDISC9 - TCU_SYSDISC9 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC9_TCUCFG_NUM_TBU_MASK (0x3FU)
#define MMU_TCU_TCU_SYSDISC9_TCUCFG_NUM_TBU_SHIFT (0U)
/*! TCUCFG_NUM_TBU - TCUCFG_NUM_TBU */
#define MMU_TCU_TCU_SYSDISC9_TCUCFG_NUM_TBU(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC9_TCUCFG_NUM_TBU_SHIFT)) & MMU_TCU_TCU_SYSDISC9_TCUCFG_NUM_TBU_MASK)
/*! @} */

/*! @name TCU_SYSDISC10 - TCU_SYSDISC10 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC10_TCUCFG_PMU_COUNTERS_MASK (0x3FU)
#define MMU_TCU_TCU_SYSDISC10_TCUCFG_PMU_COUNTERS_SHIFT (0U)
/*! TCUCFG_PMU_COUNTERS - TCUCFG_PMU_COUNTERS */
#define MMU_TCU_TCU_SYSDISC10_TCUCFG_PMU_COUNTERS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC10_TCUCFG_PMU_COUNTERS_SHIFT)) & MMU_TCU_TCU_SYSDISC10_TCUCFG_PMU_COUNTERS_MASK)
/*! @} */

/*! @name TCU_SYSDISC11 - TCU_SYSDISC11 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC11_TCUCFG_PARTID_WIDTH_MASK (0xFU)
#define MMU_TCU_TCU_SYSDISC11_TCUCFG_PARTID_WIDTH_SHIFT (0U)
/*! TCUCFG_PARTID_WIDTH - TCUCFG_PARTID_WIDTH */
#define MMU_TCU_TCU_SYSDISC11_TCUCFG_PARTID_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC11_TCUCFG_PARTID_WIDTH_SHIFT)) & MMU_TCU_TCU_SYSDISC11_TCUCFG_PARTID_WIDTH_MASK)
/*! @} */

/*! @name TCU_SYSDISC12 - TCU_SYSDISC12 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC12_TCUCFG_HZU_DEPTH_MASK (0xFU)
#define MMU_TCU_TCU_SYSDISC12_TCUCFG_HZU_DEPTH_SHIFT (0U)
/*! TCUCFG_HZU_DEPTH - TCUCFG_HZU_DEPTH */
#define MMU_TCU_TCU_SYSDISC12_TCUCFG_HZU_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC12_TCUCFG_HZU_DEPTH_SHIFT)) & MMU_TCU_TCU_SYSDISC12_TCUCFG_HZU_DEPTH_MASK)
/*! @} */

/*! @name TCU_SYSDISC13 - TCU_SYSDISC13 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC13_TCUCFG_PREFETCH_SUPPORTED_MASK (0x1U)
#define MMU_TCU_TCU_SYSDISC13_TCUCFG_PREFETCH_SUPPORTED_SHIFT (0U)
/*! TCUCFG_PREFETCH_SUPPORTED - TCUCFG_PREFETCH_SUPPORTED */
#define MMU_TCU_TCU_SYSDISC13_TCUCFG_PREFETCH_SUPPORTED(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC13_TCUCFG_PREFETCH_SUPPORTED_SHIFT)) & MMU_TCU_TCU_SYSDISC13_TCUCFG_PREFETCH_SUPPORTED_MASK)
/*! @} */

/*! @name TCU_SYSDISC14 - TCU_SYSDISC14 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC14_TCUCFG_DATARAM_TYPE_MASK (0x3U)
#define MMU_TCU_TCU_SYSDISC14_TCUCFG_DATARAM_TYPE_SHIFT (0U)
/*! TCUCFG_DATARAM_TYPE - TCUCFG_DATARAM_TYPE */
#define MMU_TCU_TCU_SYSDISC14_TCUCFG_DATARAM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC14_TCUCFG_DATARAM_TYPE_SHIFT)) & MMU_TCU_TCU_SYSDISC14_TCUCFG_DATARAM_TYPE_MASK)
/*! @} */

/*! @name TCU_SYSDISC15 - TCU_SYSDISC15 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC15_TCUCFG_SLOTRAM_TYPE_MASK (0x3U)
#define MMU_TCU_TCU_SYSDISC15_TCUCFG_SLOTRAM_TYPE_SHIFT (0U)
/*! TCUCFG_SLOTRAM_TYPE - TCUCFG_SLOTRAM_TYPE */
#define MMU_TCU_TCU_SYSDISC15_TCUCFG_SLOTRAM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC15_TCUCFG_SLOTRAM_TYPE_SHIFT)) & MMU_TCU_TCU_SYSDISC15_TCUCFG_SLOTRAM_TYPE_MASK)
/*! @} */

/*! @name TCU_SYSDISC16 - TCU_SYSDISC16 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC16_TCUCFG_CACHERAM_TYPE_MASK (0x3U)
#define MMU_TCU_TCU_SYSDISC16_TCUCFG_CACHERAM_TYPE_SHIFT (0U)
/*! TCUCFG_CACHERAM_TYPE - TCUCFG_CACHERAM_TYPE */
#define MMU_TCU_TCU_SYSDISC16_TCUCFG_CACHERAM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC16_TCUCFG_CACHERAM_TYPE_SHIFT)) & MMU_TCU_TCU_SYSDISC16_TCUCFG_CACHERAM_TYPE_MASK)
/*! @} */

/*! @name TCU_SYSDISC17 - TCU_SYSDISC17 */
/*! @{ */

#define MMU_TCU_TCU_SYSDISC17_TCUCFG_QTW_DATA_WIDTH_MASK (0x3FFU)
#define MMU_TCU_TCU_SYSDISC17_TCUCFG_QTW_DATA_WIDTH_SHIFT (0U)
/*! TCUCFG_QTW_DATA_WIDTH - TCUCFG_QTW_DATA_WIDTH */
#define MMU_TCU_TCU_SYSDISC17_TCUCFG_QTW_DATA_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_SYSDISC17_TCUCFG_QTW_DATA_WIDTH_SHIFT)) & MMU_TCU_TCU_SYSDISC17_TCUCFG_QTW_DATA_WIDTH_MASK)
/*! @} */

/*! @name TCU_ERRFR_LO - TCU Error Feature Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_TCU_ERRFR_LO_ED_MASK             (0x3U)
#define MMU_TCU_TCU_ERRFR_LO_ED_SHIFT            (0U)
/*! ED - ED */
#define MMU_TCU_TCU_ERRFR_LO_ED(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_ED_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_ED_MASK)

#define MMU_TCU_TCU_ERRFR_LO_UI_MASK             (0x30U)
#define MMU_TCU_TCU_ERRFR_LO_UI_SHIFT            (4U)
/*! UI - UI */
#define MMU_TCU_TCU_ERRFR_LO_UI(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_UI_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_UI_MASK)

#define MMU_TCU_TCU_ERRFR_LO_FI_MASK             (0xC0U)
#define MMU_TCU_TCU_ERRFR_LO_FI_SHIFT            (6U)
/*! FI - FI */
#define MMU_TCU_TCU_ERRFR_LO_FI(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_FI_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_FI_MASK)

#define MMU_TCU_TCU_ERRFR_LO_UE_MASK             (0x300U)
#define MMU_TCU_TCU_ERRFR_LO_UE_SHIFT            (8U)
/*! UE - UE */
#define MMU_TCU_TCU_ERRFR_LO_UE(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_UE_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_UE_MASK)

#define MMU_TCU_TCU_ERRFR_LO_CFI_MASK            (0xC00U)
#define MMU_TCU_TCU_ERRFR_LO_CFI_SHIFT           (10U)
/*! CFI - CFI */
#define MMU_TCU_TCU_ERRFR_LO_CFI(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_CFI_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_CFI_MASK)

#define MMU_TCU_TCU_ERRFR_LO_CEC_MASK            (0x7000U)
#define MMU_TCU_TCU_ERRFR_LO_CEC_SHIFT           (12U)
/*! CEC - CEC */
#define MMU_TCU_TCU_ERRFR_LO_CEC(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_CEC_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_CEC_MASK)

#define MMU_TCU_TCU_ERRFR_LO_RP_MASK             (0x8000U)
#define MMU_TCU_TCU_ERRFR_LO_RP_SHIFT            (15U)
/*! RP - RP */
#define MMU_TCU_TCU_ERRFR_LO_RP(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_RP_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_RP_MASK)

#define MMU_TCU_TCU_ERRFR_LO_DUI_MASK            (0x30000U)
#define MMU_TCU_TCU_ERRFR_LO_DUI_SHIFT           (16U)
/*! DUI - DUI */
#define MMU_TCU_TCU_ERRFR_LO_DUI(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_DUI_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_DUI_MASK)

#define MMU_TCU_TCU_ERRFR_LO_CEO_MASK            (0xC0000U)
#define MMU_TCU_TCU_ERRFR_LO_CEO_SHIFT           (18U)
/*! CEO - CEO */
#define MMU_TCU_TCU_ERRFR_LO_CEO(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_CEO_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_CEO_MASK)

#define MMU_TCU_TCU_ERRFR_LO_INJ_MASK            (0x300000U)
#define MMU_TCU_TCU_ERRFR_LO_INJ_SHIFT           (20U)
/*! INJ - INJ */
#define MMU_TCU_TCU_ERRFR_LO_INJ(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_INJ_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_INJ_MASK)

#define MMU_TCU_TCU_ERRFR_LO_CI_MASK             (0xC00000U)
#define MMU_TCU_TCU_ERRFR_LO_CI_SHIFT            (22U)
/*! CI - CI */
#define MMU_TCU_TCU_ERRFR_LO_CI(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_CI_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_CI_MASK)

#define MMU_TCU_TCU_ERRFR_LO_TS_MASK             (0x3000000U)
#define MMU_TCU_TCU_ERRFR_LO_TS_SHIFT            (24U)
/*! TS - TS */
#define MMU_TCU_TCU_ERRFR_LO_TS(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRFR_LO_TS_SHIFT)) & MMU_TCU_TCU_ERRFR_LO_TS_MASK)
/*! @} */

/*! @name TCU_ERRCTLR_LO - TCU Error Control Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_TCU_ERRCTLR_LO_FI_MASK           (0x8U)
#define MMU_TCU_TCU_ERRCTLR_LO_FI_SHIFT          (3U)
/*! FI - FI */
#define MMU_TCU_TCU_ERRCTLR_LO_FI(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRCTLR_LO_FI_SHIFT)) & MMU_TCU_TCU_ERRCTLR_LO_FI_MASK)
/*! @} */

/*! @name TCU_ERRSTATUS_LO - TCU Error Record Primary Syndrome Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_TCU_ERRSTATUS_LO_SERR_MASK       (0xFFU)
#define MMU_TCU_TCU_ERRSTATUS_LO_SERR_SHIFT      (0U)
/*! SERR - SERR */
#define MMU_TCU_TCU_ERRSTATUS_LO_SERR(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_SERR_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_SERR_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_IERR_MASK       (0xFF00U)
#define MMU_TCU_TCU_ERRSTATUS_LO_IERR_SHIFT      (8U)
/*! IERR - IERR
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00001000..
 *  0b00001001..
 *  0b00001010..
 *  0b00001011..
 *  0b00001100..
 *  0b00001101..
 *  0b00001110..
 *  0b00001111..
 *  0b00010000..
 *  0b00010001..
 *  0b00010010..
 */
#define MMU_TCU_TCU_ERRSTATUS_LO_IERR(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_IERR_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_IERR_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_CI_MASK         (0x80000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_CI_SHIFT        (19U)
/*! CI - CI */
#define MMU_TCU_TCU_ERRSTATUS_LO_CI(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_CI_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_CI_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_UET_MASK        (0x300000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_UET_SHIFT       (20U)
/*! UET - UET
 *  0b00..2'b00
 *  0b11..2'b11
 */
#define MMU_TCU_TCU_ERRSTATUS_LO_UET(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_UET_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_UET_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_PN_MASK         (0x400000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_PN_SHIFT        (22U)
/*! PN - PN */
#define MMU_TCU_TCU_ERRSTATUS_LO_PN(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_PN_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_PN_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_DE_MASK         (0x800000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_DE_SHIFT        (23U)
/*! DE - DE */
#define MMU_TCU_TCU_ERRSTATUS_LO_DE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_DE_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_DE_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_CE_MASK         (0x3000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_CE_SHIFT        (24U)
/*! CE - CE
 *  0b00..2'b00
 *  0b11..2'b11
 */
#define MMU_TCU_TCU_ERRSTATUS_LO_CE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_CE_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_CE_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_MV_MASK         (0x4000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_MV_SHIFT        (26U)
/*! MV - MV */
#define MMU_TCU_TCU_ERRSTATUS_LO_MV(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_MV_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_MV_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_OF_MASK         (0x8000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_OF_SHIFT        (27U)
/*! OF - OF */
#define MMU_TCU_TCU_ERRSTATUS_LO_OF(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_OF_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_OF_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_ER_MASK         (0x10000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_ER_SHIFT        (28U)
/*! ER - ER */
#define MMU_TCU_TCU_ERRSTATUS_LO_ER(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_ER_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_ER_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_UE_MASK         (0x20000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_UE_SHIFT        (29U)
/*! UE - UE */
#define MMU_TCU_TCU_ERRSTATUS_LO_UE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_UE_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_UE_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_V_MASK          (0x40000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_V_SHIFT         (30U)
/*! V - V */
#define MMU_TCU_TCU_ERRSTATUS_LO_V(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_V_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_V_MASK)

#define MMU_TCU_TCU_ERRSTATUS_LO_AV_MASK         (0x80000000U)
#define MMU_TCU_TCU_ERRSTATUS_LO_AV_SHIFT        (31U)
/*! AV - AV */
#define MMU_TCU_TCU_ERRSTATUS_LO_AV(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRSTATUS_LO_AV_SHIFT)) & MMU_TCU_TCU_ERRSTATUS_LO_AV_MASK)
/*! @} */

/*! @name TCU_ERRGEN_LO - TCU Error Generation Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_TCU_ERRGEN_LO_SERR_MASK          (0xFFU)
#define MMU_TCU_TCU_ERRGEN_LO_SERR_SHIFT         (0U)
/*! SERR - SERR */
#define MMU_TCU_TCU_ERRGEN_LO_SERR(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_SERR_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_SERR_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_IERR_MASK          (0xFF00U)
#define MMU_TCU_TCU_ERRGEN_LO_IERR_SHIFT         (8U)
/*! IERR - IERR */
#define MMU_TCU_TCU_ERRGEN_LO_IERR(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_IERR_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_IERR_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_CI_MASK            (0x80000U)
#define MMU_TCU_TCU_ERRGEN_LO_CI_SHIFT           (19U)
/*! CI - CI */
#define MMU_TCU_TCU_ERRGEN_LO_CI(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_CI_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_CI_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_UET_MASK           (0x300000U)
#define MMU_TCU_TCU_ERRGEN_LO_UET_SHIFT          (20U)
/*! UET - UET */
#define MMU_TCU_TCU_ERRGEN_LO_UET(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_UET_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_UET_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_PN_MASK            (0x400000U)
#define MMU_TCU_TCU_ERRGEN_LO_PN_SHIFT           (22U)
/*! PN - PN */
#define MMU_TCU_TCU_ERRGEN_LO_PN(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_PN_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_PN_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_DE_MASK            (0x800000U)
#define MMU_TCU_TCU_ERRGEN_LO_DE_SHIFT           (23U)
/*! DE - DE */
#define MMU_TCU_TCU_ERRGEN_LO_DE(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_DE_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_DE_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_CE_MASK            (0x3000000U)
#define MMU_TCU_TCU_ERRGEN_LO_CE_SHIFT           (24U)
/*! CE - CE */
#define MMU_TCU_TCU_ERRGEN_LO_CE(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_CE_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_CE_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_OF_MASK            (0x8000000U)
#define MMU_TCU_TCU_ERRGEN_LO_OF_SHIFT           (27U)
/*! OF - OF */
#define MMU_TCU_TCU_ERRGEN_LO_OF(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_OF_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_OF_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_ER_MASK            (0x10000000U)
#define MMU_TCU_TCU_ERRGEN_LO_ER_SHIFT           (28U)
/*! ER - ER */
#define MMU_TCU_TCU_ERRGEN_LO_ER(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_ER_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_ER_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_UE_MASK            (0x20000000U)
#define MMU_TCU_TCU_ERRGEN_LO_UE_SHIFT           (29U)
/*! UE - UE */
#define MMU_TCU_TCU_ERRGEN_LO_UE(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_UE_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_UE_MASK)

#define MMU_TCU_TCU_ERRGEN_LO_V_MASK             (0x40000000U)
#define MMU_TCU_TCU_ERRGEN_LO_V_SHIFT            (30U)
/*! V - V */
#define MMU_TCU_TCU_ERRGEN_LO_V(x)               (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_ERRGEN_LO_V_SHIFT)) & MMU_TCU_TCU_ERRGEN_LO_V_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL0 - TCU Node Control Register 0 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL0_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL0_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL0_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL0_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL0_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL0_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL0_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL0_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL1 - TCU Node Control Register 1 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL1_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL1_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL1_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL1_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL1_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL1_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL1_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL1_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL2 - TCU Node Control Register 2 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL2_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL2_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL2_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL2_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL2_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL2_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL2_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL2_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL3 - TCU Node Control Register 3 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL3_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL3_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL3_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL3_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL3_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL3_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL3_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL3_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL4 - TCU Node Control Register 4 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL4_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL4_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL4_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL4_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL4_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL4_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL4_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL4_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL5 - TCU Node Control Register 5 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL5_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL5_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL5_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL5_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL5_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL5_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL5_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL5_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL6 - TCU Node Control Register 6 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL6_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL6_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL6_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL6_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL6_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL6_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL6_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL6_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL7 - TCU Node Control Register 7 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL7_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL7_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL7_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL7_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL7_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL7_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL7_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL7_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL8 - TCU Node Control Register 8 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL8_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL8_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL8_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL8_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL8_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL8_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL8_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL8_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL9 - TCU Node Control Register 9 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL9_PRI_LEVEL_MASK    (0x3U)
#define MMU_TCU_TCU_NODE_CTRL9_PRI_LEVEL_SHIFT   (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL9_PRI_LEVEL(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL9_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL9_PRIORITY_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_DIS_DVM_MASK      (0x10U)
#define MMU_TCU_TCU_NODE_CTRL9_DIS_DVM_SHIFT     (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL9_DIS_DVM(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL9_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL10 - TCU Node Control Register 10 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL10_PRI_LEVEL_MASK   (0x3U)
#define MMU_TCU_TCU_NODE_CTRL10_PRI_LEVEL_SHIFT  (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL10_PRI_LEVEL(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL10_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL10_PRIORITY_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_DIS_DVM_MASK     (0x10U)
#define MMU_TCU_TCU_NODE_CTRL10_DIS_DVM_SHIFT    (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL10_DIS_DVM(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL10_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL11 - TCU Node Control Register 11 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL11_PRI_LEVEL_MASK   (0x3U)
#define MMU_TCU_TCU_NODE_CTRL11_PRI_LEVEL_SHIFT  (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL11_PRI_LEVEL(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL11_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL11_PRIORITY_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_DIS_DVM_MASK     (0x10U)
#define MMU_TCU_TCU_NODE_CTRL11_DIS_DVM_SHIFT    (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL11_DIS_DVM(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL11_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL12 - TCU Node Control Register 12 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL12_PRI_LEVEL_MASK   (0x3U)
#define MMU_TCU_TCU_NODE_CTRL12_PRI_LEVEL_SHIFT  (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL12_PRI_LEVEL(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL12_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL12_PRIORITY_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_DIS_DVM_MASK     (0x10U)
#define MMU_TCU_TCU_NODE_CTRL12_DIS_DVM_SHIFT    (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL12_DIS_DVM(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL12_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_CTRL13 - TCU Node Control Register 13 */
/*! @{ */

#define MMU_TCU_TCU_NODE_CTRL13_PRI_LEVEL_MASK   (0x3U)
#define MMU_TCU_TCU_NODE_CTRL13_PRI_LEVEL_SHIFT  (0U)
/*! PRI_LEVEL - PRI_LEVEL */
#define MMU_TCU_TCU_NODE_CTRL13_PRI_LEVEL(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_PRI_LEVEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_PRI_LEVEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_PRIORITY_SEL_MASK (0x4U)
#define MMU_TCU_TCU_NODE_CTRL13_PRIORITY_SEL_SHIFT (2U)
/*! PRIORITY_SEL - PRIORITY_SEL */
#define MMU_TCU_TCU_NODE_CTRL13_PRIORITY_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_PRIORITY_SEL_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_PRIORITY_SEL_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_DIS_DVM_MASK     (0x10U)
#define MMU_TCU_TCU_NODE_CTRL13_DIS_DVM_SHIFT    (4U)
/*! DIS_DVM - DIS_DVM */
#define MMU_TCU_TCU_NODE_CTRL13_DIS_DVM(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_DIS_DVM_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_DIS_DVM_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY0_MASK (0x30000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY0_SHIFT (16U)
/*! LTI_PORT_PRIORITY0 - LTI_PORT_PRIORITY0 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY0_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY0_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY1_MASK (0xC0000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY1_SHIFT (18U)
/*! LTI_PORT_PRIORITY1 - LTI_PORT_PRIORITY1 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY1_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY1_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY2_MASK (0x300000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY2_SHIFT (20U)
/*! LTI_PORT_PRIORITY2 - LTI_PORT_PRIORITY2 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY2_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY2_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY3_MASK (0xC00000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY3_SHIFT (22U)
/*! LTI_PORT_PRIORITY3 - LTI_PORT_PRIORITY3 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY3_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY3_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY4_MASK (0x3000000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY4_SHIFT (24U)
/*! LTI_PORT_PRIORITY4 - LTI_PORT_PRIORITY4 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY4_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY4_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY5_MASK (0xC000000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY5_SHIFT (26U)
/*! LTI_PORT_PRIORITY5 - LTI_PORT_PRIORITY5 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY5_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY5_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY6_MASK (0x30000000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY6_SHIFT (28U)
/*! LTI_PORT_PRIORITY6 - LTI_PORT_PRIORITY6 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY6_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY6_MASK)

#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY7_MASK (0xC0000000U)
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY7_SHIFT (30U)
/*! LTI_PORT_PRIORITY7 - LTI_PORT_PRIORITY7 */
#define MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY7_SHIFT)) & MMU_TCU_TCU_NODE_CTRL13_LTI_PORT_PRIORITY7_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS0 - TCU Node Status Register 0 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS0_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS0_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS0_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS0_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS0_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS0_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS0_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS0_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS0_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS0_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS1 - TCU Node Status Register 1 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS1_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS1_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS1_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS1_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS1_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS1_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS1_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS1_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS1_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS1_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS2 - TCU Node Status Register 2 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS2_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS2_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS2_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS2_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS2_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS2_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS2_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS2_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS2_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS2_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS3 - TCU Node Status Register 3 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS3_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS3_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS3_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS3_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS3_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS3_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS3_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS3_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS3_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS3_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS4 - TCU Node Status Register 4 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS4_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS4_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS4_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS4_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS4_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS4_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS4_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS4_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS4_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS4_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS5 - TCU Node Status Register 5 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS5_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS5_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS5_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS5_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS5_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS5_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS5_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS5_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS5_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS5_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS6 - TCU Node Status Register 6 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS6_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS6_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS6_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS6_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS6_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS6_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS6_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS6_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS6_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS6_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS7 - TCU Node Status Register 7 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS7_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS7_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS7_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS7_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS7_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS7_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS7_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS7_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS7_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS7_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS8 - TCU Node Status Register 8 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS8_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS8_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS8_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS8_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS8_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS8_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS8_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS8_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS8_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS8_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS9 - TCU Node Status Register 9 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS9_CONNECTED_MASK  (0x1U)
#define MMU_TCU_TCU_NODE_STATUS9_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS9_CONNECTED(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS9_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS9_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS9_ATS_MASK        (0x2U)
#define MMU_TCU_TCU_NODE_STATUS9_ATS_SHIFT       (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS9_ATS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS9_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS9_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS10 - TCU Node Status Register 10 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS10_CONNECTED_MASK (0x1U)
#define MMU_TCU_TCU_NODE_STATUS10_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS10_CONNECTED(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS10_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS10_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS10_ATS_MASK       (0x2U)
#define MMU_TCU_TCU_NODE_STATUS10_ATS_SHIFT      (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS10_ATS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS10_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS10_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS11 - TCU Node Status Register 11 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS11_CONNECTED_MASK (0x1U)
#define MMU_TCU_TCU_NODE_STATUS11_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS11_CONNECTED(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS11_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS11_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS11_ATS_MASK       (0x2U)
#define MMU_TCU_TCU_NODE_STATUS11_ATS_SHIFT      (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS11_ATS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS11_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS11_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS12 - TCU Node Status Register 12 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS12_CONNECTED_MASK (0x1U)
#define MMU_TCU_TCU_NODE_STATUS12_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS12_CONNECTED(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS12_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS12_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS12_ATS_MASK       (0x2U)
#define MMU_TCU_TCU_NODE_STATUS12_ATS_SHIFT      (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS12_ATS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS12_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS12_ATS_MASK)
/*! @} */

/*! @name TCU_NODE_STATUS13 - TCU Node Status Register 13 */
/*! @{ */

#define MMU_TCU_TCU_NODE_STATUS13_CONNECTED_MASK (0x1U)
#define MMU_TCU_TCU_NODE_STATUS13_CONNECTED_SHIFT (0U)
/*! CONNECTED - CONNECTED */
#define MMU_TCU_TCU_NODE_STATUS13_CONNECTED(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS13_CONNECTED_SHIFT)) & MMU_TCU_TCU_NODE_STATUS13_CONNECTED_MASK)

#define MMU_TCU_TCU_NODE_STATUS13_ATS_MASK       (0x2U)
#define MMU_TCU_TCU_NODE_STATUS13_ATS_SHIFT      (1U)
/*! ATS - ATS */
#define MMU_TCU_TCU_NODE_STATUS13_ATS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_NODE_STATUS13_ATS_SHIFT)) & MMU_TCU_TCU_NODE_STATUS13_ATS_MASK)
/*! @} */

/*! @name TCU_WC_S1L0_CMAX - TCU Walk Cache S1L0 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S1L0_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S1L0_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S1L0_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S1L0_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S1L0_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S1L1_CMAX - TCU Walk Cache S1L1 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S1L1_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S1L1_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S1L1_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S1L1_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S1L1_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S1L2_CMAX - TCU Walk Cache S1L2 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S1L2_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S1L2_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S1L2_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S1L2_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S1L2_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S1L3_CMAX - TCU Walk Cache S1L3 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S1L3_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S1L3_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S1L3_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S1L3_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S1L3_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S2L0_CMAX - TCU Walk Cache S2L0 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S2L0_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S2L0_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S2L0_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S2L0_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S2L0_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S2L1_CMAX - TCU Walk Cache S2L1 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S2L1_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S2L1_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S2L1_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S2L1_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S2L1_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S2L2_CMAX - TCU Walk Cache S2L2 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S2L2_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S2L2_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S2L2_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S2L2_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S2L2_CMAX_CMAX_MASK)
/*! @} */

/*! @name TCU_WC_S2L3_CMAX - TCU Walk Cache S2L3 Max Capacity Register */
/*! @{ */

#define MMU_TCU_TCU_WC_S2L3_CMAX_CMAX_MASK       (0xFFFFU)
#define MMU_TCU_TCU_WC_S2L3_CMAX_CMAX_SHIFT      (0U)
/*! CMAX - CMAX */
#define MMU_TCU_TCU_WC_S2L3_CMAX_CMAX(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_TCU_WC_S2L3_CMAX_CMAX_SHIFT)) & MMU_TCU_TCU_WC_S2L3_CMAX_CMAX_MASK)
/*! @} */

/*! @name MPAMF_IDR_LO_S - MPAMF_IDR_s (Least Significant 32-bits) */
/*! @{ */

#define MMU_TCU_MPAMF_IDR_LO_S_PARTID_MAX_MASK   (0xFFFFU)
#define MMU_TCU_MPAMF_IDR_LO_S_PARTID_MAX_SHIFT  (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TCU_MPAMF_IDR_LO_S_PARTID_MAX(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_PARTID_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_PARTID_MAX_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_PMG_MAX_MASK      (0xFF0000U)
#define MMU_TCU_MPAMF_IDR_LO_S_PMG_MAX_SHIFT     (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TCU_MPAMF_IDR_LO_S_PMG_MAX(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_PMG_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_PMG_MAX_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CCAP_PART_MASK (0x1000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CCAP_PART_SHIFT (24U)
/*! HAS_CCAP_PART - HAS_CCAP_PART */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CCAP_PART(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_CCAP_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_CCAP_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CPOR_PART_MASK (0x2000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CPOR_PART_SHIFT (25U)
/*! HAS_CPOR_PART - HAS_CPOR_PART */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_CPOR_PART(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_CPOR_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_CPOR_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MBW_PART_MASK (0x4000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MBW_PART_SHIFT (26U)
/*! HAS_MBW_PART - HAS_MBW_PART */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MBW_PART(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_MBW_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_MBW_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PRI_PART_MASK (0x8000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PRI_PART_SHIFT (27U)
/*! HAS_PRI_PART - HAS_PRI_PART */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PRI_PART(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_PRI_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_PRI_PART_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_EXT_MASK          (0x10000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_EXT_SHIFT         (28U)
/*! EXT - EXT */
#define MMU_TCU_MPAMF_IDR_LO_S_EXT(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_EXT_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_EXT_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_IMPL_IDR_MASK (0x20000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_IMPL_IDR_SHIFT (29U)
/*! HAS_IMPL_IDR - HAS_IMPL_IDR */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_IMPL_IDR(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_IMPL_IDR_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_IMPL_IDR_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MSMON_MASK    (0x40000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MSMON_SHIFT   (30U)
/*! HAS_MSMON - HAS_MSMON */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_MSMON(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_MSMON_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_MSMON_MASK)

#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PARTID_NRW_MASK (0x80000000U)
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PARTID_NRW_SHIFT (31U)
/*! HAS_PARTID_NRW - HAS_PARTID_NRW */
#define MMU_TCU_MPAMF_IDR_LO_S_HAS_PARTID_NRW(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_LO_S_HAS_PARTID_NRW_SHIFT)) & MMU_TCU_MPAMF_IDR_LO_S_HAS_PARTID_NRW_MASK)
/*! @} */

/*! @name MPAMF_IDR_HI_S - MPAMF_IDR_s (Most Significant 32-bits) */
/*! @{ */

#define MMU_TCU_MPAMF_IDR_HI_S_HAS_RIS_MASK      (0x1U)
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_RIS_SHIFT     (0U)
/*! HAS_RIS - HAS_RIS */
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_RIS(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_HAS_RIS_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_HAS_RIS_MASK)

#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_PART_MASK (0x10U)
#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_PART_SHIFT (4U)
/*! NO_IMPL_PART - NO_IMPL_PART */
#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_PART(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_PART_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_PART_MASK)

#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_MSMON_MASK (0x20U)
#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_MSMON_SHIFT (5U)
/*! NO_IMPL_MSMON - NO_IMPL_MSMON */
#define MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_MSMON(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_MSMON_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_NO_IMPL_MSMON_MASK)

#define MMU_TCU_MPAMF_IDR_HI_S_HAS_EXTD_ESR_MASK (0x40U)
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_EXTD_ESR_SHIFT (6U)
/*! HAS_EXTD_ESR - HAS_EXTD_ESR */
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_EXTD_ESR(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_HAS_EXTD_ESR_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_HAS_EXTD_ESR_MASK)

#define MMU_TCU_MPAMF_IDR_HI_S_HAS_ESR_MASK      (0x80U)
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_ESR_SHIFT     (7U)
/*! HAS_ESR - HAS_ESR */
#define MMU_TCU_MPAMF_IDR_HI_S_HAS_ESR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_HAS_ESR_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_HAS_ESR_MASK)

#define MMU_TCU_MPAMF_IDR_HI_S_RIS_MAX_MASK      (0xF000000U)
#define MMU_TCU_MPAMF_IDR_HI_S_RIS_MAX_SHIFT     (24U)
/*! RIS_MAX - RIS_MAX */
#define MMU_TCU_MPAMF_IDR_HI_S_RIS_MAX(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IDR_HI_S_RIS_MAX_SHIFT)) & MMU_TCU_MPAMF_IDR_HI_S_RIS_MAX_MASK)
/*! @} */

/*! @name MPAMF_SIDR_S - MPAMF_SIDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_SIDR_S_PARTID_MAX_MASK     (0xFFFFU)
#define MMU_TCU_MPAMF_SIDR_S_PARTID_MAX_SHIFT    (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TCU_MPAMF_SIDR_S_PARTID_MAX(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_SIDR_S_PARTID_MAX_SHIFT)) & MMU_TCU_MPAMF_SIDR_S_PARTID_MAX_MASK)

#define MMU_TCU_MPAMF_SIDR_S_PMG_MAX_MASK        (0xFF0000U)
#define MMU_TCU_MPAMF_SIDR_S_PMG_MAX_SHIFT       (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TCU_MPAMF_SIDR_S_PMG_MAX(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_SIDR_S_PMG_MAX_SHIFT)) & MMU_TCU_MPAMF_SIDR_S_PMG_MAX_MASK)
/*! @} */

/*! @name MPAMF_IIDR_S - MPAMF_IIDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_IIDR_S_Implementer_MASK    (0xFFFU)
#define MMU_TCU_MPAMF_IIDR_S_Implementer_SHIFT   (0U)
/*! Implementer - Implementer */
#define MMU_TCU_MPAMF_IIDR_S_Implementer(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_S_Implementer_SHIFT)) & MMU_TCU_MPAMF_IIDR_S_Implementer_MASK)

#define MMU_TCU_MPAMF_IIDR_S_Revision_MASK       (0xF000U)
#define MMU_TCU_MPAMF_IIDR_S_Revision_SHIFT      (12U)
/*! Revision - Revision */
#define MMU_TCU_MPAMF_IIDR_S_Revision(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_S_Revision_SHIFT)) & MMU_TCU_MPAMF_IIDR_S_Revision_MASK)

#define MMU_TCU_MPAMF_IIDR_S_Variant_MASK        (0xF0000U)
#define MMU_TCU_MPAMF_IIDR_S_Variant_SHIFT       (16U)
/*! Variant - Variant */
#define MMU_TCU_MPAMF_IIDR_S_Variant(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_S_Variant_SHIFT)) & MMU_TCU_MPAMF_IIDR_S_Variant_MASK)

#define MMU_TCU_MPAMF_IIDR_S_ProductID_MASK      (0xFFF00000U)
#define MMU_TCU_MPAMF_IIDR_S_ProductID_SHIFT     (20U)
/*! ProductID - ProductID */
#define MMU_TCU_MPAMF_IIDR_S_ProductID(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_IIDR_S_ProductID_SHIFT)) & MMU_TCU_MPAMF_IIDR_S_ProductID_MASK)
/*! @} */

/*! @name MPAMF_AIDR_S - MPAMF_AIDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_AIDR_S_ArchMinorRev_MASK   (0xFU)
#define MMU_TCU_MPAMF_AIDR_S_ArchMinorRev_SHIFT  (0U)
/*! ArchMinorRev - ArchMinorRev */
#define MMU_TCU_MPAMF_AIDR_S_ArchMinorRev(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_AIDR_S_ArchMinorRev_SHIFT)) & MMU_TCU_MPAMF_AIDR_S_ArchMinorRev_MASK)

#define MMU_TCU_MPAMF_AIDR_S_ArchMajorRev_MASK   (0xF0U)
#define MMU_TCU_MPAMF_AIDR_S_ArchMajorRev_SHIFT  (4U)
/*! ArchMajorRev - ArchMajorRev */
#define MMU_TCU_MPAMF_AIDR_S_ArchMajorRev(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_AIDR_S_ArchMajorRev_SHIFT)) & MMU_TCU_MPAMF_AIDR_S_ArchMajorRev_MASK)
/*! @} */

/*! @name MPAMF_CCAP_IDR_S - MPAMF_CCAP_IDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_CCAP_IDR_S_CMAX_WD_MASK    (0x3FU)
#define MMU_TCU_MPAMF_CCAP_IDR_S_CMAX_WD_SHIFT   (0U)
/*! CMAX_WD - CMAX_WD */
#define MMU_TCU_MPAMF_CCAP_IDR_S_CMAX_WD(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CCAP_IDR_S_CMAX_WD_SHIFT)) & MMU_TCU_MPAMF_CCAP_IDR_S_CMAX_WD_MASK)
/*! @} */

/*! @name MPAMF_MSMON_IDR_S - MPAMF_MSMON_IDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_CSU_MASK (0x10000U)
#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_CSU_SHIFT (16U)
/*! MSMON_CSU - MSMON_CSU */
#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_CSU(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_CSU_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_CSU_MASK)

#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_MBWU_MASK (0x20000U)
#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_MBWU_SHIFT (17U)
/*! MSMON_MBWU - MSMON_MBWU */
#define MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_MBWU(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_MBWU_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_S_MSMON_MBWU_MASK)

#define MMU_TCU_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_MASK (0x80000000U)
#define MMU_TCU_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_SHIFT (31U)
/*! HAS_LOCAL_CAPT_EVNT - HAS_LOCAL_CAPT_EVNT */
#define MMU_TCU_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_SHIFT)) & MMU_TCU_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_MASK)
/*! @} */

/*! @name MPAMF_CSUMON_IDR_S - MPAMF_CSUMON_IDR_s */
/*! @{ */

#define MMU_TCU_MPAMF_CSUMON_IDR_S_NUM_MON_MASK  (0xFFFFU)
#define MMU_TCU_MPAMF_CSUMON_IDR_S_NUM_MON_SHIFT (0U)
/*! NUM_MON - NUM_MON */
#define MMU_TCU_MPAMF_CSUMON_IDR_S_NUM_MON(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CSUMON_IDR_S_NUM_MON_SHIFT)) & MMU_TCU_MPAMF_CSUMON_IDR_S_NUM_MON_MASK)

#define MMU_TCU_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_MASK (0x80000000U)
#define MMU_TCU_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_SHIFT (31U)
/*! HAS_CAPTURE - HAS_CAPTURE */
#define MMU_TCU_MPAMF_CSUMON_IDR_S_HAS_CAPTURE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_SHIFT)) & MMU_TCU_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_MASK)
/*! @} */

/*! @name MPAMCFG_PART_SEL_S - MPAMCFG_PART_SEL_s */
/*! @{ */

#define MMU_TCU_MPAMCFG_PART_SEL_S_PARTID_SEL_MASK (0xFFFFU)
#define MMU_TCU_MPAMCFG_PART_SEL_S_PARTID_SEL_SHIFT (0U)
/*! PARTID_SEL - PARTID_SEL */
#define MMU_TCU_MPAMCFG_PART_SEL_S_PARTID_SEL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_S_PARTID_SEL_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_S_PARTID_SEL_MASK)

#define MMU_TCU_MPAMCFG_PART_SEL_S_INTERNAL_MASK (0x10000U)
#define MMU_TCU_MPAMCFG_PART_SEL_S_INTERNAL_SHIFT (16U)
/*! INTERNAL - INTERNAL */
#define MMU_TCU_MPAMCFG_PART_SEL_S_INTERNAL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_S_INTERNAL_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_S_INTERNAL_MASK)

#define MMU_TCU_MPAMCFG_PART_SEL_S_RIS_MASK      (0xF000000U)
#define MMU_TCU_MPAMCFG_PART_SEL_S_RIS_SHIFT     (24U)
/*! RIS - RIS */
#define MMU_TCU_MPAMCFG_PART_SEL_S_RIS(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_PART_SEL_S_RIS_SHIFT)) & MMU_TCU_MPAMCFG_PART_SEL_S_RIS_MASK)
/*! @} */

/*! @name MPAMCFG_CMAX_S - MPAMCFG_CMAX_s */
/*! @{ */

#define MMU_TCU_MPAMCFG_CMAX_S_CMAX_MASK         (0xFFFFU)
#define MMU_TCU_MPAMCFG_CMAX_S_CMAX_SHIFT        (0U)
/*! CMAX - CMAX */
#define MMU_TCU_MPAMCFG_CMAX_S_CMAX(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MPAMCFG_CMAX_S_CMAX_SHIFT)) & MMU_TCU_MPAMCFG_CMAX_S_CMAX_MASK)
/*! @} */

/*! @name MSMON_CFG_MON_SEL_S - MSMON_CFG_MON_SEL_s */
/*! @{ */

#define MMU_TCU_MSMON_CFG_MON_SEL_S_MON_SEL_MASK (0xFFFFU)
#define MMU_TCU_MSMON_CFG_MON_SEL_S_MON_SEL_SHIFT (0U)
/*! MON_SEL - MON_SEL */
#define MMU_TCU_MSMON_CFG_MON_SEL_S_MON_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_MON_SEL_S_MON_SEL_SHIFT)) & MMU_TCU_MSMON_CFG_MON_SEL_S_MON_SEL_MASK)

#define MMU_TCU_MSMON_CFG_MON_SEL_S_RIS_MASK     (0xF000000U)
#define MMU_TCU_MSMON_CFG_MON_SEL_S_RIS_SHIFT    (24U)
/*! RIS - RIS */
#define MMU_TCU_MSMON_CFG_MON_SEL_S_RIS(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_MON_SEL_S_RIS_SHIFT)) & MMU_TCU_MSMON_CFG_MON_SEL_S_RIS_MASK)
/*! @} */

/*! @name MSMON_CAPT_EVNT_S - MSMON_CAPT_EVNT_s */
/*! @{ */

#define MMU_TCU_MSMON_CAPT_EVNT_S_NOW_MASK       (0x1U)
#define MMU_TCU_MSMON_CAPT_EVNT_S_NOW_SHIFT      (0U)
/*! NOW - NOW */
#define MMU_TCU_MSMON_CAPT_EVNT_S_NOW(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CAPT_EVNT_S_NOW_SHIFT)) & MMU_TCU_MSMON_CAPT_EVNT_S_NOW_MASK)

#define MMU_TCU_MSMON_CAPT_EVNT_S_ALL_MASK       (0x2U)
#define MMU_TCU_MSMON_CAPT_EVNT_S_ALL_SHIFT      (1U)
/*! ALL - ALL */
#define MMU_TCU_MSMON_CAPT_EVNT_S_ALL(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CAPT_EVNT_S_ALL_SHIFT)) & MMU_TCU_MSMON_CAPT_EVNT_S_ALL_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_FLT_S - MSMON_CFG_CSU_FLT_s */
/*! @{ */

#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PARTID_MASK  (0xFFFFU)
#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PARTID_SHIFT (0U)
/*! PARTID - PARTID */
#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PARTID(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_FLT_S_PARTID_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_FLT_S_PARTID_MASK)

#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PMG_MASK     (0xFF0000U)
#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PMG_SHIFT    (16U)
/*! PMG - PMG */
#define MMU_TCU_MSMON_CFG_CSU_FLT_S_PMG(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_FLT_S_PMG_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_FLT_S_PMG_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_CTL_S - MSMON_CFG_CSU_CTL_s */
/*! @{ */

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_TYPE_MASK    (0xFFU)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_TYPE_SHIFT   (0U)
/*! TYPE - TYPE */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_TYPE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_TYPE_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_TYPE_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_MASK (0x10000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_SHIFT (16U)
/*! MATCH_PARTID - MATCH_PARTID */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PMG_MASK (0x20000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PMG_SHIFT (17U)
/*! MATCH_PMG - MATCH_PMG */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PMG(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PMG_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_MATCH_PMG_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_SUBTYPE_MASK (0xF00000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_SUBTYPE_SHIFT (20U)
/*! SUBTYPE - SUBTYPE */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_SUBTYPE(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_SUBTYPE_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_SUBTYPE_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_MASK (0x1000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_SHIFT (24U)
/*! OFLOW_FRZ - OFLOW_FRZ */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_MASK (0x2000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_SHIFT (25U)
/*! OFLOW_INTR - OFLOW_INTR */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_INTR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_MASK (0x4000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_SHIFT (26U)
/*! OFLOW_STATUS - OFLOW_STATUS */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_RESET_MASK (0x8000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_RESET_SHIFT (27U)
/*! CAPT_RESET - CAPT_RESET */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_RESET(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_RESET_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_RESET_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_MASK (0x70000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_SHIFT (28U)
/*! CAPT_EVNT - CAPT_EVNT */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_MASK)

#define MMU_TCU_MSMON_CFG_CSU_CTL_S_EN_MASK      (0x80000000U)
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_EN_SHIFT     (31U)
/*! EN - EN */
#define MMU_TCU_MSMON_CFG_CSU_CTL_S_EN(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CFG_CSU_CTL_S_EN_SHIFT)) & MMU_TCU_MSMON_CFG_CSU_CTL_S_EN_MASK)
/*! @} */

/*! @name MSMON_CSU_S - MSMON_CSU_s */
/*! @{ */

#define MMU_TCU_MSMON_CSU_S_VALUE_MASK           (0x7FFFFFFFU)
#define MMU_TCU_MSMON_CSU_S_VALUE_SHIFT          (0U)
/*! VALUE - VALUE */
#define MMU_TCU_MSMON_CSU_S_VALUE(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_S_VALUE_SHIFT)) & MMU_TCU_MSMON_CSU_S_VALUE_MASK)

#define MMU_TCU_MSMON_CSU_S_NRDY_MASK            (0x80000000U)
#define MMU_TCU_MSMON_CSU_S_NRDY_SHIFT           (31U)
/*! NRDY - NRDY */
#define MMU_TCU_MSMON_CSU_S_NRDY(x)              (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_S_NRDY_SHIFT)) & MMU_TCU_MSMON_CSU_S_NRDY_MASK)
/*! @} */

/*! @name MSMON_CSU_CAPTURE_S - MSMON_CSU_CAPTURE_s */
/*! @{ */

#define MMU_TCU_MSMON_CSU_CAPTURE_S_VALUE_MASK   (0x7FFFFFFFU)
#define MMU_TCU_MSMON_CSU_CAPTURE_S_VALUE_SHIFT  (0U)
/*! VALUE - VALUE */
#define MMU_TCU_MSMON_CSU_CAPTURE_S_VALUE(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_CAPTURE_S_VALUE_SHIFT)) & MMU_TCU_MSMON_CSU_CAPTURE_S_VALUE_MASK)

#define MMU_TCU_MSMON_CSU_CAPTURE_S_NRDY_MASK    (0x80000000U)
#define MMU_TCU_MSMON_CSU_CAPTURE_S_NRDY_SHIFT   (31U)
/*! NRDY - NRDY */
#define MMU_TCU_MSMON_CSU_CAPTURE_S_NRDY(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TCU_MSMON_CSU_CAPTURE_S_NRDY_SHIFT)) & MMU_TCU_MSMON_CSU_CAPTURE_S_NRDY_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_PROD - SMMU_EVENTQ_PROD */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_PROD_WR_MASK         (0xFFFFFU)
#define MMU_TCU_SMMU_EVENTQ_PROD_WR_SHIFT        (0U)
/*! WR - WR */
#define MMU_TCU_SMMU_EVENTQ_PROD_WR(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_PROD_WR_SHIFT)) & MMU_TCU_SMMU_EVENTQ_PROD_WR_MASK)

#define MMU_TCU_SMMU_EVENTQ_PROD_OVFLG_MASK      (0x80000000U)
#define MMU_TCU_SMMU_EVENTQ_PROD_OVFLG_SHIFT     (31U)
/*! OVFLG - OVFLG */
#define MMU_TCU_SMMU_EVENTQ_PROD_OVFLG(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_PROD_OVFLG_SHIFT)) & MMU_TCU_SMMU_EVENTQ_PROD_OVFLG_MASK)
/*! @} */

/*! @name SMMU_EVENTQ_CONS - SMMU_EVENTQ_CONS */
/*! @{ */

#define MMU_TCU_SMMU_EVENTQ_CONS_RD_MASK         (0xFFFFFU)
#define MMU_TCU_SMMU_EVENTQ_CONS_RD_SHIFT        (0U)
/*! RD - RD */
#define MMU_TCU_SMMU_EVENTQ_CONS_RD(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_CONS_RD_SHIFT)) & MMU_TCU_SMMU_EVENTQ_CONS_RD_MASK)

#define MMU_TCU_SMMU_EVENTQ_CONS_OVACKFLG_MASK   (0x80000000U)
#define MMU_TCU_SMMU_EVENTQ_CONS_OVACKFLG_SHIFT  (31U)
/*! OVACKFLG - OVACKFLG */
#define MMU_TCU_SMMU_EVENTQ_CONS_OVACKFLG(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_EVENTQ_CONS_OVACKFLG_SHIFT)) & MMU_TCU_SMMU_EVENTQ_CONS_OVACKFLG_MASK)
/*! @} */

/*! @name SMMU_PRIQ_PROD - SMMU_PRIQ_PROD */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_PROD_WR_MASK           (0xFFFFFU)
#define MMU_TCU_SMMU_PRIQ_PROD_WR_SHIFT          (0U)
/*! WR - WR */
#define MMU_TCU_SMMU_PRIQ_PROD_WR(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_PROD_WR_SHIFT)) & MMU_TCU_SMMU_PRIQ_PROD_WR_MASK)

#define MMU_TCU_SMMU_PRIQ_PROD_OVFLG_MASK        (0x80000000U)
#define MMU_TCU_SMMU_PRIQ_PROD_OVFLG_SHIFT       (31U)
/*! OVFLG - OVFLG */
#define MMU_TCU_SMMU_PRIQ_PROD_OVFLG(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_PROD_OVFLG_SHIFT)) & MMU_TCU_SMMU_PRIQ_PROD_OVFLG_MASK)
/*! @} */

/*! @name SMMU_PRIQ_CONS - SMMU_PRIQ_CONS */
/*! @{ */

#define MMU_TCU_SMMU_PRIQ_CONS_RD_MASK           (0xFFFFFU)
#define MMU_TCU_SMMU_PRIQ_CONS_RD_SHIFT          (0U)
/*! RD - RD */
#define MMU_TCU_SMMU_PRIQ_CONS_RD(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_CONS_RD_SHIFT)) & MMU_TCU_SMMU_PRIQ_CONS_RD_MASK)

#define MMU_TCU_SMMU_PRIQ_CONS_OVACKFLG_MASK     (0x80000000U)
#define MMU_TCU_SMMU_PRIQ_CONS_OVACKFLG_SHIFT    (31U)
/*! OVACKFLG - OVACKFLG */
#define MMU_TCU_SMMU_PRIQ_CONS_OVACKFLG(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PRIQ_CONS_OVACKFLG_SHIFT)) & MMU_TCU_SMMU_PRIQ_CONS_OVACKFLG_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR0 - SMMU_PMCG_EVCNTR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR0_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR1 - SMMU_PMCG_EVCNTR1 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR1_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR2 - SMMU_PMCG_EVCNTR2 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR2_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR3 - SMMU_PMCG_EVCNTR3 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR3_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR4 - SMMU_PMCG_EVCNTR4 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR4_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR5 - SMMU_PMCG_EVCNTR5 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR5_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR6 - SMMU_PMCG_EVCNTR6 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR6_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR7 - SMMU_PMCG_EVCNTR7 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR7_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR8 - SMMU_PMCG_EVCNTR8 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR8_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR9 - SMMU_PMCG_EVCNTR9 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR9_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR10 - SMMU_PMCG_EVCNTR10 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR10_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR11 - SMMU_PMCG_EVCNTR11 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR11_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR12 - SMMU_PMCG_EVCNTR12 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR12_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR13 - SMMU_PMCG_EVCNTR13 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR13_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR14 - SMMU_PMCG_EVCNTR14 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR14_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR15 - SMMU_PMCG_EVCNTR15 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_EVCNTR15_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR0 - SMMU_PMCG_SVR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR1 - SMMU_PMCG_SVR1 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR2 - SMMU_PMCG_SVR2 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR3 - SMMU_PMCG_SVR3 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR4 - SMMU_PMCG_SVR4 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR5 - SMMU_PMCG_SVR5 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR6 - SMMU_PMCG_SVR6 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR7 - SMMU_PMCG_SVR7 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR8 - SMMU_PMCG_SVR8 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR9 - SMMU_PMCG_SVR9 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR10 - SMMU_PMCG_SVR10 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR11 - SMMU_PMCG_SVR11 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR12 - SMMU_PMCG_SVR12 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR13 - SMMU_PMCG_SVR13 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR14 - SMMU_PMCG_SVR14 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR15 - SMMU_PMCG_SVR15 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TCU_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TCU_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_OVSCLR0 - SMMU_PMCG_OVSCLR0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_OVSCLR0_OVS_MASK       (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_OVSCLR0_OVS_SHIFT      (0U)
/*! OVS - OVS */
#define MMU_TCU_SMMU_PMCG_OVSCLR0_OVS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_OVSCLR0_OVS_SHIFT)) & MMU_TCU_SMMU_PMCG_OVSCLR0_OVS_MASK)
/*! @} */

/*! @name SMMU_PMCG_OVSSET0 - SMMU_PMCG_OVSSET0 */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_OVSSET0_OVS_MASK       (0xFFFFFFFFU)
#define MMU_TCU_SMMU_PMCG_OVSSET0_OVS_SHIFT      (0U)
/*! OVS - OVS */
#define MMU_TCU_SMMU_PMCG_OVSSET0_OVS(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_OVSSET0_OVS_SHIFT)) & MMU_TCU_SMMU_PMCG_OVSSET0_OVS_MASK)
/*! @} */

/*! @name SMMU_PMCG_CAPR - SMMU_PMCG_CAPR */
/*! @{ */

#define MMU_TCU_SMMU_PMCG_CAPR_CAPTURE_MASK      (0x1U)
#define MMU_TCU_SMMU_PMCG_CAPR_CAPTURE_SHIFT     (0U)
/*! CAPTURE - CAPTURE */
#define MMU_TCU_SMMU_PMCG_CAPR_CAPTURE(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TCU_SMMU_PMCG_CAPR_CAPTURE_SHIFT)) & MMU_TCU_SMMU_PMCG_CAPR_CAPTURE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group MMU_TCU_Register_Masks */


/*!
 * @}
 */ /* end of group MMU_TCU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_MMU_TCU_H_ */

