
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Thu Apr  8 20:17:10 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4312           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     122.354 MHz         20.000          8.173         11.827
 axi_clk0                   100.000 MHz      99.256 MHz         10.000         10.075         -0.075
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     155.015 MHz       1000.000          6.451        993.549
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        11.827       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.486      -3.026              7             10
 axi_clk0               axi_clk0                    -0.075      -0.075              1          16436
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.508       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.549       0.000              0           1449
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.375       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.413       0.000              0             10
 axi_clk0               axi_clk0                     0.142       0.000              0          16436
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.824       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.219       0.000              0           1449
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.385       0.000              0            128
 axi_clk0               axi_clk0                     4.985       0.000              0           4032
 pclk                   axi_clk0                     4.948       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.116       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.775       0.000              0            128
 axi_clk0               axi_clk0                     0.715       0.000              0           4032
 pclk                   axi_clk0                     2.573       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.044       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4312
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.602       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.070      -0.210              3             10
 axi_clk0               axi_clk0                     1.580       0.000              0          16436
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.186       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.894       0.000              0           1449
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.341       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.491       0.000              0             10
 axi_clk0               axi_clk0                     0.212       0.000              0          16436
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.754       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.255       0.000              0           1449
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.857       0.000              0            128
 axi_clk0               axi_clk0                     5.781       0.000              0           4032
 pclk                   axi_clk0                     5.977       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.896       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.725       0.000              0            128
 axi_clk0               axi_clk0                     0.709       0.000              0           4032
 pclk                   axi_clk0                     2.363       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.002       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4312
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.015
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.830       8.362         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.700       9.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.387       9.710 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.348      10.058         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.387      10.445 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.675      11.120         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.209      11.329 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.276      12.605         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMA_78_44/Y1                     td                    0.276      12.881 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop/Z
                                   net (fanout=1)        1.439      14.320         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  14.320         Logic Levels: 4  
                                                                                   Logic: 1.520ns(25.512%), Route: 4.438ns(74.488%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.015         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.315      28.330                          
 clock uncertainty                                      -0.150      28.180                          

 Setup time                                             -2.033      26.147                          

 Data required time                                                 26.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.147                          
 Data arrival time                                                 -14.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.015
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.830       8.362         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.700       9.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.387       9.710 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.348      10.058         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.387      10.445 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.675      11.120         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.209      11.329 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.501      12.830         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMA_86_32/Y0                     td                    0.164      12.994 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.510      14.504         u_DDR3/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  14.504         Logic Levels: 4  
                                                                                   Logic: 1.408ns(22.924%), Route: 4.734ns(77.076%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.015         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.315      28.330                          
 clock uncertainty                                      -0.150      28.180                          

 Setup time                                             -1.805      26.375                          

 Data required time                                                 26.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.375                          
 Data arrival time                                                 -14.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.015
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.830       8.362         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.700       9.323         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.387       9.710 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.348      10.058         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.387      10.445 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.675      11.120         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.209      11.329 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.519      12.848         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMS_66_25/Y0                     td                    0.282      13.130 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop/Z
                                   net (fanout=1)        1.119      14.249         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  14.249         Logic Levels: 4  
                                                                                   Logic: 1.526ns(25.922%), Route: 4.361ns(74.078%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.015         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.315      28.330                          
 clock uncertainty                                      -0.150      28.180                          

 Setup time                                             -2.004      26.176                          

 Data required time                                                 26.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.176                          
 Data arrival time                                                 -14.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.927                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.376
  Launch Clock Delay      :  7.009
  Clock Pessimism Removal :  -1.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.566       7.009         ntclkbufg_1      
 CLMA_30_109/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK

 CLMA_30_109/Q0                    tco                   0.224       7.233 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       7.372         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [0]
 CLMA_30_109/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D

 Data arrival time                                                   7.372         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.844       8.376         ntclkbufg_1      
 CLMA_30_109/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.367       7.009                          
 clock uncertainty                                       0.000       7.009                          

 Hold time                                              -0.012       6.997                          

 Data required time                                                  6.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.997                          
 Data arrival time                                                  -7.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  6.977
  Clock Pessimism Removal :  -1.367

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.977         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.223       7.200 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.145       7.345         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 CLMA_26_80/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.345         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.344         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.367       6.977                          
 clock uncertainty                                       0.000       6.977                          

 Hold time                                              -0.125       6.852                          

 Data required time                                                  6.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.852                          
 Data arrival time                                                  -7.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.360
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.557       7.000         ntclkbufg_1      
 CLMA_42_12/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_42_12/Q1                     tco                   0.223       7.223 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=170)      0.444       7.667         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_38_20/D4                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.667         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.433%), Route: 0.444ns(66.567%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       8.360         ntclkbufg_1      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.315       7.045                          
 clock uncertainty                                       0.000       7.045                          

 Hold time                                              -0.083       6.962                          

 Data required time                                                  6.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.962                          
 Data arrival time                                                  -7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  6.866
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      21.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.542      24.812         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.164      24.976 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        3.008      27.984         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.984         Logic Levels: 1  
                                                                                   Logic: 1.568ns(30.637%), Route: 3.550ns(69.363%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.987         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.938      27.925                          
 clock uncertainty                                      -0.150      27.775                          

 Setup time                                             -0.277      27.498                          

 Data required time                                                 27.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.498                          
 Data arrival time                                                 -27.984                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  6.866
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      21.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.542      24.812         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.164      24.976 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        3.008      27.984         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.984         Logic Levels: 1  
                                                                                   Logic: 1.568ns(30.637%), Route: 3.550ns(69.363%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.987         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.938      27.925                          
 clock uncertainty                                      -0.150      27.775                          

 Setup time                                             -0.277      27.498                          

 Data required time                                                 27.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.498                          
 Data arrival time                                                 -27.984                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  6.866
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      21.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.270 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.542      24.812         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.164      24.976 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        3.008      27.984         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.984         Logic Levels: 1  
                                                                                   Logic: 1.568ns(30.637%), Route: 3.550ns(69.363%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      26.987         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.938      27.925                          
 clock uncertainty                                      -0.150      27.775                          

 Setup time                                             -0.277      27.498                          

 Data required time                                                 27.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.498                          
 Data arrival time                                                 -27.984                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.349
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.802 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.361      27.163         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.137      27.300 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        1.451      28.751         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  28.751         Logic Levels: 1  
                                                                                   Logic: 1.212ns(40.079%), Route: 1.812ns(59.921%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      25.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.349         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.938      27.411                          
 clock uncertainty                                       0.150      27.561                          

 Hold time                                              -0.223      27.338                          

 Data required time                                                 27.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.338                          
 Data arrival time                                                 -28.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.354
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.802 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.350      29.152         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.152         Logic Levels: 0  
                                                                                   Logic: 1.075ns(31.387%), Route: 2.350ns(68.613%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      25.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.354         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.938      27.416                          
 clock uncertainty                                       0.150      27.566                          

 Hold time                                              -0.125      27.441                          

 Data required time                                                 27.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.441                          
 Data arrival time                                                 -29.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.354
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.802 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.479      29.281         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.281         Logic Levels: 0  
                                                                                   Logic: 1.075ns(30.248%), Route: 2.479ns(69.752%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228      25.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      28.354         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.938      27.416                          
 clock uncertainty                                       0.150      27.566                          

 Hold time                                              -0.081      27.485                          

 Data required time                                                 27.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.485                          
 Data arrival time                                                 -29.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  8.349
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.814       8.349         ntclkbufg_2      
 CLMA_54_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK

 CLMA_54_160/Q0                    tco                   0.261       8.610 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.258      11.868         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0
 CLMA_54_160/Y0                    td                    0.387      12.255 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.754      13.009         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_42_169/Y1                    td                    0.209      13.218 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop_perm/Z
                                   net (fanout=1)        0.261      13.479         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_42_168/Y0                    td                    0.214      13.693 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.428      14.121         u_integration_kit_dbg/_N26282
 CLMA_42_164/Y0                    td                    0.383      14.504 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=152)      0.627      15.131         HREADY           
 CLMA_50_164/Y2                    td                    0.389      15.520 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_163/gateop_perm/Z
                                   net (fanout=1)        1.257      16.777         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16903
 CLMA_58_221/Y0                    td                    0.387      17.164 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_6/gateop/F
                                   net (fanout=1)        0.737      17.901         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24795
 CLMA_58_228/A3                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  17.901         Logic Levels: 6  
                                                                                   Logic: 2.230ns(23.346%), Route: 7.322ns(76.654%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.564      17.010         ntclkbufg_2      
 CLMA_58_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.315      18.325                          
 clock uncertainty                                      -0.150      18.175                          

 Setup time                                             -0.349      17.826                          

 Data required time                                                 17.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.826                          
 Data arrival time                                                 -17.901                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.998
  Launch Clock Delay      :  8.349
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.814       8.349         ntclkbufg_2      
 CLMA_54_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK

 CLMA_54_160/Q0                    tco                   0.261       8.610 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.258      11.868         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0
 CLMA_54_160/Y0                    td                    0.387      12.255 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.754      13.009         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_42_169/Y1                    td                    0.209      13.218 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop_perm/Z
                                   net (fanout=1)        0.261      13.479         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_42_168/Y0                    td                    0.214      13.693 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.428      14.121         u_integration_kit_dbg/_N26282
 CLMA_42_164/Y0                    td                    0.383      14.504 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=152)      0.961      15.465         HREADY           
 CLMA_54_128/Y2                    td                    0.165      15.630 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[8]/gateop_perm/Z
                                   net (fanout=1)        0.644      16.274         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5528
 CLMA_54_88/Y2                     td                    0.165      16.439 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[8]/gateop_perm/Z
                                   net (fanout=5)        1.145      17.584         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [8]
 DRM_62_20/ADB_CAS                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB_CAS

 Data arrival time                                                  17.584         Logic Levels: 6  
                                                                                   Logic: 1.784ns(19.318%), Route: 7.451ns(80.682%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.552      16.998         ntclkbufg_2      
 DRM_62_20/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.089      18.087                          
 clock uncertainty                                      -0.150      17.937                          

 Setup time                                             -0.022      17.915                          

 Data required time                                                 17.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.915                          
 Data arrival time                                                 -17.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[10]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.998
  Launch Clock Delay      :  8.349
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.814       8.349         ntclkbufg_2      
 CLMA_54_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK

 CLMA_54_160/Q0                    tco                   0.261       8.610 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.258      11.868         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0
 CLMA_54_160/Y0                    td                    0.387      12.255 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.754      13.009         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_42_169/Y1                    td                    0.209      13.218 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop_perm/Z
                                   net (fanout=1)        0.261      13.479         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_42_168/Y0                    td                    0.214      13.693 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.428      14.121         u_integration_kit_dbg/_N26282
 CLMA_42_164/Y0                    td                    0.383      14.504 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=152)      0.845      15.349         HREADY           
 CLMA_54_124/Y3                    td                    0.169      15.518 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[5]/gateop_perm/Z
                                   net (fanout=1)        0.633      16.151         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5525
 CLMA_50_93/Y3                     td                    0.169      16.320 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[5]/gateop_perm/Z
                                   net (fanout=5)        1.296      17.616         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [5]
 DRM_62_20/ADB0[10]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[10]

 Data arrival time                                                  17.616         Logic Levels: 6  
                                                                                   Logic: 1.792ns(19.337%), Route: 7.475ns(80.663%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.552      16.998         ntclkbufg_2      
 DRM_62_20/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.089      18.087                          
 clock uncertainty                                      -0.150      17.937                          

 Setup time                                              0.016      17.953                          

 Data required time                                                 17.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.953                          
 Data arrival time                                                 -17.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.318
  Launch Clock Delay      :  6.953
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.507       6.953         ntclkbufg_2      
 CLMA_42_192/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_42_192/Q3                    tco                   0.223       7.176 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.371       7.547         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_38_181/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/M1

 Data arrival time                                                   7.547         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.783       8.318         ntclkbufg_2      
 CLMS_38_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/WCLK
 clock pessimism                                        -1.315       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.402       7.405                          

 Data required time                                                  7.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.405                          
 Data arrival time                                                  -7.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.318
  Launch Clock Delay      :  6.953
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.507       6.953         ntclkbufg_2      
 CLMA_42_192/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_42_192/Q3                    tco                   0.223       7.176 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.371       7.547         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_38_181/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/M1

 Data arrival time                                                   7.547         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.783       8.318         ntclkbufg_2      
 CLMS_38_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/WCLK
 clock pessimism                                        -1.315       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.402       7.405                          

 Data required time                                                  7.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.405                          
 Data arrival time                                                  -7.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.348
  Launch Clock Delay      :  6.953
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.507       6.953         ntclkbufg_2      
 CLMA_42_192/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMA_42_192/Q2                    tco                   0.223       7.176 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.521       7.697         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_38_157/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M2

 Data arrival time                                                   7.697         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.973%), Route: 0.521ns(70.027%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.813       8.348         ntclkbufg_2      
 CLMS_38_157/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -1.315       7.033                          
 clock uncertainty                                       0.000       7.033                          

 Hold time                                               0.402       7.435                          

 Data required time                                                  7.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.435                          
 Data arrival time                                                  -7.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  6.931
  Clock Pessimism Removal :  1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.931         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.395 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.395         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.395         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       6.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.791         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.139       8.930                          
 clock uncertainty                                      -0.150       8.780                          

 Setup time                                             -0.120       8.660                          

 Data required time                                                  8.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.660                          
 Data arrival time                                                  -7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  6.931
  Clock Pessimism Removal :  1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.931         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.395 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.395         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.395         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       6.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.791         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.139       8.930                          
 clock uncertainty                                      -0.150       8.780                          

 Setup time                                             -0.120       8.660                          

 Data required time                                                  8.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.660                          
 Data arrival time                                                  -7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  6.931
  Clock Pessimism Removal :  1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.931         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.395 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.395         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.395         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       6.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.791         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.139       8.930                          
 clock uncertainty                                      -0.150       8.780                          

 Setup time                                             -0.120       8.660                          

 Data required time                                                  8.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.660                          
 Data arrival time                                                  -7.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.954
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.780         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.156 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.156         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.954         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.139       5.815                          
 clock uncertainty                                       0.000       5.815                          

 Hold time                                              -0.074       5.741                          

 Data required time                                                  5.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.741                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.954
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.780         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.156 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.156         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.954         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.139       5.815                          
 clock uncertainty                                       0.000       5.815                          

 Hold time                                              -0.074       5.741                          

 Data required time                                                  5.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.741                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.954
  Launch Clock Delay      :  5.780
  Clock Pessimism Removal :  -1.139

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.780         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.156 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.156         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.156         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.954         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.139       5.815                          
 clock uncertainty                                       0.000       5.815                          

 Hold time                                              -0.074       5.741                          

 Data required time                                                  5.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.741                          
 Data arrival time                                                  -6.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  8.334
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.334         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q2                     tco                   0.261       8.595 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.534      10.129         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                  10.129         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.540%), Route: 1.534ns(85.460%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       8.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.938      10.665                          
 clock uncertainty                                      -0.150      10.515                          

 Setup time                                              0.122      10.637                          

 Data required time                                                 10.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.637                          
 Data arrival time                                                 -10.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  8.334
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.802       8.334         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q0                     tco                   0.261       8.595 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.426      10.021         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                  10.021         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.471%), Route: 1.426ns(84.529%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       8.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.938      10.665                          
 clock uncertainty                                      -0.150      10.515                          

 Setup time                                              0.175      10.690                          

 Data required time                                                 10.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.690                          
 Data arrival time                                                 -10.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  8.350
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.818       8.350         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q1                     tco                   0.261       8.611 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.240       9.851         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   9.851         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.388%), Route: 1.240ns(82.612%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       8.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.053 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.467         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.727         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.727 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.727         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.938      10.665                          
 clock uncertainty                                      -0.150      10.515                          

 Setup time                                              0.147      10.662                          

 Data required time                                                 10.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.662                          
 Data arrival time                                                  -9.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  6.987
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       6.987         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       7.210 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.373       7.583         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.583         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.416%), Route: 0.373ns(62.584%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.938       5.928                          
 clock uncertainty                                       0.150       6.078                          

 Hold time                                               0.681       6.759                          

 Data required time                                                  6.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.759                          
 Data arrival time                                                  -7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  6.977
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.977         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.223       7.200 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.260       7.460         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.460         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.938       5.928                          
 clock uncertainty                                       0.150       6.078                          

 Hold time                                               0.520       6.598                          

 Data required time                                                  6.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.598                          
 Data arrival time                                                  -7.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.866
  Launch Clock Delay      :  6.977
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       6.977         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.223       7.200 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.299       7.499         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.499         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.720%), Route: 0.299ns(57.280%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.073 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.560         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.866         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.866 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.866         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.938       5.928                          
 clock uncertainty                                       0.150       6.078                          

 Hold time                                               0.532       6.610                          

 Data required time                                                  6.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.610                          
 Data arrival time                                                  -7.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.455
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q1                   tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.863       7.553         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_118_172/Y2                   td                    0.389       7.942 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_10/gateop_perm/Z
                                   net (fanout=1)        0.261       8.203         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23960
 CLMA_118_172/Y1                   td                    0.209       8.412 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_13/gateop_perm/Z
                                   net (fanout=1)        0.951       9.363         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23963
 CLMA_118_172/Y0                   td                    0.282       9.645 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/gateop_perm/Z
                                   net (fanout=6)        0.508      10.153         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20037
 CLMS_126_169/Y0                   td                    0.282      10.435 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_5/gateop/Z
                                   net (fanout=7)        0.826      11.261         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20038
 CLMA_114_172/Y1                   td                    0.207      11.468 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_2/gateop/F
                                   net (fanout=1)        0.739      12.207         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24187
 CLMA_114_168/Y1                   td                    0.169      12.376 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/gateop_perm/Z
                                   net (fanout=1)        0.261      12.637         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19177
 CLMS_114_169/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.637         Logic Levels: 6  
                                                                                   Logic: 1.799ns(28.979%), Route: 4.409ns(71.021%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.520    1005.455         rx_clki_clkbufg  
 CLMS_114_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.911    1006.366                          
 clock uncertainty                                      -0.050    1006.316                          

 Setup time                                             -0.130    1006.186                          

 Data required time                                               1006.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.186                          
 Data arrival time                                                 -12.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.458
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q3                   tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.987       7.677         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [12]
 CLMA_118_189/Y1                   td                    0.276       7.953 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.262       8.215         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25382
 CLMA_118_188/Y1                   td                    0.169       8.384 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.645         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25384
 CLMA_118_189/Y2                   td                    0.284       8.929 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=21)       0.979       9.908         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20603
 CLMA_134_196/Y0                   td                    0.282      10.190 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_5/gateop/F
                                   net (fanout=2)        0.578      10.768         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [5]
 CLMA_126_192/COUT                 td                    0.429      11.197 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.197         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.257 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.257         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_196/Y3                   td                    0.340      11.597 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.473      12.070         _N28             
 CLMA_126_200/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.070         Logic Levels: 6  
                                                                                   Logic: 2.101ns(37.245%), Route: 3.540ns(62.755%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523    1005.458         rx_clki_clkbufg  
 CLMA_126_200/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.369                          
 clock uncertainty                                      -0.050    1006.319                          

 Setup time                                             -0.353    1005.966                          

 Data required time                                               1005.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.966                          
 Data arrival time                                                 -12.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.458
  Launch Clock Delay      :  6.429
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.809       6.429         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q3                   tco                   0.261       6.690 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.987       7.677         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [12]
 CLMA_118_189/Y1                   td                    0.276       7.953 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.262       8.215         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25382
 CLMA_118_188/Y1                   td                    0.169       8.384 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.645         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25384
 CLMA_118_189/Y2                   td                    0.284       8.929 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=21)       1.020       9.949         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20603
 CLMA_138_209/Y0                   td                    0.164      10.113 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N582_15/gateop_perm/Z
                                   net (fanout=1)        0.261      10.374         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N582 [15]
 CLMA_138_208/Y3                   td                    0.276      10.650 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.464      11.114         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25286
 CLMA_134_192/Y3                   td                    0.381      11.495 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.585      12.080         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25289
 CLMA_126_200/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.080         Logic Levels: 6  
                                                                                   Logic: 1.811ns(32.047%), Route: 3.840ns(67.953%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523    1005.458         rx_clki_clkbufg  
 CLMA_126_200/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.369                          
 clock uncertainty                                      -0.050    1006.319                          

 Setup time                                             -0.248    1006.071                          

 Data required time                                               1006.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.071                          
 Data arrival time                                                 -12.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.480
  Launch Clock Delay      :  5.522
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.587       5.522         rx_clki_clkbufg  
 CLMA_98_124/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK

 CLMA_98_124/Q1                    tco                   0.223       5.745 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/Q
                                   net (fanout=1)        0.253       5.998         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1 [6]
 CLMA_98_116/M0                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.860       6.480         rx_clki_clkbufg  
 CLMA_98_116/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/CLK
 clock pessimism                                        -0.685       5.795                          
 clock uncertainty                                       0.000       5.795                          

 Hold time                                              -0.016       5.779                          

 Data required time                                                  5.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.779                          
 Data arrival time                                                  -5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[8]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.463
  Launch Clock Delay      :  5.507
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.572       5.507         rx_clki_clkbufg  
 CLMA_118_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/CLK

 CLMA_118_121/Q1                   tco                   0.224       5.731 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.341       6.072         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr [5]
 DRM_122_124/ADB0[8]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[8]

 Data arrival time                                                   6.072         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.646%), Route: 0.341ns(60.354%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.843       6.463         rx_clki_clkbufg  
 DRM_122_124/CLKB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.685       5.778                          
 clock uncertainty                                       0.000       5.778                          

 Hold time                                               0.070       5.848                          

 Data required time                                                  5.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.848                          
 Data arrival time                                                  -6.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.475
  Launch Clock Delay      :  5.522
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.587       5.522         rx_clki_clkbufg  
 CLMA_98_124/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/CLK

 CLMA_98_124/Q0                    tco                   0.223       5.745 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/Q
                                   net (fanout=1)        0.305       6.050         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2 [7]
 CLMA_98_113/AD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/D

 Data arrival time                                                   6.050         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.235%), Route: 0.305ns(57.765%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.855       6.475         rx_clki_clkbufg  
 CLMA_98_113/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/CLK
 clock pessimism                                        -0.685       5.790                          
 clock uncertainty                                       0.000       5.790                          

 Hold time                                               0.033       5.823                          

 Data required time                                                  5.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.823                          
 Data arrival time                                                  -6.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.993
  Launch Clock Delay      :  8.352
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       8.352         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.261       8.613 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.883      10.496         u_DDR3/global_reset_n
 CLMS_38_21/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.496         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.174%), Route: 1.883ns(87.826%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550      26.993         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.315      28.308                          
 clock uncertainty                                      -0.150      28.158                          

 Recovery time                                          -0.277      27.881                          

 Data required time                                                 27.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.881                          
 Data arrival time                                                 -10.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.993
  Launch Clock Delay      :  8.352
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       8.352         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.261       8.613 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.883      10.496         u_DDR3/global_reset_n
 CLMS_38_21/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.496         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.174%), Route: 1.883ns(87.826%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550      26.993         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.315      28.308                          
 clock uncertainty                                      -0.150      28.158                          

 Recovery time                                          -0.277      27.881                          

 Data required time                                                 27.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.881                          
 Data arrival time                                                 -10.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.988
  Launch Clock Delay      :  8.352
  Clock Pessimism Removal :  1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.820       8.352         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.261       8.613 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.883      10.496         u_DDR3/global_reset_n
 CLMS_38_21/RSCO                   td                    0.128      10.624 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.624         _N984            
 CLMS_38_25/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.624         Logic Levels: 1  
                                                                                   Logic: 0.389ns(17.121%), Route: 1.883ns(82.879%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      24.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.545      26.988         ntclkbufg_1      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.315      28.303                          
 clock uncertainty                                      -0.150      28.153                          

 Recovery time                                           0.000      28.153                          

 Data required time                                                 28.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.153                          
 Data arrival time                                                 -10.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.369
  Launch Clock Delay      :  6.985
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.542       6.985         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.223       7.208 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.517       7.725         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.104       7.829 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.829         _N769            
 CLMA_26_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.829         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.744%), Route: 0.517ns(61.256%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.837       8.369         ntclkbufg_1      
 CLMA_26_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.315       7.054                          
 clock uncertainty                                       0.000       7.054                          

 Removal time                                            0.000       7.054                          

 Data required time                                                  7.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.054                          
 Data arrival time                                                  -7.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.369
  Launch Clock Delay      :  6.985
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.542       6.985         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.223       7.208 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.517       7.725         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.104       7.829 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.829         _N769            
 CLMA_26_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.829         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.744%), Route: 0.517ns(61.256%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.837       8.369         ntclkbufg_1      
 CLMA_26_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.315       7.054                          
 clock uncertainty                                       0.000       7.054                          

 Removal time                                            0.000       7.054                          

 Data required time                                                  7.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.054                          
 Data arrival time                                                  -7.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.364
  Launch Clock Delay      :  6.985
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.542       6.985         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.223       7.208 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.517       7.725         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.104       7.829 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.829         _N769            
 CLMA_26_20/RSCO                   td                    0.080       7.909 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.909         _N768            
 CLMA_26_24/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS

 Data arrival time                                                   7.909         Logic Levels: 2  
                                                                                   Logic: 0.407ns(44.048%), Route: 0.517ns(55.952%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.832       8.364         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/CLK
 clock pessimism                                        -1.315       7.049                          
 clock uncertainty                                       0.000       7.049                          

 Removal time                                            0.000       7.049                          

 Data required time                                                  7.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.049                          
 Data arrival time                                                  -7.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.964
  Launch Clock Delay      :  8.359
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.824       8.359         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.261       8.620 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.390      11.010         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.276      11.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.336      12.622         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RSCO                  td                    0.118      12.740 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.740         _N1037           
 CLMA_126_40/RSCO                  td                    0.089      12.829 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[24]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      12.829         _N1036           
 CLMA_126_44/RSCO                  td                    0.089      12.918 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      12.918         _N1035           
 CLMA_126_48/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  12.918         Logic Levels: 4  
                                                                                   Logic: 0.833ns(18.272%), Route: 3.726ns(81.728%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.518      16.964         ntclkbufg_2      
 CLMA_126_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.089      18.053                          
 clock uncertainty                                      -0.150      17.903                          

 Recovery time                                           0.000      17.903                          

 Data required time                                                 17.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.903                          
 Data arrival time                                                 -12.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.979
  Launch Clock Delay      :  8.359
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.824       8.359         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.261       8.620 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.390      11.010         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.276      11.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.336      12.622         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  12.622         Logic Levels: 1  
                                                                                   Logic: 0.537ns(12.597%), Route: 3.726ns(87.403%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.533      16.979         ntclkbufg_2      
 CLMA_126_36/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         1.089      18.068                          
 clock uncertainty                                      -0.150      17.918                          

 Recovery time                                          -0.277      17.641                          

 Data required time                                                 17.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.641                          
 Data arrival time                                                 -12.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.979
  Launch Clock Delay      :  8.359
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.824       8.359         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.261       8.620 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.390      11.010         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.276      11.286 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.336      12.622         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.622         Logic Levels: 1  
                                                                                   Logic: 0.537ns(12.597%), Route: 3.726ns(87.403%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.533      16.979         ntclkbufg_2      
 CLMA_126_36/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.089      18.068                          
 clock uncertainty                                      -0.150      17.918                          

 Recovery time                                          -0.277      17.641                          

 Data required time                                                 17.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.641                          
 Data arrival time                                                 -12.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.356
  Launch Clock Delay      :  6.992
  Clock Pessimism Removal :  -1.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.546       6.992         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.223       7.215 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.552       7.767         SYSRESETn        
 DRM_34_208/RSTB[0]                                                        f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.767         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.774%), Route: 0.552ns(71.226%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.821       8.356         ntclkbufg_2      
 DRM_34_208/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -1.315       7.041                          
 clock uncertainty                                       0.000       7.041                          

 Removal time                                            0.011       7.052                          

 Data required time                                                  7.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.052                          
 Data arrival time                                                  -7.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.715                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[7]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.426
  Launch Clock Delay      :  6.992
  Clock Pessimism Removal :  -1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.546       6.992         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.223       7.215 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.767       7.982         SYSRESETn        
 CLMA_82_248/RSCO                  td                    0.104       8.086 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_de[7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.086         _N346            
 CLMA_82_252/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[7]/opit_0_inv/RS

 Data arrival time                                                   8.086         Logic Levels: 1  
                                                                                   Logic: 0.327ns(29.890%), Route: 0.767ns(70.110%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.891       8.426         ntclkbufg_2      
 CLMA_82_252/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[7]/opit_0_inv/CLK
 clock pessimism                                        -1.089       7.337                          
 clock uncertainty                                       0.000       7.337                          

 Removal time                                            0.000       7.337                          

 Data required time                                                  7.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.337                          
 Data arrival time                                                  -8.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[4]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.426
  Launch Clock Delay      :  6.992
  Clock Pessimism Removal :  -1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.546       6.992         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.223       7.215 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.767       7.982         SYSRESETn        
 CLMA_82_248/RSCO                  td                    0.104       8.086 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_de[7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.086         _N346            
 CLMA_82_252/RSCI                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[4]/opit_0_inv/RS

 Data arrival time                                                   8.086         Logic Levels: 1  
                                                                                   Logic: 0.327ns(29.890%), Route: 0.767ns(70.110%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.891       8.426         ntclkbufg_2      
 CLMA_82_252/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[4]/opit_0_inv/CLK
 clock pessimism                                        -1.089       7.337                          
 clock uncertainty                                       0.000       7.337                          

 Removal time                                            0.000       7.337                          

 Data required time                                                  7.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.337                          
 Data arrival time                                                  -8.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.402  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.989
  Launch Clock Delay      :  8.329
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.329         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.261       8.590 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.915      11.505         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.169      11.674 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.878      12.552         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.552         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.182%), Route: 3.793ns(89.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.543      16.989         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.938      17.927                          
 clock uncertainty                                      -0.150      17.777                          

 Recovery time                                          -0.277      17.500                          

 Data required time                                                 17.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.500                          
 Data arrival time                                                 -12.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.402  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.989
  Launch Clock Delay      :  8.329
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.329         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.261       8.590 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.915      11.505         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.169      11.674 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.878      12.552         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.552         Logic Levels: 1  
                                                                                   Logic: 0.430ns(10.182%), Route: 3.793ns(89.818%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.543      16.989         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.938      17.927                          
 clock uncertainty                                      -0.150      17.777                          

 Recovery time                                          -0.277      17.500                          

 Data required time                                                 17.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.500                          
 Data arrival time                                                 -12.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.994
  Launch Clock Delay      :  8.329
  Clock Pessimism Removal :  0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.329         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.261       8.590 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.915      11.505         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.169      11.674 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.878      12.552         u_rst_gen/N3     
 CLMA_50_217/RSCO                  td                    0.118      12.670 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.670         _N986            
 CLMA_50_221/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.670         Logic Levels: 2  
                                                                                   Logic: 0.548ns(12.624%), Route: 3.793ns(87.376%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472      14.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.041 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.446         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.548      16.994         ntclkbufg_2      
 CLMA_50_221/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.938      17.932                          
 clock uncertainty                                      -0.150      17.782                          

 Recovery time                                           0.000      17.782                          

 Data required time                                                 17.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.782                          
 Data arrival time                                                 -12.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.361
  Launch Clock Delay      :  6.962
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.962         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.223       7.185 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.061       9.246         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.154       9.400 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.633      10.033         u_rst_gen/N3     
 CLMA_50_217/RSCO                  td                    0.113      10.146 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.146         _N986            
 CLMA_50_221/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.146         Logic Levels: 2  
                                                                                   Logic: 0.490ns(15.389%), Route: 2.694ns(84.611%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.826       8.361         ntclkbufg_2      
 CLMA_50_221/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.938       7.423                          
 clock uncertainty                                       0.150       7.573                          

 Removal time                                            0.000       7.573                          

 Data required time                                                  7.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.573                          
 Data arrival time                                                 -10.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.356
  Launch Clock Delay      :  6.962
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.962         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.223       7.185 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.061       9.246         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.154       9.400 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.633      10.033         u_rst_gen/N3     
 CLMA_50_217/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.033         Logic Levels: 1  
                                                                                   Logic: 0.377ns(12.276%), Route: 2.694ns(87.724%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.821       8.356         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.938       7.418                          
 clock uncertainty                                       0.150       7.568                          

 Removal time                                           -0.211       7.357                          

 Data required time                                                  7.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.357                          
 Data arrival time                                                 -10.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.356
  Launch Clock Delay      :  6.962
  Clock Pessimism Removal :  -0.938

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.472       4.594         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.038 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.443         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.443 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       6.962         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.223       7.185 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.061       9.246         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.154       9.400 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.633      10.033         u_rst_gen/N3     
 CLMA_50_217/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.033         Logic Levels: 1  
                                                                                   Logic: 0.377ns(12.276%), Route: 2.694ns(87.724%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.821       8.356         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.938       7.418                          
 clock uncertainty                                       0.150       7.568                          

 Removal time                                           -0.211       7.357                          

 Data required time                                                  7.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.357                          
 Data arrival time                                                 -10.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[20]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.458
  Launch Clock Delay      :  6.469
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.261       6.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.573       7.303         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.209       7.512 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      2.188       9.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_189/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[20]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.700         Logic Levels: 1  
                                                                                   Logic: 0.470ns(14.547%), Route: 2.761ns(85.453%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523    1005.458         rx_clki_clkbufg  
 CLMA_146_189/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[20]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.143                          
 clock uncertainty                                      -0.050    1006.093                          

 Recovery time                                          -0.277    1005.816                          

 Data required time                                               1005.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.816                          
 Data arrival time                                                  -9.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.458
  Launch Clock Delay      :  6.469
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.261       6.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.573       7.303         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.209       7.512 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      2.188       9.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_189/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.700         Logic Levels: 1  
                                                                                   Logic: 0.470ns(14.547%), Route: 2.761ns(85.453%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523    1005.458         rx_clki_clkbufg  
 CLMA_146_189/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.143                          
 clock uncertainty                                      -0.050    1006.093                          

 Recovery time                                          -0.277    1005.816                          

 Data required time                                               1005.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.816                          
 Data arrival time                                                  -9.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.458
  Launch Clock Delay      :  6.469
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.261       6.730 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.573       7.303         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.209       7.512 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      2.188       9.700         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_189/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.700         Logic Levels: 1  
                                                                                   Logic: 0.470ns(14.547%), Route: 2.761ns(85.453%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.523    1005.458         rx_clki_clkbufg  
 CLMA_146_189/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.685    1006.143                          
 clock uncertainty                                      -0.050    1006.093                          

 Recovery time                                          -0.277    1005.816                          

 Data required time                                               1005.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.816                          
 Data arrival time                                                  -9.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.463
  Launch Clock Delay      :  5.506
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.571       5.506         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.223       5.729 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.392       6.121         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.226       6.347 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.449       6.796         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_122_124/RSTB[0]                                                       f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.796         Logic Levels: 1  
                                                                                   Logic: 0.449ns(34.806%), Route: 0.841ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.843       6.463         rx_clki_clkbufg  
 DRM_122_124/CLKB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.685       5.778                          
 clock uncertainty                                       0.000       5.778                          

 Removal time                                           -0.026       5.752                          

 Data required time                                                  5.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.752                          
 Data arrival time                                                  -6.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.473
  Launch Clock Delay      :  5.506
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.571       5.506         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.223       5.729 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.392       6.121         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.226       6.347 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.380       6.727         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_121/RSCO                 td                    0.113       6.840 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.840         _N967            
 CLMS_114_125/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/RS

 Data arrival time                                                   6.840         Logic Levels: 2  
                                                                                   Logic: 0.562ns(42.129%), Route: 0.772ns(57.871%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.853       6.473         rx_clki_clkbufg  
 CLMS_114_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/CLK
 clock pessimism                                        -0.685       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                            0.000       5.788                          

 Data required time                                                  5.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.788                          
 Data arrival time                                                  -6.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[5]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.473
  Launch Clock Delay      :  5.506
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.571       5.506         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.223       5.729 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.392       6.121         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.226       6.347 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.380       6.727         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_121/RSCO                 td                    0.113       6.840 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.840         _N967            
 CLMS_114_125/RSCI                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[5]/opit_0/RS

 Data arrival time                                                   6.840         Logic Levels: 2  
                                                                                   Logic: 0.562ns(42.129%), Route: 0.772ns(57.871%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.853       6.473         rx_clki_clkbufg  
 CLMS_114_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[5]/opit_0/CLK
 clock pessimism                                        -0.685       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                            0.000       5.788                          

 Data required time                                                  5.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.788                          
 Data arrival time                                                  -6.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.840       8.375         ntclkbufg_2      
 CLMA_14_289/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_289/Q3                    tco                   0.261       8.636 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.428       9.064         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [0]
 CLMS_10_289/Y0                    td                    0.383       9.447 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.261       9.708         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N24128
 CLMS_10_289/Y2                    td                    0.165       9.873 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=1)        0.573      10.446         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_18_285/Y0                    td                    0.282      10.728 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.288      11.016         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_280/Y0                    td                    0.174      11.190 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.000      12.190         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.312 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.312         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      15.032 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.122         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.122         Logic Levels: 6  
                                                                                   Logic: 4.107ns(60.871%), Route: 2.640ns(39.129%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.058 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.535         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.535 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.860       8.395         ntclkbufg_2      
 CLMA_14_273/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_273/Q0                    tco                   0.261       8.656 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.264       8.920         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_14_273/Y1                    td                    0.276       9.196 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N271/gateop_perm/Z
                                   net (fanout=2)        0.599       9.795         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [4]
                                                         0.382      10.177 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.177         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_14_276/Y2                    td                    0.122      10.299 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.008      11.307         _N20             
 IOL_7_353/DO                      td                    0.122      11.429 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.429         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      14.149 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      14.247         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  14.247         Logic Levels: 4  
                                                                                   Logic: 3.883ns(66.353%), Route: 1.969ns(33.647%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.228       5.532         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.055 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.532         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.532 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.329         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.258       8.587 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.382      10.969         nt_LED[2]        
 IOL_151_102/DO                    td                    0.122      11.091 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      11.091         LED_obuf[2]/ntO  
 IOBD_152_102/PAD                  td                    2.720      13.811 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.157      13.968         LED[2]           
 U11                                                                       f       LED[2] (port)    

 Data arrival time                                                  13.968         Logic Levels: 2  
                                                                                   Logic: 3.100ns(54.974%), Route: 2.539ns(45.026%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_38_117/CLK         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.075       4.975           1.900           High Pulse Width  CLMS_114_265/CLK        u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_24/gateop/WCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.734       4.984           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.744       4.994           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.142       0.995           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.320       2.000           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.320       2.000           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.376     499.893         1.517           Low Pulse Width   IOL_151_158/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_170/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL/SYSCLK
 498.376     499.893         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
====================================================================================================

{system_internal_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.964         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.209       7.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.546       7.719         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.310       8.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.281       8.310         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.310       8.620 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.523       9.143         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.167       9.310 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.066      10.376         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMA_78_44/Y1                     td                    0.217      10.593 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop/Z
                                   net (fanout=1)        1.209      11.802         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  11.802         Logic Levels: 4  
                                                                                   Logic: 1.213ns(25.072%), Route: 3.625ns(74.928%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.130         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.817      26.947                          
 clock uncertainty                                      -0.150      26.797                          

 Setup time                                             -1.393      25.404                          

 Data required time                                                 25.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.404                          
 Data arrival time                                                 -11.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.964         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.209       7.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.546       7.719         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.310       8.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.281       8.310         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.310       8.620 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.523       9.143         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.167       9.310 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.229      10.539         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMA_86_32/Y0                     td                    0.139      10.678 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.252      11.930         u_DDR3/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  11.930         Logic Levels: 4  
                                                                                   Logic: 1.135ns(22.855%), Route: 3.831ns(77.145%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.130         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.817      26.947                          
 clock uncertainty                                      -0.150      26.797                          

 Setup time                                             -1.248      25.549                          

 Data required time                                                 25.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.549                          
 Data arrival time                                                 -11.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.964         ntclkbufg_1      
 CLMA_42_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_16/Q0                     tco                   0.209       7.173 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.546       7.719         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_30_24/Y0                     td                    0.310       8.029 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.281       8.310         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25533
 CLMA_38_24/Y0                     td                    0.310       8.620 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.523       9.143         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_30_41/Y1                     td                    0.167       9.310 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.066      10.376         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20129
 CLMA_78_44/Y2                     td                    0.227      10.603 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        1.208      11.811         u_DDR3/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  11.811         Logic Levels: 4  
                                                                                   Logic: 1.223ns(25.232%), Route: 3.624ns(74.768%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.130         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.817      26.947                          
 clock uncertainty                                      -0.150      26.797                          

 Setup time                                             -1.245      25.552                          

 Data required time                                                 25.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.552                          
 Data arrival time                                                 -11.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.979
  Launch Clock Delay      :  6.123
  Clock Pessimism Removal :  -0.855

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.301       6.123         ntclkbufg_1      
 CLMA_30_109/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/CLK

 CLMA_30_109/Q0                    tco                   0.198       6.321 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.141       6.462         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [0]
 CLMA_30_109/M2                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/D

 Data arrival time                                                   6.462         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.498       6.979         ntclkbufg_1      
 CLMA_30_109/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.855       6.124                          
 clock uncertainty                                       0.000       6.124                          

 Hold time                                              -0.003       6.121                          

 Data required time                                                  6.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.121                          
 Data arrival time                                                  -6.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.950
  Launch Clock Delay      :  6.095
  Clock Pessimism Removal :  -0.855

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.095         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.197       6.292 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       6.431         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 CLMA_26_80/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.431         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.950         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.855       6.095                          
 clock uncertainty                                       0.000       6.095                          

 Hold time                                              -0.082       6.013                          

 Data required time                                                  6.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.013                          
 Data arrival time                                                  -6.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.950
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.829

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.104         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q1                     tco                   0.198       6.302 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.381       6.683         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
 CLMS_26_81/B0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.683         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.197%), Route: 0.381ns(65.803%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.950         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.829       6.121                          
 clock uncertainty                                       0.000       6.121                          

 Hold time                                              -0.072       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -6.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      20.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.080 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.491      23.571         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.139      23.710 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        2.662      26.372         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.372         Logic Levels: 1  
                                                                                   Logic: 1.430ns(31.202%), Route: 3.153ns(68.798%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.104         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.560      26.664                          
 clock uncertainty                                      -0.150      26.514                          

 Setup time                                             -0.212      26.302                          

 Data required time                                                 26.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.302                          
 Data arrival time                                                 -26.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      20.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.080 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.491      23.571         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.139      23.710 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        2.662      26.372         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.372         Logic Levels: 1  
                                                                                   Logic: 1.430ns(31.202%), Route: 3.153ns(68.798%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.104         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.560      26.664                          
 clock uncertainty                                      -0.150      26.514                          

 Setup time                                             -0.212      26.302                          

 Data required time                                                 26.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.302                          
 Data arrival time                                                 -26.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.104
  Launch Clock Delay      :  5.789
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      20.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      23.080 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.491      23.571         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.139      23.710 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        2.662      26.372         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_88/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.372         Logic Levels: 1  
                                                                                   Logic: 1.430ns(31.202%), Route: 3.153ns(68.798%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.104         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.560      26.664                          
 clock uncertainty                                      -0.150      26.514                          

 Setup time                                             -0.212      26.302                          

 Data required time                                                 26.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.302                          
 Data arrival time                                                 -26.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.955
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.120 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.346      26.466         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y0                     td                    0.121      26.587 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        1.254      27.841         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.841         Logic Levels: 1  
                                                                                   Logic: 1.151ns(41.839%), Route: 1.600ns(58.161%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      24.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.955         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.560      26.395                          
 clock uncertainty                                       0.150      26.545                          

 Hold time                                              -0.195      26.350                          

 Data required time                                                 26.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.350                          
 Data arrival time                                                 -27.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.959
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.120 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.077      28.197         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.197         Logic Levels: 0  
                                                                                   Logic: 1.030ns(33.151%), Route: 2.077ns(66.849%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      24.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.959         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.560      26.399                          
 clock uncertainty                                       0.150      26.549                          

 Hold time                                              -0.071      26.478                          

 Data required time                                                 26.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.478                          
 Data arrival time                                                 -28.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.959
  Launch Clock Delay      :  5.090
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.120 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.249      28.369         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.369         Logic Levels: 0  
                                                                                   Logic: 1.030ns(31.412%), Route: 2.249ns(68.588%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651      24.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.959         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.560      26.399                          
 clock uncertainty                                       0.150      26.549                          

 Hold time                                              -0.044      26.505                          

 Data required time                                                 26.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.505                          
 Data arrival time                                                 -28.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.124
  Launch Clock Delay      :  6.954
  Clock Pessimism Removal :  0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.470       6.954         ntclkbufg_2      
 CLMA_54_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK

 CLMA_54_160/Q0                    tco                   0.206       7.160 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.986      10.146         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0
 CLMA_54_160/Y0                    td                    0.310      10.456 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.605      11.061         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_42_169/Y1                    td                    0.167      11.228 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop_perm/Z
                                   net (fanout=1)        0.240      11.468         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_42_168/Y0                    td                    0.171      11.639 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.358      11.997         u_integration_kit_dbg/_N26282
 CLMA_42_164/Y0                    td                    0.308      12.305 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=152)      0.507      12.812         HREADY           
 CLMA_50_164/Y2                    td                    0.312      13.124 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_163/gateop_perm/Z
                                   net (fanout=1)        0.974      14.098         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16903
 CLMA_58_221/Y0                    td                    0.310      14.408 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11[1:0]_fsm[1:0]_85_6/gateop/F
                                   net (fanout=1)        0.583      14.991         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N24795
 CLMA_58_228/A3                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  14.991         Logic Levels: 6  
                                                                                   Logic: 1.784ns(22.197%), Route: 6.253ns(77.803%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.300      16.124         ntclkbufg_2      
 CLMA_58_228/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_11_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.818      16.942                          
 clock uncertainty                                      -0.150      16.792                          

 Setup time                                             -0.221      16.571                          

 Data required time                                                 16.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.571                          
 Data arrival time                                                 -14.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_itcm/mem1_0/iGopDrm/DA0[3]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.967
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.483       6.967         ntclkbufg_2      
 CLMS_126_293/CLK                                                          r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_293/Q2                   tco                   0.206       7.173 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=34)       3.750      10.923         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/ls_byte_ex
 CLMA_42_172/Y2                    td                    0.295      11.218 f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[11]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        3.881      15.099         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/DTCMWDATA [11]
 DRM_122_312/DA0[3]                                                        f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_itcm/mem1_0/iGopDrm/DA0[3]

 Data arrival time                                                  15.099         Logic Levels: 1  
                                                                                   Logic: 0.501ns(6.161%), Route: 7.631ns(93.839%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.279      16.103         ntclkbufg_2      
 DRM_122_312/CLKA[0]                                                       r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_itcm/mem1_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.822      16.925                          
 clock uncertainty                                      -0.150      16.775                          

 Setup time                                              0.019      16.794                          

 Data required time                                                 16.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.794                          
 Data arrival time                                                 -15.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.114
  Launch Clock Delay      :  6.954
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.470       6.954         ntclkbufg_2      
 CLMA_54_160/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/CLK

 CLMA_54_160/Q0                    tco                   0.206       7.160 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.986      10.146         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0
 CLMA_54_160/Y0                    td                    0.310      10.456 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.605      11.061         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_42_169/Y1                    td                    0.167      11.228 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop_perm/Z
                                   net (fanout=1)        0.240      11.468         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_42_168/Y0                    td                    0.171      11.639 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.358      11.997         u_integration_kit_dbg/_N26282
 CLMA_42_164/Y0                    td                    0.308      12.305 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=152)      0.632      12.937         HREADY           
 CLMA_50_128/Y3                    td                    0.135      13.072 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[4]/gateop_perm/Z
                                   net (fanout=1)        0.243      13.315         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5524
 CLMA_50_128/Y0                    td                    0.139      13.454 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[4]/gateop_perm/Z
                                   net (fanout=5)        1.360      14.814         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [4]
 DRM_62_20/ADB0[9]                                                         f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[9]

 Data arrival time                                                  14.814         Logic Levels: 6  
                                                                                   Logic: 1.436ns(18.270%), Route: 6.424ns(81.730%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.290      16.114         ntclkbufg_2      
 DRM_62_20/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.660      16.774                          
 clock uncertainty                                      -0.150      16.624                          

 Setup time                                             -0.082      16.542                          

 Data required time                                                 16.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.542                          
 Data arrival time                                                 -14.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.924
  Launch Clock Delay      :  6.069
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.245       6.069         ntclkbufg_2      
 CLMA_42_192/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_42_192/Q3                    tco                   0.197       6.266 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.365       6.631         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_38_181/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/M1

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.053%), Route: 0.365ns(64.947%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.440       6.924         ntclkbufg_2      
 CLMS_38_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_8/gateop/WCLK
 clock pessimism                                        -0.818       6.106                          
 clock uncertainty                                       0.000       6.106                          

 Hold time                                               0.313       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                  -6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.924
  Launch Clock Delay      :  6.069
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.245       6.069         ntclkbufg_2      
 CLMA_42_192/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_42_192/Q3                    tco                   0.197       6.266 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.365       6.631         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_38_181/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/M1

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.053%), Route: 0.365ns(64.947%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.440       6.924         ntclkbufg_2      
 CLMS_38_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_8/gateop/WCLK
 clock pessimism                                        -0.818       6.106                          
 clock uncertainty                                       0.000       6.106                          

 Hold time                                               0.313       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                  -6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.977
  Launch Clock Delay      :  6.111
  Clock Pessimism Removal :  -0.830

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.287       6.111         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_148/Q2                    tco                   0.197       6.308 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.109       6.417         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/wstrb0 [13]
 CLMA_30_140/C4                                                            f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.417         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.493       6.977         ntclkbufg_2      
 CLMA_30_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/invalid_wstrb[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.830       6.147                          
 clock uncertainty                                       0.000       6.147                          

 Hold time                                              -0.056       6.091                          

 Data required time                                                  6.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.091                          
 Data arrival time                                                  -6.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.848         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.284 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.284         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.284         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       6.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.699       7.849                          
 clock uncertainty                                      -0.150       7.699                          

 Setup time                                             -0.065       7.634                          

 Data required time                                                  7.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.634                          
 Data arrival time                                                  -6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.848         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.284 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.284         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.284         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       6.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.699       7.849                          
 clock uncertainty                                      -0.150       7.699                          

 Setup time                                             -0.065       7.634                          

 Data required time                                                  7.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.634                          
 Data arrival time                                                  -6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.848
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.848         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.284 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.284         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.284         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       6.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.150         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.699       7.849                          
 clock uncertainty                                      -0.150       7.699                          

 Setup time                                             -0.065       7.634                          

 Data required time                                                  7.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.634                          
 Data arrival time                                                  -6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.869
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.140         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.501 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.501         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.869         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.699       5.170                          
 clock uncertainty                                       0.000       5.170                          

 Hold time                                              -0.043       5.127                          

 Data required time                                                  5.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.127                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.869
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.140         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.501 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.501         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.869         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.699       5.170                          
 clock uncertainty                                       0.000       5.170                          

 Hold time                                              -0.043       5.127                          

 Data required time                                                  5.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.127                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.869
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.140         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.501 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.501         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.869         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.699       5.170                          
 clock uncertainty                                       0.000       5.170                          

 Hold time                                              -0.043       5.127                          

 Data required time                                                  5.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.127                          
 Data arrival time                                                  -5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  6.941
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       6.941         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q2                     tco                   0.209       7.150 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.163       8.313         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   8.313         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.233%), Route: 1.163ns(84.767%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       8.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.560       9.650                          
 clock uncertainty                                      -0.150       9.500                          

 Setup time                                             -0.001       9.499                          

 Data required time                                                  9.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.499                          
 Data arrival time                                                  -8.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  6.941
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.460       6.941         ntclkbufg_1      
 CLMA_26_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_72/Q0                     tco                   0.209       7.150 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.104       8.254         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   8.254         Logic Levels: 0  
                                                                                   Logic: 0.209ns(15.918%), Route: 1.104ns(84.082%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       8.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.560       9.650                          
 clock uncertainty                                      -0.150       9.500                          

 Setup time                                              0.058       9.558                          

 Data required time                                                  9.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.558                          
 Data arrival time                                                  -8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.090
  Launch Clock Delay      :  6.946
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.946         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_76/Q3                     tco                   0.209       7.155 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.355       7.510         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_80/Y2                     td                    0.173       7.683 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.357       8.040         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.040         Logic Levels: 1  
                                                                                   Logic: 0.382ns(34.918%), Route: 0.712ns(65.082%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       8.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.513 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.877         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.090         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.090 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.090         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.560       9.650                          
 clock uncertainty                                      -0.150       9.500                          

 Setup time                                             -0.051       9.449                          

 Data required time                                                  9.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.449                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  6.104
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.104         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.197       6.301 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       6.662         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.662         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.305%), Route: 0.361ns(64.695%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.560       5.229                          
 clock uncertainty                                       0.150       5.379                          

 Hold time                                               0.529       5.908                          

 Data required time                                                  5.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.908                          
 Data arrival time                                                  -6.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  6.095
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.095         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.197       6.292 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.249       6.541         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.541         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.170%), Route: 0.249ns(55.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.560       5.229                          
 clock uncertainty                                       0.150       5.379                          

 Hold time                                               0.404       5.783                          

 Data required time                                                  5.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.783                          
 Data arrival time                                                  -6.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.789
  Launch Clock Delay      :  6.095
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.095         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.198       6.293 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.278       6.571         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.571         Logic Levels: 0  
                                                                                   Logic: 0.198ns(41.597%), Route: 0.278ns(58.403%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.126 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.545         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.789         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.789 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.789         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.560       5.229                          
 clock uncertainty                                       0.150       5.379                          

 Hold time                                               0.416       5.795                          

 Data required time                                                  5.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.795                          
 Data arrival time                                                  -6.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.387
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q1                   tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.660       5.924         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_118_172/Y2                   td                    0.312       6.236 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_10/gateop_perm/Z
                                   net (fanout=1)        0.240       6.476         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23960
 CLMA_118_172/Y1                   td                    0.185       6.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_13/gateop_perm/Z
                                   net (fanout=1)        0.719       7.380         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23963
 CLMA_118_172/Y0                   td                    0.226       7.606 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_14/gateop_perm/Z
                                   net (fanout=6)        0.400       8.006         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20037
 CLMS_126_169/Y0                   td                    0.226       8.232 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_5/gateop/Z
                                   net (fanout=7)        0.656       8.888         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20038
 CLMA_114_172/Y1                   td                    0.165       9.053 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_2/gateop/F
                                   net (fanout=1)        0.562       9.615         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24187
 CLMA_114_168/Y1                   td                    0.135       9.750 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/gateop_perm/Z
                                   net (fanout=1)        0.240       9.990         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19177
 CLMS_114_169/A4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.990         Logic Levels: 6  
                                                                                   Logic: 1.458ns(29.544%), Route: 3.477ns(70.456%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.258    1004.387         rx_clki_clkbufg  
 CLMS_114_169/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.618    1005.005                          
 clock uncertainty                                      -0.050    1004.955                          

 Setup time                                             -0.071    1004.884                          

 Data required time                                               1004.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.884                          
 Data arrival time                                                  -9.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q3                   tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.782       6.046         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [12]
 CLMA_118_189/Y1                   td                    0.221       6.267 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.242       6.509         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25382
 CLMA_118_188/Y1                   td                    0.135       6.644 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.884         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25384
 CLMA_118_189/Y2                   td                    0.227       7.111 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=21)       0.770       7.881         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20603
 CLMA_134_196/Y0                   td                    0.226       8.107 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_5/gateop/F
                                   net (fanout=2)        0.476       8.583         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [5]
 CLMA_126_192/COUT                 td                    0.345       8.928 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.928         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       8.983 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       8.983         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_196/Y3                   td                    0.272       9.255 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.399       9.654         _N28             
 CLMA_126_200/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                   9.654         Logic Levels: 6  
                                                                                   Logic: 1.690ns(36.747%), Route: 2.909ns(63.253%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.261    1004.390         rx_clki_clkbufg  
 CLMA_126_200/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.008                          
 clock uncertainty                                      -0.050    1004.958                          

 Setup time                                             -0.225    1004.733                          

 Data required time                                               1004.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.733                          
 Data arrival time                                                  -9.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.466       5.055         rx_clki_clkbufg  
 CLMA_130_164/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/CLK

 CLMA_130_164/Q3                   tco                   0.209       5.264 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[12]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.782       6.046         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [12]
 CLMA_118_189/Y1                   td                    0.221       6.267 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.242       6.509         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25382
 CLMA_118_188/Y1                   td                    0.135       6.644 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       6.884         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25384
 CLMA_118_189/Y2                   td                    0.227       7.111 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=21)       0.681       7.792         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20603
 CLMA_134_200/Y0                   td                    0.226       8.018 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop/Z
                                   net (fanout=5)        0.499       8.517         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMS_134_189/Y0                   td                    0.171       8.688 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_3/gateop/F
                                   net (fanout=1)        0.357       9.045         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N26312
 CLMA_134_192/Y3                   td                    0.135       9.180 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.479       9.659         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N25289
 CLMA_126_200/A1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                   9.659         Logic Levels: 6  
                                                                                   Logic: 1.324ns(28.758%), Route: 3.280ns(71.242%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.261    1004.390         rx_clki_clkbufg  
 CLMA_126_200/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.008                          
 clock uncertainty                                      -0.050    1004.958                          

 Setup time                                             -0.149    1004.809                          

 Data required time                                               1004.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.809                          
 Data arrival time                                                  -9.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.103
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.322       4.451         rx_clki_clkbufg  
 CLMA_98_124/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK

 CLMA_98_124/Q1                    tco                   0.198       4.649 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/Q
                                   net (fanout=1)        0.246       4.895         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1 [6]
 CLMA_98_116/M0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D

 Data arrival time                                                   4.895         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.514       5.103         rx_clki_clkbufg  
 CLMA_98_116/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/CLK
 clock pessimism                                        -0.460       4.643                          
 clock uncertainty                                       0.000       4.643                          

 Hold time                                              -0.003       4.640                          

 Data required time                                                  4.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.640                          
 Data arrival time                                                  -4.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[2]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.086
  Launch Clock Delay      :  4.425
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.296       4.425         rx_clki_clkbufg  
 CLMA_118_132/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[2]/opit_0_MUX4TO1Q/CLK

 CLMA_118_132/Q0                   tco                   0.198       4.623 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rpd[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=15)       0.265       4.888         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/irpd [2]
 CLMA_118_116/M0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[2]/opit_0/D

 Data arrival time                                                   4.888         Logic Levels: 0  
                                                                                   Logic: 0.198ns(42.765%), Route: 0.265ns(57.235%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.497       5.086         rx_clki_clkbufg  
 CLMA_118_116/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rpd[2]/opit_0/CLK
 clock pessimism                                        -0.460       4.626                          
 clock uncertainty                                       0.000       4.626                          

 Hold time                                              -0.003       4.623                          

 Data required time                                                  4.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.623                          
 Data arrival time                                                  -4.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.322       4.451         rx_clki_clkbufg  
 CLMA_98_124/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/CLK

 CLMA_98_124/Q0                    tco                   0.198       4.649 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[7]/opit_0/Q
                                   net (fanout=1)        0.285       4.934         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2 [7]
 CLMA_98_113/AD                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/D

 Data arrival time                                                   4.934         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.994%), Route: 0.285ns(59.006%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.509       5.098         rx_clki_clkbufg  
 CLMA_98_113/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[7]/opit_0/CLK
 clock pessimism                                        -0.460       4.638                          
 clock uncertainty                                       0.000       4.638                          

 Hold time                                               0.026       4.664                          

 Data required time                                                  4.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.664                          
 Data arrival time                                                  -4.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.107
  Launch Clock Delay      :  6.955
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.955         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.206       7.161 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.544       8.705         u_DDR3/global_reset_n
 CLMS_38_21/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.705         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.771%), Route: 1.544ns(88.229%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285      26.107         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.817      26.924                          
 clock uncertainty                                      -0.150      26.774                          

 Recovery time                                          -0.212      26.562                          

 Data required time                                                 26.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.562                          
 Data arrival time                                                  -8.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.107
  Launch Clock Delay      :  6.955
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.955         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.206       7.161 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.544       8.705         u_DDR3/global_reset_n
 CLMS_38_21/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.705         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.771%), Route: 1.544ns(88.229%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285      26.107         ntclkbufg_1      
 CLMS_38_21/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.817      26.924                          
 clock uncertainty                                      -0.150      26.774                          

 Recovery time                                          -0.212      26.562                          

 Data required time                                                 26.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.562                          
 Data arrival time                                                  -8.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.955
  Clock Pessimism Removal :  0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.955         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.206       7.161 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       1.544       8.705         u_DDR3/global_reset_n
 CLMS_38_21/RSCO                   td                    0.094       8.799 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.799         _N984            
 CLMS_38_25/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.799         Logic Levels: 1  
                                                                                   Logic: 0.300ns(16.269%), Route: 1.544ns(83.731%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      24.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.281      26.103         ntclkbufg_1      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.817      26.920                          
 clock uncertainty                                      -0.150      26.770                          

 Recovery time                                           0.000      26.770                          

 Data required time                                                 26.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.770                          
 Data arrival time                                                  -8.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.973
  Launch Clock Delay      :  6.099
  Clock Pessimism Removal :  -0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       6.099         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.197       6.296 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.493       6.789         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.092       6.881 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.881         _N769            
 CLMA_26_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.881         Logic Levels: 1  
                                                                                   Logic: 0.289ns(36.957%), Route: 0.493ns(63.043%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.492       6.973         ntclkbufg_1      
 CLMA_26_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.817       6.156                          
 clock uncertainty                                       0.000       6.156                          

 Removal time                                            0.000       6.156                          

 Data required time                                                  6.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.156                          
 Data arrival time                                                  -6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.973
  Launch Clock Delay      :  6.099
  Clock Pessimism Removal :  -0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       6.099         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.197       6.296 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.493       6.789         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.092       6.881 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.881         _N769            
 CLMA_26_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.881         Logic Levels: 1  
                                                                                   Logic: 0.289ns(36.957%), Route: 0.493ns(63.043%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.492       6.973         ntclkbufg_1      
 CLMA_26_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.817       6.156                          
 clock uncertainty                                       0.000       6.156                          

 Removal time                                            0.000       6.156                          

 Data required time                                                  6.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.156                          
 Data arrival time                                                  -6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.969
  Launch Clock Delay      :  6.099
  Clock Pessimism Removal :  -0.817

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       6.099         ntclkbufg_1      
 CLMA_42_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_24/Q2                     tco                   0.197       6.296 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=49)       0.493       6.789         u_DDR3/global_reset_n
 CLMA_26_16/RSCO                   td                    0.092       6.881 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.881         _N769            
 CLMA_26_20/RSCO                   td                    0.071       6.952 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       6.952         _N768            
 CLMA_26_24/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS

 Data arrival time                                                   6.952         Logic Levels: 2  
                                                                                   Logic: 0.360ns(42.204%), Route: 0.493ns(57.796%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.488       6.969         ntclkbufg_1      
 CLMA_26_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.817       6.152                          
 clock uncertainty                                       0.000       6.152                          

 Removal time                                            0.000       6.152                          

 Data required time                                                  6.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.152                          
 Data arrival time                                                  -6.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.080
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.480       6.964         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.206       7.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.090       9.260         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.217       9.477 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.082      10.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RSCO                  td                    0.102      10.661 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.661         _N1037           
 CLMA_126_40/RSCO                  td                    0.074      10.735 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[24]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.735         _N1036           
 CLMA_126_44/RSCO                  td                    0.074      10.809 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[26]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.809         _N1035           
 CLMA_126_48/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.809         Logic Levels: 4  
                                                                                   Logic: 0.673ns(17.503%), Route: 3.172ns(82.497%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.256      16.080         ntclkbufg_2      
 CLMA_126_48/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.660      16.740                          
 clock uncertainty                                      -0.150      16.590                          

 Recovery time                                           0.000      16.590                          

 Data required time                                                 16.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.590                          
 Data arrival time                                                 -10.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.094
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.480       6.964         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.206       7.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.090       9.260         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.217       9.477 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.082      10.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.559         Logic Levels: 1  
                                                                                   Logic: 0.423ns(11.766%), Route: 3.172ns(88.234%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.270      16.094         ntclkbufg_2      
 CLMA_126_36/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.660      16.754                          
 clock uncertainty                                      -0.150      16.604                          

 Recovery time                                          -0.212      16.392                          

 Data required time                                                 16.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.392                          
 Data arrival time                                                 -10.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.094
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.480       6.964         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.206       7.170 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     2.090       9.260         SYSRESETn        
 CLMA_106_97/Y3                    td                    0.217       9.477 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=130)      1.082      10.559         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_126_36/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.559         Logic Levels: 1  
                                                                                   Logic: 0.423ns(11.766%), Route: 3.172ns(88.234%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.270      16.094         ntclkbufg_2      
 CLMA_126_36/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/pecrc_1/creg[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.660      16.754                          
 clock uncertainty                                      -0.150      16.604                          

 Recovery time                                          -0.212      16.392                          

 Data required time                                                 16.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.392                          
 Data arrival time                                                 -10.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.283       6.107         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.197       6.304 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.542       6.846         SYSRESETn        
 DRM_34_208/RSTB[0]                                                        f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.846         Logic Levels: 0  
                                                                                   Logic: 0.197ns(26.658%), Route: 0.542ns(73.342%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.476       6.960         ntclkbufg_2      
 DRM_34_208/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.818       6.142                          
 clock uncertainty                                       0.000       6.142                          

 Removal time                                           -0.005       6.137                          

 Data required time                                                  6.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.137                          
 Data arrival time                                                  -6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.709                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[0]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.944
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.283       6.107         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.197       6.304 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.476       6.780         SYSRESETn        
 CLMA_42_204/RSCO                  td                    0.092       6.872 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       6.872         _N891            
 CLMA_42_208/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[0]/opit_0_inv/RS

 Data arrival time                                                   6.872         Logic Levels: 1  
                                                                                   Logic: 0.289ns(37.778%), Route: 0.476ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.460       6.944         ntclkbufg_2      
 CLMA_42_208/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[0]/opit_0_inv/CLK
 clock pessimism                                        -0.818       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Removal time                                            0.000       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                  -6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[5]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.944
  Launch Clock Delay      :  6.107
  Clock Pessimism Removal :  -0.818

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.283       6.107         ntclkbufg_2      
 CLMS_54_217/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMS_54_217/Q3                    tco                   0.197       6.304 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1637)     0.476       6.780         SYSRESETn        
 CLMA_42_204/RSCO                  td                    0.092       6.872 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/read_mux_byte0_reg[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       6.872         _N891            
 CLMA_42_208/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[5]/opit_0_inv/RS

 Data arrival time                                                   6.872         Logic Levels: 1  
                                                                                   Logic: 0.289ns(37.778%), Route: 0.476ns(62.222%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.460       6.944         ntclkbufg_2      
 CLMA_42_208/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_timer_0.u_apb_timer_0/reg_reload_val[5]/opit_0_inv/CLK
 clock pessimism                                        -0.818       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Removal time                                            0.000       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                  -6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.936
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.936         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.206       7.142 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.350       9.492         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.135       9.627 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.686      10.313         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.313         Logic Levels: 1  
                                                                                   Logic: 0.341ns(10.098%), Route: 3.036ns(89.902%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.279      16.103         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.560      16.663                          
 clock uncertainty                                      -0.150      16.513                          

 Recovery time                                          -0.223      16.290                          

 Data required time                                                 16.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.290                          
 Data arrival time                                                 -10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.103
  Launch Clock Delay      :  6.936
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.936         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.206       7.142 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.350       9.492         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.135       9.627 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.686      10.313         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.313         Logic Levels: 1  
                                                                                   Logic: 0.341ns(10.098%), Route: 3.036ns(89.902%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.279      16.103         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.560      16.663                          
 clock uncertainty                                      -0.150      16.513                          

 Recovery time                                          -0.223      16.290                          

 Data required time                                                 16.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.290                          
 Data arrival time                                                 -10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  6.936
  Clock Pessimism Removal :  0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.936         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.206       7.142 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.350       9.492         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.143       9.635 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.683      10.318         u_rst_gen/N3     
 CLMA_50_217/RSCO                  td                    0.102      10.420 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.420         _N986            
 CLMA_50_221/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.420         Logic Levels: 2  
                                                                                   Logic: 0.451ns(12.945%), Route: 3.033ns(87.055%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218      14.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.505 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.824         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.824 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.284      16.108         ntclkbufg_2      
 CLMA_50_221/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.560      16.668                          
 clock uncertainty                                      -0.150      16.518                          

 Recovery time                                           0.000      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                 -10.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.965
  Launch Clock Delay      :  6.081
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.081         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.198       6.279 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.865       8.144         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.126       8.270 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.556       8.826         u_rst_gen/N3     
 CLMA_50_217/RSCO                  td                    0.092       8.918 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.918         _N986            
 CLMA_50_221/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.918         Logic Levels: 2  
                                                                                   Logic: 0.416ns(14.663%), Route: 2.421ns(85.337%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.481       6.965         ntclkbufg_2      
 CLMA_50_221/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.560       6.405                          
 clock uncertainty                                       0.150       6.555                          

 Removal time                                            0.000       6.555                          

 Data required time                                                  6.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.555                          
 Data arrival time                                                  -8.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.081
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.081         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.198       6.279 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.865       8.144         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.126       8.270 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.556       8.826         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.826         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.803%), Route: 2.421ns(88.197%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.476       6.960         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.560       6.400                          
 clock uncertainty                                       0.150       6.550                          

 Removal time                                           -0.195       6.355                          

 Data required time                                                  6.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.355                          
 Data arrival time                                                  -8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.960
  Launch Clock Delay      :  6.081
  Clock Pessimism Removal :  -0.560

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218       4.163         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.503 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.822         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.822 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.081         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.198       6.279 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.865       8.144         nt_LED[2]        
 CLMA_38_244/Y1                    td                    0.126       8.270 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.556       8.826         u_rst_gen/N3     
 CLMA_50_217/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.826         Logic Levels: 1  
                                                                                   Logic: 0.324ns(11.803%), Route: 2.421ns(88.197%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.476       6.960         ntclkbufg_2      
 CLMA_50_217/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.560       6.400                          
 clock uncertainty                                       0.150       6.550                          

 Removal time                                           -0.195       6.355                          

 Data required time                                                  6.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.355                          
 Data arrival time                                                  -8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[21]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.393
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.445       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.185       5.931 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      1.764       7.695         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_188/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[21]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.695         Logic Levels: 1  
                                                                                   Logic: 0.394ns(15.136%), Route: 2.209ns(84.864%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.264    1004.393         rx_clki_clkbufg  
 CLMA_146_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.853                          
 clock uncertainty                                      -0.050    1004.803                          

 Recovery time                                          -0.212    1004.591                          

 Data required time                                               1004.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.591                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.393
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.445       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.185       5.931 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      1.764       7.695         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_188/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.695         Logic Levels: 1  
                                                                                   Logic: 0.394ns(15.136%), Route: 2.209ns(84.864%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.264    1004.393         rx_clki_clkbufg  
 CLMA_146_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[29]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.853                          
 clock uncertainty                                      -0.050    1004.803                          

 Recovery time                                          -0.212    1004.591                          

 Data required time                                               1004.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.591                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.393
  Launch Clock Delay      :  5.092
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_106_112/Q1                   tco                   0.209       5.301 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.445       5.746         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_106_117/Y1                   td                    0.185       5.931 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=129)      1.764       7.695         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_146_188/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   7.695         Logic Levels: 1  
                                                                                   Logic: 0.394ns(15.136%), Route: 2.209ns(84.864%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.264    1004.393         rx_clki_clkbufg  
 CLMA_146_188/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[28]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.460    1004.853                          
 clock uncertainty                                      -0.050    1004.803                          

 Recovery time                                          -0.212    1004.591                          

 Data required time                                               1004.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.591                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.085
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.197       4.632 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.374       5.006         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.196       5.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.378       5.580         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_122_124/RSTB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.580         Logic Levels: 1  
                                                                                   Logic: 0.393ns(34.323%), Route: 0.752ns(65.677%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.496       5.085         rx_clki_clkbufg  
 DRM_122_124/CLKB[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.460       4.625                          
 clock uncertainty                                       0.000       4.625                          

 Removal time                                           -0.047       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                  -5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.094
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.197       4.632 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.374       5.006         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.196       5.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.365       5.567         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_121/RSCO                 td                    0.092       5.659 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.659         _N967            
 CLMS_114_125/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/RS

 Data arrival time                                                   5.659         Logic Levels: 2  
                                                                                   Logic: 0.485ns(39.624%), Route: 0.739ns(60.376%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.505       5.094         rx_clki_clkbufg  
 CLMS_114_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/CLK
 clock pessimism                                        -0.460       4.634                          
 clock uncertainty                                       0.000       4.634                          

 Removal time                                            0.000       4.634                          

 Data required time                                                  4.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.634                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.094
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_106_112/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_106_112/Q2                   tco                   0.197       4.632 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.374       5.006         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_114_108/Y1                   td                    0.196       5.202 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=61)       0.365       5.567         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_121/RSCO                 td                    0.092       5.659 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.659         _N967            
 CLMS_114_125/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/RS

 Data arrival time                                                   5.659         Logic Levels: 2  
                                                                                   Logic: 0.485ns(39.624%), Route: 0.739ns(60.376%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.505       5.094         rx_clki_clkbufg  
 CLMS_114_125/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[6]/opit_0/CLK
 clock pessimism                                        -0.460       4.634                          
 clock uncertainty                                       0.000       4.634                          

 Removal time                                            0.000       4.634                          

 Data required time                                                  4.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.634                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.505       6.989         ntclkbufg_2      
 CLMA_14_289/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_289/Q3                    tco                   0.209       7.198 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.363       7.561         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_in [0]
 CLMS_10_289/Y0                    td                    0.308       7.869 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.240       8.109         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N24128
 CLMS_10_289/Y2                    td                    0.132       8.241 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=1)        0.471       8.712         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_18_285/Y0                    td                    0.226       8.938 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.238       9.176         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_14_280/Y0                    td                    0.139       9.315 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        0.922      10.237         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.318 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.318         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.347 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.437         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.437         Logic Levels: 6  
                                                                                   Logic: 3.124ns(57.342%), Route: 2.324ns(42.658%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.116 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.484         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.484 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4312)     1.523       7.007         ntclkbufg_2      
 CLMA_14_273/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_273/Q0                    tco                   0.209       7.216 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.373       7.589         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_14_276/Y3                    td                    0.302       7.891 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.242       8.133         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.484 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.484         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_14_276/Y2                    td                    0.097       8.581 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       0.928       9.509         _N20             
 IOL_7_353/DO                      td                    0.081       9.590 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.590         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      11.619 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.717         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.717         Logic Levels: 4  
                                                                                   Logic: 3.069ns(65.159%), Route: 1.641ns(34.841%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.651       4.723         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.481         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.481 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.936         ntclkbufg_1      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.206       7.142 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.262       9.404         nt_LED[2]        
 IOL_151_102/DO                    td                    0.081       9.485 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       9.485         LED_obuf[2]/ntO  
 IOBD_152_102/PAD                  td                    2.029      11.514 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.157      11.671         LED[2]           
 U11                                                                       f       LED[2] (port)    

 Data arrival time                                                  11.671         Logic Levels: 2  
                                                                                   Logic: 2.316ns(48.912%), Route: 2.419ns(51.088%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.672       9.972           0.300           High Pulse Width  CLMA_26_92/CLK          u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 3.450       4.967           1.517           High Pulse Width  IOL_151_229/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.811       4.971           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.846       5.006           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.136       0.989           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.136       0.989           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.344       2.000           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.344       2.000           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{rx_clki_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.418     499.935         1.517           Low Pulse Width   IOL_151_158/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_157/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL/SYSCLK
 498.418     499.935         1.517           Low Pulse Width   IOL_151_169/CLK_SYS     u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL/SYSCLK
====================================================================================================

{system_internal_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/report_timing/m1_soc_top_rtp.adf     
|            | C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/report_timing/m1_soc_top.rtr         
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 645,382,144 bytes
Total CPU  time to report_timing completion : 19.938 sec
Total real time to report_timing completion : 22.000 sec
