Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Sep 14 17:16:03 2022
| Host             : LAPTOP-F424RLVC running 64-bit major release  (build 9200)
| Command          : report_power -file RiscV_Top_power_routed.rpt -pb RiscV_Top_power_summary_routed.pb -rpx RiscV_Top_power_routed.rpx
| Design           : RiscV_Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.137        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.040        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.020 |     3095 |       --- |             --- |
|   LUT as Logic           |     0.018 |     2113 |     63400 |            3.33 |
|   CARRY4                 |     0.002 |      360 |     15850 |            2.27 |
|   Register               |    <0.001 |      231 |    126800 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |       71 |     63400 |            0.11 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |    <0.001 |       80 |     19000 |            0.42 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     0.018 |     2805 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |    <0.001 |       22 |       210 |           10.48 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.137 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.055 |       0.040 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RiscV_Top                   |     0.040 |
|   Datapath                  |     0.038 |
|     ALU                     |     0.022 |
|     LedData_Reg             |    <0.001 |
|     PC_Reg                  |     0.015 |
|     RAM                     |    <0.001 |
|       mem_reg_0_15_0_0      |    <0.001 |
|       mem_reg_0_15_10_10    |    <0.001 |
|       mem_reg_0_15_11_11    |    <0.001 |
|       mem_reg_0_15_12_12    |    <0.001 |
|       mem_reg_0_15_13_13    |    <0.001 |
|       mem_reg_0_15_14_14    |    <0.001 |
|       mem_reg_0_15_15_15    |    <0.001 |
|       mem_reg_0_15_16_16    |    <0.001 |
|       mem_reg_0_15_17_17    |    <0.001 |
|       mem_reg_0_15_18_18    |    <0.001 |
|       mem_reg_0_15_19_19    |    <0.001 |
|       mem_reg_0_15_1_1      |    <0.001 |
|       mem_reg_0_15_20_20    |    <0.001 |
|       mem_reg_0_15_21_21    |    <0.001 |
|       mem_reg_0_15_22_22    |    <0.001 |
|       mem_reg_0_15_23_23    |    <0.001 |
|       mem_reg_0_15_24_24    |    <0.001 |
|       mem_reg_0_15_25_25    |    <0.001 |
|       mem_reg_0_15_26_26    |    <0.001 |
|       mem_reg_0_15_27_27    |    <0.001 |
|       mem_reg_0_15_28_28    |    <0.001 |
|       mem_reg_0_15_29_29    |    <0.001 |
|       mem_reg_0_15_2_2      |    <0.001 |
|       mem_reg_0_15_30_30    |    <0.001 |
|       mem_reg_0_15_31_31    |    <0.001 |
|       mem_reg_0_15_3_3      |    <0.001 |
|       mem_reg_0_15_4_4      |    <0.001 |
|       mem_reg_0_15_5_5      |    <0.001 |
|       mem_reg_0_15_6_6      |    <0.001 |
|       mem_reg_0_15_7_7      |    <0.001 |
|       mem_reg_0_15_8_8      |    <0.001 |
|       mem_reg_0_15_9_9      |    <0.001 |
|     RegFile                 |    <0.001 |
|       Reg_reg_r1_0_31_0_5   |    <0.001 |
|       Reg_reg_r1_0_31_12_17 |    <0.001 |
|       Reg_reg_r1_0_31_18_23 |    <0.001 |
|       Reg_reg_r1_0_31_24_29 |    <0.001 |
|       Reg_reg_r1_0_31_30_31 |    <0.001 |
|       Reg_reg_r1_0_31_6_11  |    <0.001 |
|       Reg_reg_r2_0_31_0_5   |    <0.001 |
|       Reg_reg_r2_0_31_12_17 |    <0.001 |
|       Reg_reg_r2_0_31_18_23 |    <0.001 |
|       Reg_reg_r2_0_31_24_29 |    <0.001 |
|       Reg_reg_r2_0_31_30_31 |    <0.001 |
|       Reg_reg_r2_0_31_6_11  |    <0.001 |
|   FPGADigit                 |    <0.001 |
|     u_counter               |     0.000 |
|     u_divider               |    <0.001 |
|   u_divider1                |    <0.001 |
|   u_divider2                |    <0.001 |
|   u_divider3                |    <0.001 |
+-----------------------------+-----------+


