{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@650:660@HdlStmProcess", "\tdefault: begin end\n\tendcase\n\n\tinitial\trtn_err = 1'b0;\n\tinitial\to_cyc   = 1'b0;\n\tinitial\to_rtn_ack = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_cyc <= 1'b0;\n\t\to_rtn_ack <= 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/zipmmu.v@649:659", "\t2'b10: bus_pending <= 1'b1;\n\tdefault: begin end\n\tendcase\n\n\tinitial\trtn_err = 1'b0;\n\tinitial\to_cyc   = 1'b0;\n\tinitial\to_rtn_ack = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_cyc <= 1'b0;\n"], ["zipcpu/rtl/peripherals/zipmmu.v@648:658", "\t2'b01: bus_pending <= (bus_outstanding > 1);\n\t2'b10: bus_pending <= 1'b1;\n\tdefault: begin end\n\tendcase\n\n\tinitial\trtn_err = 1'b0;\n\tinitial\to_cyc   = 1'b0;\n\tinitial\to_rtn_ack = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n"]], "Diff Content": {"Delete": [[655, "\tinitial\to_rtn_ack = 1'b0;\n"]], "Add": []}}