#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PC_rx */
PC_rx__0__DM__MASK EQU 0x07
PC_rx__0__DM__SHIFT EQU 0
PC_rx__0__DR EQU CYREG_PRT4_DR
PC_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PC_rx__0__HSIOM_MASK EQU 0x0000000F
PC_rx__0__HSIOM_SHIFT EQU 0
PC_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
PC_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_rx__0__MASK EQU 0x01
PC_rx__0__PC EQU CYREG_PRT4_PC
PC_rx__0__PC2 EQU CYREG_PRT4_PC2
PC_rx__0__PORT EQU 4
PC_rx__0__PS EQU CYREG_PRT4_PS
PC_rx__0__SHIFT EQU 0
PC_rx__DR EQU CYREG_PRT4_DR
PC_rx__INTCFG EQU CYREG_PRT4_INTCFG
PC_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_rx__MASK EQU 0x01
PC_rx__PC EQU CYREG_PRT4_PC
PC_rx__PC2 EQU CYREG_PRT4_PC2
PC_rx__PORT EQU 4
PC_rx__PS EQU CYREG_PRT4_PS
PC_rx__SHIFT EQU 0

/* PC_SCB */
PC_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
PC_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
PC_SCB__CTRL EQU CYREG_SCB0_CTRL
PC_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
PC_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
PC_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
PC_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
PC_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
PC_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
PC_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
PC_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
PC_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
PC_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
PC_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
PC_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
PC_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
PC_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
PC_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
PC_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
PC_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
PC_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
PC_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
PC_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
PC_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
PC_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
PC_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
PC_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
PC_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
PC_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
PC_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
PC_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
PC_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
PC_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
PC_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
PC_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
PC_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
PC_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
PC_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
PC_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
PC_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
PC_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
PC_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
PC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
PC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
PC_SCB__INTR_M EQU CYREG_SCB0_INTR_M
PC_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
PC_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
PC_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
PC_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
PC_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
PC_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
PC_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
PC_SCB__INTR_S EQU CYREG_SCB0_INTR_S
PC_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
PC_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
PC_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
PC_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
PC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
PC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
PC_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
PC_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
PC_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
PC_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
PC_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
PC_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
PC_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
PC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
PC_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
PC_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
PC_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
PC_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
PC_SCB__SS0_POSISTION EQU 0
PC_SCB__SS1_POSISTION EQU 1
PC_SCB__SS2_POSISTION EQU 2
PC_SCB__SS3_POSISTION EQU 3
PC_SCB__STATUS EQU CYREG_SCB0_STATUS
PC_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
PC_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
PC_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
PC_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
PC_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
PC_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
PC_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
PC_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* PC_SCBCLK */
PC_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
PC_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
PC_SCBCLK__ENABLE_MASK EQU 0x80000000
PC_SCBCLK__MASK EQU 0x80000000
PC_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* PC_tx */
PC_tx__0__DM__MASK EQU 0x38
PC_tx__0__DM__SHIFT EQU 3
PC_tx__0__DR EQU CYREG_PRT4_DR
PC_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PC_tx__0__HSIOM_MASK EQU 0x000000F0
PC_tx__0__HSIOM_SHIFT EQU 4
PC_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
PC_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_tx__0__MASK EQU 0x02
PC_tx__0__PC EQU CYREG_PRT4_PC
PC_tx__0__PC2 EQU CYREG_PRT4_PC2
PC_tx__0__PORT EQU 4
PC_tx__0__PS EQU CYREG_PRT4_PS
PC_tx__0__SHIFT EQU 1
PC_tx__DR EQU CYREG_PRT4_DR
PC_tx__INTCFG EQU CYREG_PRT4_INTCFG
PC_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_tx__MASK EQU 0x02
PC_tx__PC EQU CYREG_PRT4_PC
PC_tx__PC2 EQU CYREG_PRT4_PC2
PC_tx__PORT EQU 4
PC_tx__PS EQU CYREG_PRT4_PS
PC_tx__SHIFT EQU 1

/* XBee_rx */
XBee_rx__0__DM__MASK EQU 0x7000
XBee_rx__0__DM__SHIFT EQU 12
XBee_rx__0__DR EQU CYREG_PRT0_DR
XBee_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
XBee_rx__0__HSIOM_MASK EQU 0x000F0000
XBee_rx__0__HSIOM_SHIFT EQU 16
XBee_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
XBee_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
XBee_rx__0__MASK EQU 0x10
XBee_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XBee_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XBee_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XBee_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XBee_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XBee_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XBee_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XBee_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XBee_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XBee_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XBee_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XBee_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XBee_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XBee_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XBee_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XBee_rx__0__PC EQU CYREG_PRT0_PC
XBee_rx__0__PC2 EQU CYREG_PRT0_PC2
XBee_rx__0__PORT EQU 0
XBee_rx__0__PS EQU CYREG_PRT0_PS
XBee_rx__0__SHIFT EQU 4
XBee_rx__DR EQU CYREG_PRT0_DR
XBee_rx__INTCFG EQU CYREG_PRT0_INTCFG
XBee_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
XBee_rx__MASK EQU 0x10
XBee_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XBee_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XBee_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XBee_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XBee_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XBee_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XBee_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XBee_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XBee_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XBee_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XBee_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XBee_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XBee_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XBee_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XBee_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XBee_rx__PC EQU CYREG_PRT0_PC
XBee_rx__PC2 EQU CYREG_PRT0_PC2
XBee_rx__PORT EQU 0
XBee_rx__PS EQU CYREG_PRT0_PS
XBee_rx__SHIFT EQU 4

/* XBee_SCB */
XBee_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
XBee_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
XBee_SCB__CTRL EQU CYREG_SCB1_CTRL
XBee_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
XBee_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
XBee_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
XBee_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
XBee_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
XBee_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
XBee_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
XBee_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
XBee_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
XBee_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
XBee_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
XBee_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
XBee_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
XBee_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
XBee_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
XBee_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
XBee_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
XBee_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
XBee_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
XBee_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
XBee_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
XBee_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
XBee_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
XBee_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
XBee_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
XBee_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
XBee_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
XBee_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
XBee_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
XBee_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
XBee_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
XBee_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
XBee_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
XBee_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
XBee_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
XBee_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
XBee_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
XBee_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
XBee_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
XBee_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
XBee_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
XBee_SCB__INTR_M EQU CYREG_SCB1_INTR_M
XBee_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
XBee_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
XBee_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
XBee_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
XBee_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
XBee_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
XBee_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
XBee_SCB__INTR_S EQU CYREG_SCB1_INTR_S
XBee_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
XBee_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
XBee_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
XBee_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
XBee_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
XBee_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
XBee_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
XBee_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
XBee_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
XBee_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
XBee_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
XBee_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
XBee_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
XBee_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
XBee_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
XBee_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
XBee_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
XBee_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
XBee_SCB__SS0_POSISTION EQU 0
XBee_SCB__SS1_POSISTION EQU 1
XBee_SCB__SS2_POSISTION EQU 2
XBee_SCB__SS3_POSISTION EQU 3
XBee_SCB__STATUS EQU CYREG_SCB1_STATUS
XBee_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
XBee_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
XBee_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
XBee_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
XBee_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
XBee_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
XBee_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
XBee_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* XBee_SCBCLK */
XBee_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
XBee_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
XBee_SCBCLK__ENABLE_MASK EQU 0x80000000
XBee_SCBCLK__MASK EQU 0x80000000
XBee_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* XBee_tx */
XBee_tx__0__DM__MASK EQU 0x38000
XBee_tx__0__DM__SHIFT EQU 15
XBee_tx__0__DR EQU CYREG_PRT0_DR
XBee_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
XBee_tx__0__HSIOM_MASK EQU 0x00F00000
XBee_tx__0__HSIOM_SHIFT EQU 20
XBee_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
XBee_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
XBee_tx__0__MASK EQU 0x20
XBee_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
XBee_tx__0__OUT_SEL_SHIFT EQU 10
XBee_tx__0__OUT_SEL_VAL EQU -1
XBee_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XBee_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XBee_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XBee_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XBee_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XBee_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XBee_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XBee_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XBee_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XBee_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XBee_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XBee_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XBee_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XBee_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XBee_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XBee_tx__0__PC EQU CYREG_PRT0_PC
XBee_tx__0__PC2 EQU CYREG_PRT0_PC2
XBee_tx__0__PORT EQU 0
XBee_tx__0__PS EQU CYREG_PRT0_PS
XBee_tx__0__SHIFT EQU 5
XBee_tx__DR EQU CYREG_PRT0_DR
XBee_tx__INTCFG EQU CYREG_PRT0_INTCFG
XBee_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
XBee_tx__MASK EQU 0x20
XBee_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
XBee_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
XBee_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
XBee_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
XBee_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
XBee_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
XBee_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
XBee_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
XBee_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
XBee_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
XBee_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
XBee_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
XBee_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
XBee_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
XBee_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
XBee_tx__PC EQU CYREG_PRT0_PC
XBee_tx__PC2 EQU CYREG_PRT0_PC2
XBee_tx__PORT EQU 0
XBee_tx__PS EQU CYREG_PRT0_PS
XBee_tx__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
