// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="case_1_case_1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.270000,HLS_SYN_LAT=23,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1837,HLS_SYN_LUT=4102,HLS_VERSION=2024_2}" *)

module case_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0,
        in_data_1,
        in_data_2,
        in_data_3,
        in_data_4,
        in_data_5,
        in_data_6,
        in_data_7,
        in_data_8,
        in_data_9,
        in_data_10,
        in_data_11,
        in_data_12,
        in_data_13,
        in_data_14,
        in_data_15,
        in_data_16,
        in_data_17,
        in_data_18,
        in_data_19,
        in_data_20,
        in_data_21,
        in_data_22,
        in_data_23,
        in_data_24,
        in_data_25,
        in_data_26,
        out_data_0,
        out_data_0_ap_vld,
        out_data_1,
        out_data_1_ap_vld,
        out_data_2,
        out_data_2_ap_vld,
        out_data_3,
        out_data_3_ap_vld,
        out_data_4,
        out_data_4_ap_vld,
        out_data_5,
        out_data_5_ap_vld,
        out_data_6,
        out_data_6_ap_vld,
        out_data_7,
        out_data_7_ap_vld,
        out_data_8,
        out_data_8_ap_vld,
        out_data_9,
        out_data_9_ap_vld,
        out_data_10,
        out_data_10_ap_vld,
        out_data_11,
        out_data_11_ap_vld,
        out_data_12,
        out_data_12_ap_vld,
        out_data_13,
        out_data_13_ap_vld,
        out_data_14,
        out_data_14_ap_vld,
        out_data_15,
        out_data_15_ap_vld,
        out_data_16,
        out_data_16_ap_vld,
        out_data_17,
        out_data_17_ap_vld,
        out_data_18,
        out_data_18_ap_vld,
        out_data_19,
        out_data_19_ap_vld,
        out_data_20,
        out_data_20_ap_vld,
        out_data_21,
        out_data_21_ap_vld,
        out_data_22,
        out_data_22_ap_vld,
        out_data_23,
        out_data_23_ap_vld,
        out_data_24,
        out_data_24_ap_vld,
        out_data_25,
        out_data_25_ap_vld,
        out_data_26,
        out_data_26_ap_vld,
        out_data_27,
        out_data_27_ap_vld,
        out_data_28,
        out_data_28_ap_vld,
        out_data_29,
        out_data_29_ap_vld,
        out_data_30,
        out_data_30_ap_vld
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_data_0;
input  [15:0] in_data_1;
input  [15:0] in_data_2;
input  [15:0] in_data_3;
input  [15:0] in_data_4;
input  [15:0] in_data_5;
input  [15:0] in_data_6;
input  [15:0] in_data_7;
input  [15:0] in_data_8;
input  [15:0] in_data_9;
input  [15:0] in_data_10;
input  [15:0] in_data_11;
input  [15:0] in_data_12;
input  [15:0] in_data_13;
input  [15:0] in_data_14;
input  [15:0] in_data_15;
input  [15:0] in_data_16;
input  [15:0] in_data_17;
input  [15:0] in_data_18;
input  [15:0] in_data_19;
input  [15:0] in_data_20;
input  [15:0] in_data_21;
input  [15:0] in_data_22;
input  [15:0] in_data_23;
input  [15:0] in_data_24;
input  [15:0] in_data_25;
input  [15:0] in_data_26;
output  [15:0] out_data_0;
output   out_data_0_ap_vld;
output  [15:0] out_data_1;
output   out_data_1_ap_vld;
output  [15:0] out_data_2;
output   out_data_2_ap_vld;
output  [15:0] out_data_3;
output   out_data_3_ap_vld;
output  [15:0] out_data_4;
output   out_data_4_ap_vld;
output  [15:0] out_data_5;
output   out_data_5_ap_vld;
output  [15:0] out_data_6;
output   out_data_6_ap_vld;
output  [15:0] out_data_7;
output   out_data_7_ap_vld;
output  [15:0] out_data_8;
output   out_data_8_ap_vld;
output  [15:0] out_data_9;
output   out_data_9_ap_vld;
output  [15:0] out_data_10;
output   out_data_10_ap_vld;
output  [15:0] out_data_11;
output   out_data_11_ap_vld;
output  [15:0] out_data_12;
output   out_data_12_ap_vld;
output  [15:0] out_data_13;
output   out_data_13_ap_vld;
output  [15:0] out_data_14;
output   out_data_14_ap_vld;
output  [15:0] out_data_15;
output   out_data_15_ap_vld;
output  [15:0] out_data_16;
output   out_data_16_ap_vld;
output  [15:0] out_data_17;
output   out_data_17_ap_vld;
output  [15:0] out_data_18;
output   out_data_18_ap_vld;
output  [15:0] out_data_19;
output   out_data_19_ap_vld;
output  [15:0] out_data_20;
output   out_data_20_ap_vld;
output  [15:0] out_data_21;
output   out_data_21_ap_vld;
output  [15:0] out_data_22;
output   out_data_22_ap_vld;
output  [15:0] out_data_23;
output   out_data_23_ap_vld;
output  [15:0] out_data_24;
output   out_data_24_ap_vld;
output  [15:0] out_data_25;
output   out_data_25_ap_vld;
output  [15:0] out_data_26;
output   out_data_26_ap_vld;
output  [15:0] out_data_27;
output   out_data_27_ap_vld;
output  [15:0] out_data_28;
output   out_data_28_ap_vld;
output  [15:0] out_data_29;
output   out_data_29_ap_vld;
output  [15:0] out_data_30;
output   out_data_30_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_data_0_ap_vld;
reg out_data_1_ap_vld;
reg out_data_2_ap_vld;
reg out_data_3_ap_vld;
reg out_data_4_ap_vld;
reg out_data_5_ap_vld;
reg out_data_6_ap_vld;
reg out_data_7_ap_vld;
reg out_data_8_ap_vld;
reg out_data_9_ap_vld;
reg out_data_10_ap_vld;
reg out_data_11_ap_vld;
reg out_data_12_ap_vld;
reg out_data_13_ap_vld;
reg out_data_14_ap_vld;
reg out_data_15_ap_vld;
reg out_data_16_ap_vld;
reg out_data_17_ap_vld;
reg out_data_18_ap_vld;
reg out_data_19_ap_vld;
reg out_data_20_ap_vld;
reg out_data_21_ap_vld;
reg out_data_22_ap_vld;
reg out_data_23_ap_vld;
reg out_data_24_ap_vld;
reg out_data_25_ap_vld;
reg out_data_26_ap_vld;
reg out_data_27_ap_vld;
reg out_data_28_ap_vld;
reg out_data_29_ap_vld;
reg out_data_30_ap_vld;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [6:0] m29_fu_471_p2;
reg  signed [6:0] m29_reg_2555;
wire   [9:0] trunc_ln263_fu_477_p1;
reg   [9:0] trunc_ln263_reg_2560;
wire  signed [9:0] trunc_ln263_1_fu_481_p1;
reg  signed [9:0] trunc_ln263_1_reg_2565;
wire  signed [9:0] trunc_ln273_fu_491_p1;
reg  signed [9:0] trunc_ln273_reg_2571;
wire   [11:0] trunc_ln277_fu_495_p1;
reg   [11:0] trunc_ln277_reg_2576;
wire  signed [8:0] trunc_ln281_fu_499_p1;
reg  signed [8:0] trunc_ln281_reg_2581;
wire  signed [8:0] trunc_ln281_1_fu_503_p1;
reg  signed [8:0] trunc_ln281_1_reg_2586;
wire  signed [5:0] trunc_ln284_3_fu_507_p1;
reg  signed [5:0] trunc_ln284_3_reg_2591;
wire  signed [8:0] in27_fu_519_p1;
reg  signed [8:0] in27_reg_2596;
wire    ap_CS_fsm_state2;
wire   [12:0] m31_fu_531_p2;
reg  signed [12:0] m31_reg_2601;
wire  signed [9:0] m33_fu_549_p1;
reg  signed [9:0] m33_reg_2606;
wire   [2:0] trunc_ln268_1_fu_553_p1;
reg   [2:0] trunc_ln268_1_reg_2611;
wire  signed [8:0] m39_fu_560_p2;
reg  signed [8:0] m39_reg_2616;
wire  signed [6:0] trunc_ln270_fu_566_p1;
reg  signed [6:0] trunc_ln270_reg_2622;
wire   [9:0] m43_fu_570_p2;
reg   [9:0] m43_reg_2627;
wire  signed [8:0] m51_fu_574_p2;
reg  signed [8:0] m51_reg_2632;
wire  signed [5:0] trunc_ln284_2_fu_578_p1;
reg  signed [5:0] trunc_ln284_2_reg_2639;
wire  signed [7:0] m30_fu_614_p2;
reg  signed [7:0] m30_reg_2644;
wire    ap_CS_fsm_state3;
wire  signed [2:0] trunc_ln262_1_fu_624_p1;
reg  signed [2:0] trunc_ln262_1_reg_2649;
wire  signed [2:0] trunc_ln264_fu_634_p1;
reg  signed [2:0] trunc_ln264_reg_2654;
wire  signed [3:0] mul_ln267_fu_650_p2;
reg  signed [3:0] mul_ln267_reg_2659;
wire  signed [11:0] m47_fu_683_p1;
reg  signed [11:0] m47_reg_2665;
wire  signed [8:0] mul_ln280_fu_691_p2;
reg  signed [8:0] mul_ln280_reg_2675;
wire  signed [5:0] mul_ln284_fu_696_p2;
reg  signed [5:0] mul_ln284_reg_2680;
wire  signed [5:0] mul_ln284_1_fu_701_p2;
reg  signed [5:0] mul_ln284_1_reg_2685;
wire  signed [3:0] mul_ln285_fu_706_p2;
reg  signed [3:0] mul_ln285_reg_2690;
wire  signed [7:0] trunc_ln288_fu_724_p1;
reg  signed [7:0] trunc_ln288_reg_2695;
wire  signed [7:0] trunc_ln292_fu_728_p1;
reg  signed [7:0] trunc_ln292_reg_2701;
wire   [8:0] trunc_ln294_fu_732_p1;
reg   [8:0] trunc_ln294_reg_2708;
wire  signed [3:0] trunc_ln296_1_fu_736_p1;
reg  signed [3:0] trunc_ln296_1_reg_2713;
wire   [5:0] trunc_ln323_fu_740_p1;
reg   [5:0] trunc_ln323_reg_2718;
wire  signed [13:0] trunc_ln303_fu_744_p1;
reg  signed [13:0] trunc_ln303_reg_2723;
wire  signed [2:0] m46_fu_783_p2;
reg  signed [2:0] m46_reg_2728;
wire    ap_CS_fsm_state4;
wire  signed [5:0] m54_fu_806_p2;
reg  signed [5:0] m54_reg_2733;
wire   [3:0] m55_fu_814_p2;
reg  signed [3:0] m55_reg_2738;
wire  signed [9:0] m57_fu_822_p2;
reg  signed [9:0] m57_reg_2743;
wire  signed [7:0] trunc_ln288_1_fu_828_p1;
reg  signed [7:0] trunc_ln288_1_reg_2748;
wire   [9:0] m59_fu_835_p2;
reg  signed [9:0] m59_reg_2753;
wire  signed [1:0] trunc_ln293_fu_846_p1;
reg  signed [1:0] trunc_ln293_reg_2758;
wire  signed [1:0] trunc_ln293_1_fu_850_p1;
reg  signed [1:0] trunc_ln293_1_reg_2763;
wire  signed [8:0] m64_fu_854_p2;
reg  signed [8:0] m64_reg_2768;
wire  signed [3:0] trunc_ln296_2_fu_863_p1;
reg  signed [3:0] trunc_ln296_2_reg_2773;
wire  signed [3:0] mul_ln296_fu_867_p2;
reg  signed [3:0] mul_ln296_reg_2778;
wire   [5:0] trunc_ln323_1_fu_872_p1;
reg   [5:0] trunc_ln323_1_reg_2783;
wire   [6:0] trunc_ln298_fu_876_p1;
reg   [6:0] trunc_ln298_reg_2788;
wire  signed [6:0] trunc_ln298_1_fu_880_p1;
reg  signed [6:0] trunc_ln298_1_reg_2793;
wire  signed [7:0] m69_fu_884_p2;
reg  signed [7:0] m69_reg_2799;
wire  signed [5:0] trunc_ln300_1_fu_888_p1;
reg  signed [5:0] trunc_ln300_1_reg_2804;
wire   [8:0] trunc_ln326_fu_892_p1;
reg   [8:0] trunc_ln326_reg_2810;
wire  signed [1:0] trunc_ln305_fu_896_p1;
reg  signed [1:0] trunc_ln305_reg_2815;
wire  signed [7:0] m58_fu_910_p2;
reg  signed [7:0] m58_reg_2820;
wire    ap_CS_fsm_state5;
wire  signed [1:0] m63_fu_917_p2;
reg  signed [1:0] m63_reg_2825;
wire  signed [3:0] m66_fu_921_p2;
reg  signed [3:0] m66_reg_2831;
wire  signed [5:0] m70_fu_933_p2;
reg  signed [5:0] m70_reg_2836;
wire  signed [6:0] trunc_ln309_fu_950_p1;
reg  signed [6:0] trunc_ln309_reg_2842;
wire   [6:0] mul_ln312_fu_957_p2;
reg  signed [6:0] mul_ln312_reg_2847;
wire  signed [6:0] m83_fu_963_p2;
reg  signed [6:0] m83_reg_2852;
wire  signed [3:0] trunc_ln315_1_fu_968_p1;
reg  signed [3:0] trunc_ln315_1_reg_2858;
wire   [2:0] trunc_ln319_fu_972_p1;
reg   [2:0] trunc_ln319_reg_2863;
wire  signed [7:0] m62_fu_981_p2;
reg  signed [7:0] m62_reg_2868;
wire    ap_CS_fsm_state6;
wire  signed [7:0] m72_fu_988_p2;
reg  signed [7:0] m72_reg_2873;
wire  signed [9:0] grp_fu_2509_p3;
reg  signed [9:0] m74_reg_2879;
wire  signed [4:0] trunc_ln308_fu_993_p1;
reg  signed [4:0] trunc_ln308_reg_2884;
wire  signed [6:0] m79_fu_1000_p2;
reg  signed [6:0] m79_reg_2889;
wire  signed [6:0] trunc_ln336_fu_1017_p1;
reg  signed [6:0] trunc_ln336_reg_2894;
wire   [11:0] m82_fu_1024_p2;
reg  signed [11:0] m82_reg_2899;
wire  signed [3:0] m85_fu_1032_p2;
reg  signed [3:0] m85_reg_2904;
wire  signed [3:0] m92_fu_1041_p2;
reg  signed [3:0] m92_reg_2910;
wire   [2:0] trunc_ln327_fu_1047_p1;
reg   [2:0] trunc_ln327_reg_2917;
wire   [1:0] m75_fu_1062_p2;
reg  signed [1:0] m75_reg_2922;
wire    ap_CS_fsm_state7;
wire  signed [9:0] m77_fu_1069_p2;
reg  signed [9:0] m77_reg_2927;
wire  signed [4:0] trunc_ln308_1_fu_1075_p1;
reg  signed [4:0] trunc_ln308_1_reg_2932;
wire  signed [6:0] m81_fu_1079_p2;
reg  signed [6:0] m81_reg_2937;
wire  signed [8:0] trunc_ln316_fu_1095_p1;
reg  signed [8:0] trunc_ln316_reg_2942;
wire  signed [8:0] trunc_ln316_1_fu_1099_p1;
reg  signed [8:0] trunc_ln316_1_reg_2947;
wire  signed [2:0] m89_fu_1107_p2;
reg  signed [2:0] m89_reg_2952;
wire   [9:0] trunc_ln320_fu_1112_p1;
reg   [9:0] trunc_ln320_reg_2958;
wire   [5:0] trunc_ln328_1_fu_1129_p1;
reg   [5:0] trunc_ln328_1_reg_2963;
wire  signed [11:0] trunc_ln330_fu_1133_p1;
reg  signed [11:0] trunc_ln330_reg_2968;
wire  signed [6:0] trunc_ln336_1_fu_1137_p1;
reg  signed [6:0] trunc_ln336_1_reg_2973;
wire  signed [4:0] m78_fu_1151_p2;
reg  signed [4:0] m78_reg_2978;
wire    ap_CS_fsm_state8;
wire  signed [8:0] m86_fu_1155_p2;
reg  signed [8:0] m86_reg_2984;
wire  signed [5:0] grp_fu_2516_p3;
reg  signed [5:0] m93_reg_2989;
wire  signed [6:0] m95_fu_1179_p2;
reg  signed [6:0] m95_reg_2996;
wire   [2:0] m97_fu_1185_p2;
reg  signed [2:0] m97_reg_3003;
wire  signed [5:0] m98_fu_1194_p2;
reg  signed [5:0] m98_reg_3008;
wire  signed [11:0] m100_fu_1202_p2;
reg  signed [11:0] m100_reg_3014;
wire  signed [5:0] trunc_ln334_fu_1207_p1;
reg  signed [5:0] trunc_ln334_reg_3020;
wire  signed [6:0] m106_fu_1220_p2;
reg  signed [6:0] m106_reg_3025;
wire   [5:0] m107_fu_1230_p2;
reg  signed [5:0] m107_reg_3030;
wire   [6:0] trunc_ln339_fu_1236_p1;
reg   [6:0] trunc_ln339_reg_3035;
wire  signed [5:0] trunc_ln354_1_fu_1240_p1;
reg  signed [5:0] trunc_ln354_1_reg_3040;
wire  signed [8:0] m87_fu_1260_p2;
reg  signed [8:0] m87_reg_3045;
wire    ap_CS_fsm_state9;
wire  signed [5:0] trunc_ln324_fu_1278_p1;
reg  signed [5:0] trunc_ln324_reg_3052;
wire  signed [11:0] trunc_ln332_fu_1306_p1;
reg  signed [11:0] trunc_ln332_reg_3057;
wire   [6:0] m109_fu_1310_p2;
reg   [6:0] m109_reg_3062;
wire  signed [11:0] trunc_ln341_fu_1314_p1;
reg  signed [11:0] trunc_ln341_reg_3067;
wire  signed [4:0] trunc_ln347_fu_1331_p1;
reg  signed [4:0] trunc_ln347_reg_3072;
wire  signed [7:0] trunc_ln350_fu_1335_p1;
reg  signed [7:0] trunc_ln350_reg_3077;
wire  signed [8:0] trunc_ln351_fu_1339_p1;
reg  signed [8:0] trunc_ln351_reg_3082;
wire  signed [5:0] m94_fu_1356_p2;
reg  signed [5:0] m94_reg_3087;
wire    ap_CS_fsm_state10;
wire  signed [11:0] m102_fu_1364_p2;
reg  signed [11:0] m102_reg_3094;
wire  signed [5:0] m104_fu_1369_p2;
reg  signed [5:0] m104_reg_3100;
wire  signed [11:0] m111_fu_1374_p2;
reg  signed [11:0] m111_reg_3106;
wire  signed [11:0] m113_fu_1384_p2;
reg  signed [11:0] m113_reg_3113;
wire  signed [4:0] m117_fu_1393_p2;
reg  signed [4:0] m117_reg_3119;
wire   [7:0] m120_fu_1401_p2;
reg  signed [7:0] m120_reg_3126;
wire  signed [10:0] trunc_ln355_fu_1406_p1;
reg  signed [10:0] trunc_ln355_reg_3131;
wire  signed [5:0] trunc_ln359_fu_1410_p1;
reg  signed [5:0] trunc_ln359_reg_3136;
wire  signed [5:0] mul_ln370_fu_1418_p2;
reg  signed [5:0] mul_ln370_reg_3141;
wire  signed [11:0] trunc_ln353_fu_1443_p1;
reg  signed [11:0] trunc_ln353_reg_3146;
wire    ap_CS_fsm_state11;
wire  signed [5:0] trunc_ln354_fu_1447_p1;
reg  signed [5:0] trunc_ln354_reg_3151;
wire  signed [11:0] mul_ln358_fu_1451_p2;
reg  signed [11:0] mul_ln358_reg_3156;
wire  signed [5:0] m129_fu_1455_p2;
reg  signed [5:0] m129_reg_3161;
wire  signed [10:0] trunc_ln360_fu_1459_p1;
reg  signed [10:0] trunc_ln360_reg_3167;
wire  signed [9:0] trunc_ln366_fu_1463_p1;
reg  signed [9:0] trunc_ln366_reg_3172;
wire   [6:0] trunc_ln373_fu_1467_p1;
reg   [6:0] trunc_ln373_reg_3177;
wire   [5:0] m140_fu_1471_p2;
reg  signed [5:0] m140_reg_3182;
wire   [8:0] m103_fu_1486_p2;
reg  signed [8:0] m103_reg_3187;
wire    ap_CS_fsm_state12;
wire  signed [9:0] m110_fu_1492_p3;
reg  signed [9:0] m110_reg_3192;
wire  signed [10:0] add_ln355_fu_1506_p2;
reg  signed [10:0] add_ln355_reg_3197;
wire  signed [11:0] m119_fu_1512_p2;
reg  signed [11:0] m119_reg_3202;
wire  signed [8:0] mul_ln351_fu_1516_p2;
reg  signed [8:0] mul_ln351_reg_3207;
wire   [5:0] m124_fu_1520_p2;
reg  signed [5:0] m124_reg_3213;
wire   [11:0] m128_fu_1527_p2;
reg  signed [11:0] m128_reg_3218;
wire  signed [10:0] m131_fu_1543_p2;
reg  signed [10:0] m131_reg_3223;
wire  signed [4:0] trunc_ln383_fu_1549_p1;
reg  signed [4:0] trunc_ln383_reg_3228;
wire   [5:0] trunc_ln374_fu_1561_p1;
reg   [5:0] trunc_ln374_reg_3238;
wire  signed [8:0] trunc_ln380_fu_1565_p1;
reg  signed [8:0] trunc_ln380_reg_3243;
wire   [11:0] m123_fu_1594_p2;
reg  signed [11:0] m123_reg_3248;
wire    ap_CS_fsm_state13;
wire  signed [10:0] m125_fu_1599_p2;
reg  signed [10:0] m125_reg_3253;
wire  signed [12:0] trunc_ln356_fu_1603_p1;
reg  signed [12:0] trunc_ln356_reg_3258;
wire  signed [11:0] m133_fu_1610_p2;
reg  signed [11:0] m133_reg_3263;
wire  signed [11:0] m134_fu_1618_p2;
reg  signed [11:0] m134_reg_3268;
wire   [9:0] m136_fu_1640_p2;
reg  signed [9:0] m136_reg_3273;
wire   [11:0] m139_fu_1651_p2;
reg   [11:0] m139_reg_3278;
wire   [6:0] trunc_ln374_1_fu_1657_p1;
reg   [6:0] trunc_ln374_1_reg_3283;
wire  signed [8:0] trunc_ln375_fu_1661_p1;
reg  signed [8:0] trunc_ln375_reg_3288;
wire   [10:0] trunc_ln388_fu_1665_p1;
reg  signed [10:0] trunc_ln388_reg_3293;
wire  signed [6:0] trunc_ln379_1_fu_1669_p1;
reg  signed [6:0] trunc_ln379_1_reg_3298;
wire  signed [10:0] trunc_ln388_1_fu_1673_p1;
reg  signed [10:0] trunc_ln388_1_reg_3303;
wire  signed [12:0] m126_fu_1685_p2;
reg  signed [12:0] m126_reg_3308;
wire    ap_CS_fsm_state14;
wire  signed [10:0] m132_fu_1693_p2;
reg  signed [10:0] m132_reg_3313;
wire  signed [4:0] mul_ln383_fu_1698_p2;
reg  signed [4:0] mul_ln383_reg_3318;
wire  signed [8:0] mul_ln376_fu_1718_p2;
reg  signed [8:0] mul_ln376_reg_3323;
wire  signed [6:0] trunc_ln379_fu_1726_p1;
reg  signed [6:0] trunc_ln379_reg_3328;
wire   [4:0] trunc_ln384_fu_1736_p1;
reg   [4:0] trunc_ln384_reg_3333;
wire  signed [5:0] trunc_ln401_1_fu_1740_p1;
reg  signed [5:0] trunc_ln401_1_reg_3338;
wire  signed [12:0] m142_fu_1752_p2;
reg  signed [12:0] m142_reg_3343;
wire    ap_CS_fsm_state15;
wire  signed [8:0] m145_fu_1760_p2;
reg  signed [8:0] m145_reg_3348;
wire  signed [12:0] m147_fu_1768_p2;
reg  signed [12:0] m147_reg_3354;
wire  signed [6:0] m149_fu_1774_p2;
reg  signed [6:0] m149_reg_3359;
wire   [8:0] mul_ln380_fu_1778_p2;
reg   [8:0] mul_ln380_reg_3365;
wire  signed [8:0] trunc_ln381_fu_1782_p1;
reg  signed [8:0] trunc_ln381_reg_3370;
wire   [4:0] trunc_ln384_1_fu_1786_p1;
reg   [4:0] trunc_ln384_1_reg_3375;
wire  signed [7:0] trunc_ln387_fu_1790_p1;
reg  signed [7:0] trunc_ln387_reg_3380;
wire   [3:0] m160_fu_1810_p2;
reg  signed [3:0] m160_reg_3385;
wire   [11:0] trunc_ln396_1_fu_1816_p1;
reg   [11:0] trunc_ln396_1_reg_3390;
wire   [8:0] trunc_ln397_1_fu_1820_p1;
reg   [8:0] trunc_ln397_1_reg_3395;
wire  signed [7:0] trunc_ln400_fu_1824_p1;
reg  signed [7:0] trunc_ln400_reg_3400;
wire   [8:0] m151_fu_1844_p2;
reg  signed [8:0] m151_reg_3405;
wire    ap_CS_fsm_state16;
wire  signed [5:0] m154_fu_1862_p2;
reg  signed [5:0] m154_reg_3410;
wire  signed [4:0] trunc_ln389_fu_1868_p1;
reg  signed [4:0] trunc_ln389_reg_3415;
wire  signed [4:0] m159_fu_1872_p2;
reg  signed [4:0] m159_reg_3420;
wire  signed [12:0] trunc_ln391_fu_1877_p1;
reg  signed [12:0] trunc_ln391_reg_3426;
wire  signed [9:0] trunc_ln392_fu_1881_p1;
reg  signed [9:0] trunc_ln392_reg_3431;
wire   [7:0] m170_fu_1896_p2;
reg  signed [7:0] m170_reg_3436;
wire   [11:0] trunc_ln386_fu_1918_p1;
reg   [11:0] trunc_ln386_reg_3441;
wire    ap_CS_fsm_state17;
wire   [7:0] m157_fu_1925_p2;
reg   [7:0] m157_reg_3446;
wire  signed [9:0] m162_fu_1933_p2;
reg  signed [9:0] m162_reg_3451;
wire   [11:0] trunc_ln396_fu_1950_p1;
reg   [11:0] trunc_ln396_reg_3456;
wire  signed [8:0] trunc_ln397_fu_1954_p1;
reg  signed [8:0] trunc_ln397_reg_3461;
wire  signed [5:0] trunc_ln401_fu_1958_p1;
reg  signed [5:0] trunc_ln401_reg_3467;
wire  signed [9:0] trunc_ln402_fu_1962_p1;
reg  signed [9:0] trunc_ln402_reg_3472;
wire  signed [8:0] trunc_ln403_fu_1966_p1;
reg  signed [8:0] trunc_ln403_reg_3477;
wire  signed [8:0] trunc_ln403_1_fu_1970_p1;
reg  signed [8:0] trunc_ln403_1_reg_3482;
wire  signed [8:0] trunc_ln416_1_fu_1973_p1;
reg  signed [8:0] trunc_ln416_1_reg_3487;
wire  signed [11:0] m156_fu_1991_p2;
reg  signed [11:0] m156_reg_3492;
wire    ap_CS_fsm_state18;
wire  signed [12:0] m161_fu_1996_p2;
reg  signed [12:0] m161_reg_3498;
wire  signed [11:0] m166_fu_2000_p2;
reg  signed [11:0] m166_reg_3503;
wire  signed [4:0] trunc_ln404_fu_2008_p1;
reg  signed [4:0] trunc_ln404_reg_3508;
wire  signed [4:0] trunc_ln404_1_fu_2012_p1;
reg  signed [4:0] trunc_ln404_1_reg_3513;
wire   [11:0] trunc_ln399_fu_2016_p1;
reg   [11:0] trunc_ln399_reg_3518;
wire  signed [5:0] m171_fu_2020_p2;
reg  signed [5:0] m171_reg_3523;
wire  signed [9:0] m172_fu_2024_p2;
reg  signed [9:0] m172_reg_3529;
wire  signed [8:0] m173_fu_2028_p2;
reg  signed [8:0] m173_reg_3534;
wire  signed [4:0] trunc_ln404_2_fu_2032_p1;
reg  signed [4:0] trunc_ln404_2_reg_3540;
wire  signed [5:0] trunc_ln408_fu_2036_p1;
reg  signed [5:0] trunc_ln408_reg_3545;
wire  signed [5:0] sext_ln408_fu_2040_p1;
reg  signed [5:0] sext_ln408_reg_3550;
wire  signed [6:0] trunc_ln425_fu_2043_p1;
reg  signed [6:0] trunc_ln425_reg_3555;
wire   [6:0] m184_fu_2070_p1;
reg   [6:0] m184_reg_3560;
wire  signed [13:0] m185_fu_2078_p2;
reg  signed [13:0] m185_reg_3565;
wire  signed [10:0] trunc_ln418_fu_2084_p1;
reg  signed [10:0] trunc_ln418_reg_3570;
wire  signed [8:0] trunc_ln416_fu_2088_p1;
reg  signed [8:0] trunc_ln416_reg_3575;
wire  signed [10:0] trunc_ln418_1_fu_2092_p1;
reg  signed [10:0] trunc_ln418_1_reg_3580;
wire   [11:0] trunc_ln424_fu_2096_p1;
reg   [11:0] trunc_ln424_reg_3585;
wire   [7:0] empty_fu_2100_p1;
reg   [7:0] empty_reg_3590;
wire  signed [6:0] trunc_ln426_fu_2104_p1;
reg  signed [6:0] trunc_ln426_reg_3595;
wire  signed [3:0] trunc_ln436_fu_2108_p1;
reg  signed [3:0] trunc_ln436_reg_3600;
wire  signed [12:0] trunc_ln439_fu_2112_p1;
reg  signed [12:0] trunc_ln439_reg_3605;
wire  signed [6:0] trunc_ln440_1_fu_2116_p1;
reg  signed [6:0] trunc_ln440_1_reg_3610;
wire  signed [4:0] m174_fu_2149_p2;
reg  signed [4:0] m174_reg_3615;
wire    ap_CS_fsm_state19;
wire  signed [13:0] sext_ln406_1_fu_2157_p1;
reg  signed [13:0] sext_ln406_1_reg_3621;
wire  signed [13:0] mul_ln406_fu_2160_p2;
reg  signed [13:0] mul_ln406_reg_3626;
wire  signed [12:0] add_ln407_fu_2173_p2;
reg  signed [12:0] add_ln407_reg_3631;
wire  signed [6:0] sext_ln425_fu_2191_p1;
reg  signed [6:0] sext_ln425_reg_3636;
wire  signed [4:0] trunc_ln411_fu_2195_p1;
reg  signed [4:0] trunc_ln411_reg_3642;
wire   [8:0] m186_fu_2199_p2;
reg   [8:0] m186_reg_3647;
wire  signed [10:0] m188_fu_2215_p2;
reg  signed [10:0] m188_reg_3652;
wire  signed [3:0] trunc_ln420_fu_2219_p1;
reg  signed [3:0] trunc_ln420_reg_3659;
wire  signed [3:0] trunc_ln420_1_fu_2223_p1;
reg  signed [3:0] trunc_ln420_1_reg_3664;
wire   [9:0] add_ln421_fu_2234_p2;
reg  signed [9:0] add_ln421_reg_3669;
wire  signed [8:0] m194_fu_2247_p2;
reg  signed [8:0] m194_reg_3674;
wire  signed [7:0] trunc_ln432_1_fu_2253_p1;
reg  signed [7:0] trunc_ln432_1_reg_3679;
wire  signed [4:0] trunc_ln435_fu_2257_p1;
reg  signed [4:0] trunc_ln435_reg_3684;
wire  signed [14:0] sext_ln434_fu_2297_p1;
reg  signed [14:0] sext_ln434_reg_3689;
wire    ap_CS_fsm_state20;
wire   [6:0] m196_fu_2308_p2;
reg   [6:0] m196_reg_3694;
wire   [11:0] m203_fu_2325_p2;
reg  signed [11:0] m203_reg_3699;
wire  signed [4:0] m205_fu_2334_p2;
reg  signed [4:0] m205_reg_3704;
wire  signed [8:0] trunc_ln438_fu_2339_p1;
reg  signed [8:0] trunc_ln438_reg_3710;
wire    ap_CS_fsm_state21;
wire  signed [7:0] trunc_ln432_fu_2397_p1;
reg  signed [7:0] trunc_ln432_reg_3725;
wire  signed [14:0] mul_ln434_fu_2404_p2;
reg  signed [14:0] mul_ln434_reg_3730;
wire  signed [6:0] trunc_ln442_fu_2427_p1;
reg  signed [6:0] trunc_ln442_reg_3735;
wire   [9:0] m198_fu_2450_p2;
reg  signed [9:0] m198_reg_3740;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire  signed [6:0] m29_fu_471_p0;
wire  signed [6:0] m29_fu_471_p1;
wire  signed [15:0] trunc_ln263_fu_477_p0;
wire   [15:0] m41_fu_485_p2;
wire  signed [9:0] in9_fu_511_p1;
wire  signed [4:0] in12_fu_515_p1;
wire   [9:0] mul_ln263_fu_543_p0;
wire   [9:0] mul_ln263_fu_543_p1;
wire   [13:0] mul_ln263_fu_543_p2;
wire  signed [8:0] m39_fu_560_p0;
wire  signed [4:0] in20_fu_586_p1;
wire  signed [7:0] m30_fu_614_p0;
wire  signed [2:0] m32_fu_628_p0;
wire  signed [2:0] m32_fu_628_p1;
wire   [2:0] m32_fu_628_p2;
wire  signed [1:0] in23_fu_594_p1;
wire  signed [3:0] mul_ln267_fu_650_p0;
wire  signed [2:0] mul_ln267_fu_650_p1;
wire  signed [3:0] sext_ln265_fu_642_p1;
wire  signed [4:0] in21_fu_590_p1;
wire  signed [6:0] in18_fu_582_p1;
wire   [11:0] mul_ln277_fu_677_p0;
wire   [12:0] mul_ln277_fu_677_p2;
wire  signed [5:0] mul_ln284_fu_696_p0;
wire  signed [5:0] mul_ln284_1_fu_701_p0;
wire  signed [2:0] mul_ln285_fu_706_p0;
wire   [15:0] m42_fu_660_p2;
wire   [15:0] m56_fu_718_p2;
wire  signed [3:0] m37_fu_748_p2;
wire   [2:0] trunc_ln268_fu_752_p1;
wire  signed [9:0] sext_ln275_fu_770_p1;
wire  signed [2:0] m38_fu_756_p2;
wire  signed [2:0] mul_ln276_fu_778_p2;
wire  signed [9:0] m45_fu_773_p2;
wire  signed [3:0] m53_fu_800_p0;
wire  signed [3:0] m55_fu_814_p1;
wire  signed [8:0] m57_fu_822_p0;
wire  signed [6:0] m40_fu_765_p2;
wire   [8:0] m50_fu_788_p2;
wire  signed [3:0] mul_ln296_fu_867_p1;
wire   [3:0] m53_fu_800_p2;
wire  signed [6:0] m68_fu_925_p2;
wire  signed [5:0] m70_fu_933_p0;
wire   [11:0] m76_fu_944_p2;
wire   [8:0] m80_fu_1011_p2;
wire  signed [3:0] trunc_ln315_fu_1029_p1;
wire  signed [3:0] m92_fu_1041_p0;
wire   [12:0] m84_fu_1089_p2;
wire   [2:0] trunc_ln319_1_fu_1103_p1;
wire  signed [8:0] sext_ln326_fu_1116_p1;
wire   [8:0] add_ln326_fu_1119_p2;
wire   [13:0] m73_fu_1057_p2;
wire   [8:0] m96_fu_1124_p2;
wire  signed [2:0] trunc_ln321_fu_1163_p1;
(* use_dsp48 = "no" *) wire  signed [9:0] m90_fu_1159_p2;
wire  signed [6:0] m95_fu_1179_p0;
wire   [5:0] trunc_ln328_fu_1190_p1;
wire   [2:0] m91_fu_1167_p2;
wire   [9:0] m105_fu_1214_p2;
wire  signed [13:0] m99_fu_1288_p2;
wire   [23:0] mul_ln331_fu_1300_p2;
wire  signed [14:0] sext_ln345_fu_1318_p1;
wire  signed [14:0] sext_ln345_1_fu_1322_p1;
wire   [10:0] m88_fu_1272_p2;
wire   [14:0] m115_fu_1325_p2;
wire  signed [4:0] m94_fu_1356_p1;
wire  signed [5:0] sext_ln324_fu_1353_p1;
wire  signed [4:0] m104_fu_1369_p1;
wire   [12:0] m116_fu_1437_p2;
wire   [11:0] m114_fu_1426_p2;
wire  signed [10:0] sext_ln342_fu_1499_p1;
wire  signed [10:0] sext_ln342_1_fu_1502_p1;
wire  signed [6:0] m130_fu_1535_p1;
wire  signed [10:0] sext_ln360_fu_1532_p1;
wire  signed [6:0] m131_fu_1543_p0;
wire   [10:0] m130_fu_1535_p2;
wire   [15:0] m122_fu_1585_p2;
wire  signed [11:0] sext_ln364_fu_1615_p1;
wire  signed [8:0] m121_fu_1577_p2;
wire   [13:0] m135_fu_1630_p2;
wire   [6:0] m121_cast_fu_1702_p3;
wire  signed [6:0] m144_fu_1709_p2;
wire   [4:0] m153_fu_1730_p2;
wire  signed [11:0] m142_fu_1752_p1;
wire  signed [12:0] sext_ln391_fu_1749_p1;
wire  signed [11:0] m147_fu_1768_p0;
wire   [2:0] trunc_ln390_1_fu_1798_p1;
wire  signed [3:0] m160_fu_1810_p0;
wire  signed [3:0] m160_fu_1810_p1;
wire  signed [6:0] grp_fu_2522_p3;
wire  signed [5:0] m154_fu_1862_p0;
wire  signed [5:0] m154_fu_1862_p1;
wire  signed [4:0] m159_fu_1872_p0;
wire   [14:0] m141_fu_1838_p2;
wire   [12:0] m163_fu_1888_p2;
wire   [13:0] m152_fu_1912_p2;
wire  signed [10:0] grp_fu_2530_p3;
wire   [12:0] m165_fu_1944_p2;
wire   [8:0] m150_fu_1977_p2;
wire  signed [11:0] sext_ln386_fu_1982_p1;
wire   [11:0] add_ln386_fu_1986_p2;
wire  signed [8:0] m167_fu_2004_p2;
wire  signed [5:0] m183_fu_2064_p0;
wire   [19:0] mul_ln412_fu_2054_p2;
wire  signed [8:0] m185_fu_2078_p0;
wire  signed [13:0] sext_ln415_fu_2074_p1;
wire  signed [8:0] m185_fu_2078_p1;
wire   [5:0] m183_fu_2064_p2;
wire  signed [11:0] m169_fu_2137_p2;
wire  signed [4:0] mul_ln404_fu_2145_p2;
wire  signed [12:0] sext_ln407_1_fu_2169_p1;
wire  signed [12:0] sext_ln407_fu_2166_p1;
wire  signed [3:0] m178_fu_2179_p1;
wire  signed [5:0] m178_fu_2179_p2;
wire  signed [10:0] sext_ln417_1_fu_2206_p1;
wire  signed [10:0] sext_ln417_fu_2203_p1;
wire   [8:0] m179_fu_2186_p2;
wire  signed [9:0] sext_ln421_1_fu_2230_p1;
wire  signed [9:0] sext_ln421_fu_2227_p1;
wire   [8:0] factor_fu_2240_p3;
wire   [8:0] trunc_ln213_fu_2141_p1;
wire  signed [6:0] m210_fu_2265_p1;
wire   [12:0] m164_fu_2131_p2;
wire   [10:0] add_ln417_fu_2209_p2;
wire   [6:0] m210_fu_2265_p2;
wire  signed [8:0] m193_fu_2303_p1;
wire  signed [5:0] m196_fu_2308_p1;
wire   [13:0] m193_fu_2303_p2;
wire   [11:0] trunc_ln433_fu_2321_p1;
wire  signed [4:0] mul_ln435_fu_2330_p2;
wire   [13:0] m176_fu_2288_p2;
wire   [3:0] m190_fu_2293_p2;
wire   [14:0] m199_fu_2315_p2;
wire   [12:0] m209_fu_2346_p2;
wire  signed [6:0] mul_ln427_fu_2380_p0;
wire  signed [11:0] sext_ln427_fu_2374_p1;
wire   [11:0] mul_ln427_fu_2380_p2;
wire  signed [8:0] m197_fu_2386_p1;
wire  signed [9:0] mul_ln434_fu_2404_p1;
wire  signed [3:0] m206_fu_2413_p0;
wire   [8:0] m208_fu_2418_p2;
wire   [3:0] m206_fu_2413_p2;
wire   [8:0] m211_fu_2422_p2;
wire  signed [6:0] grp_fu_2538_p3;
wire   [7:0] m202_fu_2456_p2;
wire   [14:0] m204_fu_2460_p2;
wire   [6:0] m212_fu_2468_p2;
wire   [12:0] m207_fu_2494_p2;
wire  signed [11:0] grp_fu_2546_p3;
wire  signed [9:0] grp_fu_2509_p1;
wire   [6:0] grp_fu_2522_p1;
wire  signed [6:0] grp_fu_2522_p2;
wire  signed [6:0] grp_fu_2546_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire   [13:0] mul_ln263_fu_543_p00;
wire   [13:0] mul_ln263_fu_543_p10;
wire   [12:0] mul_ln277_fu_677_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
end

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U1(
    .din0(m29_fu_471_p0),
    .din1(m29_fu_471_p1),
    .dout(m29_fu_471_p2)
);

case_1_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_16s_16s_16_1_1_U2(
    .din0(in_data_24),
    .din1(in_data_14),
    .dout(m41_fu_485_p2)
);

case_1_mul_10s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_10s_5s_13_1_1_U3(
    .din0(in9_fu_511_p1),
    .din1(in12_fu_515_p1),
    .dout(m31_fu_531_p2)
);

case_1_mul_10ns_10ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 14 ))
mul_10ns_10ns_14_1_1_U4(
    .din0(mul_ln263_fu_543_p0),
    .din1(mul_ln263_fu_543_p1),
    .dout(mul_ln263_fu_543_p2)
);

case_1_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U5(
    .din0(m39_fu_560_p0),
    .din1(m29_reg_2555),
    .dout(m39_fu_560_p2)
);

case_1_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U6(
    .din0(trunc_ln273_reg_2571),
    .din1(trunc_ln263_1_reg_2565),
    .dout(m43_fu_570_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U7(
    .din0(trunc_ln281_reg_2581),
    .din1(trunc_ln281_1_reg_2586),
    .dout(m51_fu_574_p2)
);

case_1_mul_8s_5s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mul_8s_5s_8_1_1_U8(
    .din0(m30_fu_614_p0),
    .din1(in20_fu_586_p1),
    .dout(m30_fu_614_p2)
);

case_1_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U9(
    .din0(m32_fu_628_p0),
    .din1(m32_fu_628_p1),
    .dout(m32_fu_628_p2)
);

case_1_mul_4s_3s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
mul_4s_3s_4_1_1_U10(
    .din0(mul_ln267_fu_650_p0),
    .din1(mul_ln267_fu_650_p1),
    .dout(mul_ln267_fu_650_p2)
);

case_1_mul_16s_5s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mul_16s_5s_16_1_1_U11(
    .din0(in_data_16),
    .din1(in21_fu_590_p1),
    .dout(m42_fu_660_p2)
);

case_1_mul_12ns_2s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mul_12ns_2s_13_1_1_U12(
    .din0(mul_ln277_fu_677_p0),
    .din1(in23_fu_594_p1),
    .dout(mul_ln277_fu_677_p2)
);

case_1_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U13(
    .din0(m39_reg_2616),
    .din1(in18_fu_582_p1),
    .dout(mul_ln280_fu_691_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U14(
    .din0(mul_ln284_fu_696_p0),
    .din1(trunc_ln284_2_reg_2639),
    .dout(mul_ln284_fu_696_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U15(
    .din0(mul_ln284_1_fu_701_p0),
    .din1(trunc_ln284_3_reg_2591),
    .dout(mul_ln284_1_fu_701_p2)
);

case_1_mul_3s_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_3s_2s_4_1_1_U16(
    .din0(mul_ln285_fu_706_p0),
    .din1(in23_fu_594_p1),
    .dout(mul_ln285_fu_706_p2)
);

case_1_mul_13s_9s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
mul_13s_9s_16_1_1_U17(
    .din0(m31_reg_2601),
    .din1(m51_reg_2632),
    .dout(m56_fu_718_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U18(
    .din0(mul_ln267_reg_2659),
    .din1(mul_ln267_reg_2659),
    .dout(m37_fu_748_p2)
);

case_1_mul_7s_4s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
mul_7s_4s_7_1_1_U19(
    .din0(trunc_ln270_reg_2622),
    .din1(m37_fu_748_p2),
    .dout(m40_fu_765_p2)
);

case_1_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U20(
    .din0(trunc_ln262_1_reg_2649),
    .din1(m38_fu_756_p2),
    .dout(mul_ln276_fu_778_p2)
);

case_1_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U21(
    .din0(mul_ln276_fu_778_p2),
    .din1(trunc_ln264_reg_2654),
    .dout(m46_fu_783_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U22(
    .din0(mul_ln280_reg_2675),
    .din1(in27_reg_2596),
    .dout(m50_fu_788_p2)
);

case_1_mul_4s_3s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
mul_4s_3s_4_1_1_U23(
    .din0(m53_fu_800_p0),
    .din1(m38_fu_756_p2),
    .dout(m53_fu_800_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U24(
    .din0(mul_ln284_1_reg_2685),
    .din1(mul_ln284_reg_2680),
    .dout(m54_fu_806_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U25(
    .din0(mul_ln285_reg_2690),
    .din1(m55_fu_814_p1),
    .dout(m55_fu_814_p2)
);

case_1_mul_9s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_9s_8s_10_1_1_U26(
    .din0(m57_fu_822_p0),
    .din1(m30_reg_2644),
    .dout(m57_fu_822_p2)
);

case_1_mul_10s_9s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mul_10s_9s_10_1_1_U27(
    .din0(m45_fu_773_p2),
    .din1(m51_reg_2632),
    .dout(m59_fu_835_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U28(
    .din0(trunc_ln296_1_reg_2713),
    .din1(mul_ln296_fu_867_p1),
    .dout(mul_ln296_fu_867_p2)
);

case_1_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U29(
    .din0(trunc_ln292_reg_2701),
    .din1(trunc_ln288_reg_2695),
    .dout(m69_fu_884_p2)
);

case_1_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U30(
    .din0(trunc_ln288_reg_2695),
    .din1(trunc_ln288_1_reg_2748),
    .dout(m58_fu_910_p2)
);

case_1_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U31(
    .din0(trunc_ln293_reg_2758),
    .din1(trunc_ln293_1_reg_2763),
    .dout(m63_fu_917_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U32(
    .din0(mul_ln296_reg_2778),
    .din1(trunc_ln296_2_reg_2773),
    .dout(m66_fu_921_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U33(
    .din0(m70_fu_933_p0),
    .din1(trunc_ln300_1_reg_2804),
    .dout(m70_fu_933_p2)
);

case_1_mul_10s_8s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_10s_8s_12_1_1_U34(
    .din0(m57_reg_2743),
    .din1(m69_reg_2799),
    .dout(m76_fu_944_p2)
);

case_1_mul_4s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_4s_3s_7_1_1_U35(
    .din0(m55_reg_2738),
    .din1(m46_reg_2728),
    .dout(mul_ln312_fu_957_p2)
);

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U36(
    .din0(m68_fu_925_p2),
    .din1(trunc_ln298_1_reg_2793),
    .dout(m83_fu_963_p2)
);

case_1_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U37(
    .din0(m58_reg_2820),
    .din1(trunc_ln292_reg_2701),
    .dout(m62_fu_981_p2)
);

case_1_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U38(
    .din0(trunc_ln292_reg_2701),
    .din1(m70_reg_2836),
    .dout(m72_fu_988_p2)
);

case_1_mul_7s_4s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
mul_7s_4s_7_1_1_U39(
    .din0(trunc_ln309_reg_2842),
    .din1(m66_reg_2831),
    .dout(m79_fu_1000_p2)
);

case_1_mul_6s_6s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_6s_6s_9_1_1_U40(
    .din0(m70_reg_2836),
    .din1(m54_reg_2733),
    .dout(m80_fu_1011_p2)
);

case_1_mul_7s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_7s_12s_12_1_1_U41(
    .din0(mul_ln312_reg_2847),
    .din1(m47_reg_2665),
    .dout(m82_fu_1024_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U42(
    .din0(trunc_ln315_fu_1029_p1),
    .din1(trunc_ln315_1_reg_2858),
    .dout(m85_fu_1032_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U43(
    .din0(m92_fu_1041_p0),
    .din1(trunc_ln315_fu_1029_p1),
    .dout(m92_fu_1041_p2)
);

case_1_mul_14s_8s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_14s_8s_14_1_1_U44(
    .din0(trunc_ln303_reg_2723),
    .din1(m72_reg_2873),
    .dout(m73_fu_1057_p2)
);

case_1_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U45(
    .din0(trunc_ln305_reg_2815),
    .din1(m63_reg_2825),
    .dout(m75_fu_1062_p2)
);

case_1_mul_9s_2s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 10 ))
mul_9s_2s_10_1_1_U46(
    .din0(m64_reg_2768),
    .din1(m63_reg_2825),
    .dout(m77_fu_1069_p2)
);

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U47(
    .din0(trunc_ln336_reg_2894),
    .din1(m79_reg_2889),
    .dout(m81_fu_1079_p2)
);

case_1_mul_8s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_8s_7s_13_1_1_U48(
    .din0(m72_reg_2873),
    .din1(m83_reg_2852),
    .dout(m84_fu_1089_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U49(
    .din0(trunc_ln308_reg_2884),
    .din1(trunc_ln308_1_reg_2932),
    .dout(m78_fu_1151_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U50(
    .din0(trunc_ln316_1_reg_2947),
    .din1(trunc_ln316_reg_2942),
    .dout(m86_fu_1155_p2)
);

case_1_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U51(
    .din0(m89_reg_2952),
    .din1(trunc_ln321_fu_1163_p1),
    .dout(m91_fu_1167_p2)
);

case_1_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U52(
    .din0(m95_fu_1179_p0),
    .din1(grp_fu_2516_p3),
    .dout(m95_fu_1179_p2)
);

case_1_mul_12s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_12s_4s_12_1_1_U53(
    .din0(trunc_ln330_reg_2968),
    .din1(m92_reg_2910),
    .dout(m100_fu_1202_p2)
);

case_1_mul_10s_4s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
mul_10s_4s_10_1_1_U54(
    .din0(m90_fu_1159_p2),
    .din1(m85_reg_2904),
    .dout(m105_fu_1214_p2)
);

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U55(
    .din0(m81_reg_2937),
    .din1(trunc_ln336_1_reg_2973),
    .dout(m106_fu_1220_p2)
);

case_1_mul_4s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_4s_3s_6_1_1_U56(
    .din0(m85_reg_2904),
    .din1(m89_reg_2952),
    .dout(m107_fu_1230_p2)
);

case_1_mul_7s_2s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
mul_7s_2s_9_1_1_U57(
    .din0(m83_reg_2852),
    .din1(m75_reg_2922),
    .dout(m87_fu_1260_p2)
);

case_1_mul_9s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_9s_8s_11_1_1_U58(
    .din0(m86_reg_2984),
    .din1(m62_reg_2868),
    .dout(m88_fu_1272_p2)
);

case_1_mul_10s_7s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_10s_7s_14_1_1_U59(
    .din0(m77_reg_2927),
    .din1(m95_reg_2996),
    .dout(m99_fu_1288_p2)
);

case_1_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_12s_12s_24_1_1_U60(
    .din0(m100_reg_3014),
    .din1(m82_reg_2899),
    .dout(mul_ln331_fu_1300_p2)
);

case_1_mul_6s_5s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mul_6s_5s_6_1_1_U61(
    .din0(trunc_ln324_reg_3052),
    .din1(m94_fu_1356_p1),
    .dout(m94_fu_1356_p2)
);

case_1_mul_12s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_12s_6s_12_1_1_U62(
    .din0(trunc_ln332_reg_3057),
    .din1(m98_reg_3008),
    .dout(m102_fu_1364_p2)
);

case_1_mul_6s_5s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mul_6s_5s_6_1_1_U63(
    .din0(trunc_ln334_reg_3020),
    .din1(m104_fu_1369_p1),
    .dout(m104_fu_1369_p2)
);

case_1_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U64(
    .din0(trunc_ln341_reg_3067),
    .din1(m100_reg_3014),
    .dout(m111_fu_1374_p2)
);

case_1_mul_9s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_9s_6s_12_1_1_U65(
    .din0(m87_reg_3045),
    .din1(m93_reg_2989),
    .dout(m113_fu_1384_p2)
);

case_1_mul_5s_3s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
mul_5s_3s_5_1_1_U66(
    .din0(trunc_ln347_reg_3072),
    .din1(m97_reg_3003),
    .dout(m117_fu_1393_p2)
);

case_1_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U67(
    .din0(trunc_ln350_reg_3077),
    .din1(m93_reg_2989),
    .dout(m120_fu_1401_p2)
);

case_1_mul_6s_5s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mul_6s_5s_6_1_1_U68(
    .din0(m93_reg_2989),
    .din1(m117_fu_1393_p2),
    .dout(mul_ln370_fu_1418_p2)
);

case_1_mul_12s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_12s_6s_12_1_1_U69(
    .din0(m113_reg_3113),
    .din1(m94_reg_3087),
    .dout(m114_fu_1426_p2)
);

case_1_mul_12s_4s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
mul_12s_4s_13_1_1_U70(
    .din0(m111_reg_3106),
    .din1(m92_reg_2910),
    .dout(m116_fu_1437_p2)
);

case_1_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U71(
    .din0(m102_reg_3094),
    .din1(m113_reg_3113),
    .dout(mul_ln358_fu_1451_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U72(
    .din0(trunc_ln359_reg_3136),
    .din1(m104_reg_3100),
    .dout(m129_fu_1455_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U73(
    .din0(mul_ln370_reg_3141),
    .din1(m98_reg_3008),
    .dout(m140_fu_1471_p2)
);

case_1_mul_6s_5s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mul_6s_5s_9_1_1_U74(
    .din0(m94_reg_3087),
    .din1(m78_reg_2978),
    .dout(m103_fu_1486_p2)
);

case_1_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U75(
    .din0(trunc_ln353_reg_3146),
    .din1(m102_reg_3094),
    .dout(m119_fu_1512_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U76(
    .din0(m87_reg_3045),
    .din1(trunc_ln351_reg_3082),
    .dout(mul_ln351_fu_1516_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U77(
    .din0(trunc_ln354_reg_3151),
    .din1(trunc_ln354_1_reg_3040),
    .dout(m124_fu_1520_p2)
);

case_1_mul_12s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_12s_6s_12_1_1_U78(
    .din0(mul_ln358_reg_3156),
    .din1(m107_reg_3030),
    .dout(m128_fu_1527_p2)
);

case_1_mul_11s_7s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_11s_7s_11_1_1_U79(
    .din0(trunc_ln360_reg_3167),
    .din1(m130_fu_1535_p1),
    .dout(m130_fu_1535_p2)
);

case_1_mul_7s_7s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_7s_7s_11_1_1_U80(
    .din0(m131_fu_1543_p0),
    .din1(m106_reg_3025),
    .dout(m131_fu_1543_p2)
);

case_1_mul_12s_6s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mul_12s_6s_16_1_1_U81(
    .din0(m111_reg_3106),
    .din1(m104_reg_3100),
    .dout(m122_fu_1585_p2)
);

case_1_mul_12s_8s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_12s_8s_12_1_1_U82(
    .din0(m119_reg_3202),
    .din1(m120_reg_3126),
    .dout(m123_fu_1594_p2)
);

case_1_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U83(
    .din0(trunc_ln355_reg_3131),
    .din1(add_ln355_reg_3197),
    .dout(m125_fu_1599_p2)
);

case_1_mul_12s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_12s_6s_12_1_1_U84(
    .din0(m111_reg_3106),
    .din1(m124_reg_3213),
    .dout(m133_fu_1610_p2)
);

case_1_mul_12s_10s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 14 ))
mul_12s_10s_14_1_1_U85(
    .din0(m128_reg_3218),
    .din1(m110_reg_3192),
    .dout(m135_fu_1630_p2)
);

case_1_mul_10s_9s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mul_10s_9s_10_1_1_U86(
    .din0(trunc_ln366_reg_3172),
    .din1(m121_fu_1577_p2),
    .dout(m136_fu_1640_p2)
);

case_1_mul_11s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_11s_5s_12_1_1_U87(
    .din0(m131_reg_3223),
    .din1(m117_reg_3119),
    .dout(m139_fu_1651_p2)
);

case_1_mul_13s_9s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_13s_9s_13_1_1_U88(
    .din0(trunc_ln356_reg_3258),
    .din1(m103_reg_3187),
    .dout(m126_fu_1685_p2)
);

case_1_mul_11s_5s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
mul_11s_5s_11_1_1_U89(
    .din0(m125_reg_3253),
    .din1(m117_reg_3119),
    .dout(m132_fu_1693_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U90(
    .din0(trunc_ln383_reg_3228),
    .din1(m117_reg_3119),
    .dout(mul_ln383_fu_1698_p2)
);

case_1_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U91(
    .din0(mul_ln351_reg_3207),
    .din1(m144_fu_1709_p2),
    .dout(mul_ln376_fu_1718_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U92(
    .din0(mul_ln383_fu_1698_p2),
    .din1(mul_ln383_fu_1698_p2),
    .dout(m153_fu_1730_p2)
);

case_1_mul_13s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mul_13s_12s_13_1_1_U93(
    .din0(m126_reg_3308),
    .din1(m142_fu_1752_p1),
    .dout(m142_fu_1752_p2)
);

case_1_mul_9s_6s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_9s_6s_9_1_1_U94(
    .din0(trunc_ln375_reg_3288),
    .din1(m129_reg_3161),
    .dout(m145_fu_1760_p2)
);

case_1_mul_12s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mul_12s_12s_13_1_1_U95(
    .din0(m147_fu_1768_p0),
    .din1(m133_reg_3263),
    .dout(m147_fu_1768_p2)
);

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U96(
    .din0(trunc_ln379_reg_3328),
    .din1(trunc_ln379_1_reg_3298),
    .dout(m149_fu_1774_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U97(
    .din0(mul_ln376_reg_3323),
    .din1(trunc_ln380_reg_3243),
    .dout(mul_ln380_fu_1778_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U98(
    .din0(m160_fu_1810_p0),
    .din1(m160_fu_1810_p1),
    .dout(m160_fu_1810_p2)
);

case_1_mul_12s_11s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
mul_12s_11s_15_1_1_U99(
    .din0(m123_reg_3248),
    .din1(m132_reg_3313),
    .dout(m141_fu_1838_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U100(
    .din0(trunc_ln381_reg_3370),
    .din1(m145_reg_3348),
    .dout(m151_fu_1844_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U101(
    .din0(m154_fu_1862_p0),
    .din1(m154_fu_1862_p1),
    .dout(m154_fu_1862_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U102(
    .din0(m159_fu_1872_p0),
    .din1(mul_ln383_reg_3318),
    .dout(m159_fu_1872_p2)
);

case_1_mul_13s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_13s_7s_13_1_1_U103(
    .din0(m147_reg_3354),
    .din1(m149_reg_3359),
    .dout(m163_fu_1888_p2)
);

case_1_mul_8s_7s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mul_8s_7s_8_1_1_U104(
    .din0(trunc_ln400_reg_3400),
    .din1(m149_reg_3359),
    .dout(m170_fu_1896_p2)
);

case_1_mul_9s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_9s_9s_14_1_1_U105(
    .din0(m151_reg_3405),
    .din1(m145_reg_3348),
    .dout(m152_fu_1912_p2)
);

case_1_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U106(
    .din0(trunc_ln387_reg_3380),
    .din1(m154_reg_3410),
    .dout(m157_fu_1925_p2)
);

case_1_mul_10s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_10s_5s_10_1_1_U107(
    .din0(trunc_ln392_reg_3431),
    .din1(m159_reg_3420),
    .dout(m162_fu_1933_p2)
);

case_1_mul_11s_6s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_11s_6s_13_1_1_U108(
    .din0(grp_fu_2530_p3),
    .din1(m140_reg_3182),
    .dout(m165_fu_1944_p2)
);

case_1_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U109(
    .din0(m142_reg_3343),
    .din1(trunc_ln391_reg_3426),
    .dout(m161_fu_1996_p2)
);

case_1_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U110(
    .din0(trunc_ln401_reg_3467),
    .din1(trunc_ln401_1_reg_3338),
    .dout(m171_fu_2020_p2)
);

case_1_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U111(
    .din0(m162_reg_3451),
    .din1(trunc_ln402_reg_3472),
    .dout(m172_fu_2024_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U112(
    .din0(trunc_ln403_reg_3477),
    .din1(trunc_ln403_1_reg_3482),
    .dout(m173_fu_2028_p2)
);

case_1_mul_12s_8s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
mul_12s_8s_20_1_1_U113(
    .din0(m166_fu_2000_p2),
    .din1(m170_reg_3436),
    .dout(mul_ln412_fu_2054_p2)
);

case_1_mul_6s_4s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
mul_6s_4s_6_1_1_U114(
    .din0(m183_fu_2064_p0),
    .din1(m160_reg_3385),
    .dout(m183_fu_2064_p2)
);

case_1_mul_9s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_9s_9s_14_1_1_U115(
    .din0(m185_fu_2078_p0),
    .din1(m185_fu_2078_p1),
    .dout(m185_fu_2078_p2)
);

case_1_mul_12s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_12s_5s_13_1_1_U116(
    .din0(m156_reg_3492),
    .din1(m159_reg_3420),
    .dout(m164_fu_2131_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U117(
    .din0(trunc_ln404_1_reg_3513),
    .din1(trunc_ln404_reg_3508),
    .dout(mul_ln404_fu_2145_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U118(
    .din0(mul_ln404_fu_2145_p2),
    .din1(trunc_ln404_2_reg_3540),
    .dout(m174_fu_2149_p2)
);

case_1_mul_12s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_12s_9s_14_1_1_U119(
    .din0(m166_reg_3503),
    .din1(m173_reg_3534),
    .dout(mul_ln406_fu_2160_p2)
);

case_1_mul_6s_4s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
mul_6s_4s_6_1_1_U120(
    .din0(trunc_ln408_reg_3545),
    .din1(m178_fu_2179_p1),
    .dout(m178_fu_2179_p2)
);

case_1_mul_9s_6s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_9s_6s_9_1_1_U121(
    .din0(trunc_ln397_reg_3461),
    .din1(m171_reg_3523),
    .dout(m179_fu_2186_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U122(
    .din0(trunc_ln416_reg_3575),
    .din1(trunc_ln416_1_reg_3487),
    .dout(m186_fu_2199_p2)
);

case_1_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U123(
    .din0(trunc_ln418_reg_3570),
    .din1(trunc_ln418_1_reg_3580),
    .dout(m188_fu_2215_p2)
);

case_1_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U124(
    .din0(trunc_ln440_1_reg_3610),
    .din1(m210_fu_2265_p1),
    .dout(m210_fu_2265_p2)
);

case_1_mul_14s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mul_14s_13s_14_1_1_U125(
    .din0(mul_ln406_reg_3626),
    .din1(m161_reg_3498),
    .dout(m176_fu_2288_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U126(
    .din0(trunc_ln420_reg_3659),
    .din1(trunc_ln420_1_reg_3664),
    .dout(m190_fu_2293_p2)
);

case_1_mul_11s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_11s_9s_14_1_1_U127(
    .din0(m188_reg_3652),
    .din1(m193_fu_2303_p1),
    .dout(m193_fu_2303_p2)
);

case_1_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U128(
    .din0(trunc_ln426_reg_3595),
    .din1(m196_fu_2308_p1),
    .dout(m196_fu_2308_p2)
);

case_1_mul_13s_10s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
mul_13s_10s_15_1_1_U129(
    .din0(add_ln407_reg_3631),
    .din1(add_ln421_reg_3669),
    .dout(m199_fu_2315_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U130(
    .din0(trunc_ln389_reg_3415),
    .din1(trunc_ln435_reg_3684),
    .dout(mul_ln435_fu_2330_p2)
);

case_1_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U131(
    .din0(mul_ln435_fu_2330_p2),
    .din1(trunc_ln411_reg_3642),
    .dout(m205_fu_2334_p2)
);

case_1_mul_13s_11s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
mul_13s_11s_13_1_1_U132(
    .din0(trunc_ln439_reg_3605),
    .din1(m188_reg_3652),
    .dout(m209_fu_2346_p2)
);

case_1_mul_7s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_7s_5s_12_1_1_U133(
    .din0(mul_ln427_fu_2380_p0),
    .din1(m174_reg_3615),
    .dout(mul_ln427_fu_2380_p2)
);

case_1_mul_12s_10s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
mul_12s_10s_15_1_1_U134(
    .din0(m203_reg_3699),
    .din1(mul_ln434_fu_2404_p1),
    .dout(mul_ln434_fu_2404_p2)
);

case_1_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U135(
    .din0(m206_fu_2413_p0),
    .din1(trunc_ln436_reg_3600),
    .dout(m206_fu_2413_p2)
);

case_1_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U136(
    .din0(trunc_ln438_reg_3710),
    .din1(m194_reg_3674),
    .dout(m208_fu_2418_p2)
);

case_1_mul_7s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_7s_5s_10_1_1_U137(
    .din0(grp_fu_2538_p3),
    .din1(m174_reg_3615),
    .dout(m198_fu_2450_p2)
);

case_1_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U138(
    .din0(trunc_ln432_reg_3725),
    .din1(trunc_ln432_1_reg_3679),
    .dout(m202_fu_2456_p2)
);

case_1_mul_15s_14s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
mul_15s_14s_15_1_1_U139(
    .din0(mul_ln434_reg_3730),
    .din1(m185_reg_3565),
    .dout(m204_fu_2460_p2)
);

case_1_mul_7s_5s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_7s_5s_7_1_1_U140(
    .din0(trunc_ln442_reg_3735),
    .din1(m205_reg_3704),
    .dout(m212_fu_2468_p2)
);

case_1_mul_10s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_10s_5s_13_1_1_U141(
    .din0(m198_reg_3740),
    .din1(m205_reg_3704),
    .dout(m207_fu_2494_p2)
);

case_1_mac_muladd_10s_10s_10s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_10s_10s_10_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m33_reg_2606),
    .din1(grp_fu_2509_p1),
    .din2(m59_reg_2753),
    .ce(1'b1),
    .dout(grp_fu_2509_p3)
);

case_1_am_addmul_6ns_6ns_6s_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
am_addmul_6ns_6ns_6s_6_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln323_1_reg_2783),
    .din1(trunc_ln323_reg_2718),
    .din2(trunc_ln300_1_reg_2804),
    .ce(1'b1),
    .dout(grp_fu_2516_p3)
);

case_1_am_addmul_7ns_7ns_7s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
am_addmul_7ns_7ns_7s_7_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln373_reg_3177),
    .din1(grp_fu_2522_p1),
    .din2(grp_fu_2522_p2),
    .ce(1'b1),
    .dout(grp_fu_2522_p3)
);

case_1_am_addmul_11s_10s_11s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
am_addmul_11s_10s_11s_11_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln388_reg_3293),
    .din1(m136_reg_3273),
    .din2(trunc_ln388_1_reg_3303),
    .ce(1'b1),
    .dout(grp_fu_2530_p3)
);

case_1_mac_muladd_7s_6s_6s_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mac_muladd_7s_6s_6s_7_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln425_reg_3555),
    .din1(m178_fu_2179_p2),
    .din2(m171_reg_3523),
    .ce(1'b1),
    .dout(grp_fu_2538_p3)
);

case_1_am_addmul_11s_7s_9s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
am_addmul_11s_7s_9s_12_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m188_reg_3652),
    .din1(grp_fu_2546_p1),
    .din2(m197_fu_2386_p1),
    .ce(1'b1),
    .dout(grp_fu_2546_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln355_reg_3197 <= add_ln355_fu_1506_p2;
        m103_reg_3187 <= m103_fu_1486_p2;
        m110_reg_3192[9 : 1] <= m110_fu_1492_p3[9 : 1];
        m119_reg_3202 <= m119_fu_1512_p2;
        m124_reg_3213 <= m124_fu_1520_p2;
        m128_reg_3218 <= m128_fu_1527_p2;
        m131_reg_3223 <= m131_fu_1543_p2;
        mul_ln351_reg_3207 <= mul_ln351_fu_1516_p2;
        trunc_ln374_reg_3238 <= trunc_ln374_fu_1561_p1;
        trunc_ln380_reg_3243 <= trunc_ln380_fu_1565_p1;
        trunc_ln383_reg_3228 <= trunc_ln383_fu_1549_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln407_reg_3631 <= add_ln407_fu_2173_p2;
        add_ln421_reg_3669 <= add_ln421_fu_2234_p2;
        m174_reg_3615 <= m174_fu_2149_p2;
        m186_reg_3647 <= m186_fu_2199_p2;
        m188_reg_3652 <= m188_fu_2215_p2;
        m194_reg_3674 <= m194_fu_2247_p2;
        mul_ln406_reg_3626 <= mul_ln406_fu_2160_p2;
        sext_ln406_1_reg_3621 <= sext_ln406_1_fu_2157_p1;
        sext_ln425_reg_3636 <= sext_ln425_fu_2191_p1;
        trunc_ln411_reg_3642 <= trunc_ln411_fu_2195_p1;
        trunc_ln420_1_reg_3664 <= trunc_ln420_1_fu_2223_p1;
        trunc_ln420_reg_3659 <= trunc_ln420_fu_2219_p1;
        trunc_ln432_1_reg_3679 <= trunc_ln432_1_fu_2253_p1;
        trunc_ln435_reg_3684 <= trunc_ln435_fu_2257_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_reg_3590 <= empty_fu_2100_p1;
        m156_reg_3492 <= m156_fu_1991_p2;
        m161_reg_3498 <= m161_fu_1996_p2;
        m166_reg_3503 <= m166_fu_2000_p2;
        m171_reg_3523 <= m171_fu_2020_p2;
        m172_reg_3529 <= m172_fu_2024_p2;
        m173_reg_3534 <= m173_fu_2028_p2;
        m184_reg_3560 <= m184_fu_2070_p1;
        m185_reg_3565 <= m185_fu_2078_p2;
        sext_ln408_reg_3550 <= sext_ln408_fu_2040_p1;
        trunc_ln399_reg_3518 <= trunc_ln399_fu_2016_p1;
        trunc_ln404_1_reg_3513 <= trunc_ln404_1_fu_2012_p1;
        trunc_ln404_2_reg_3540 <= trunc_ln404_2_fu_2032_p1;
        trunc_ln404_reg_3508 <= trunc_ln404_fu_2008_p1;
        trunc_ln408_reg_3545 <= trunc_ln408_fu_2036_p1;
        trunc_ln416_reg_3575 <= trunc_ln416_fu_2088_p1;
        trunc_ln418_1_reg_3580 <= trunc_ln418_1_fu_2092_p1;
        trunc_ln418_reg_3570 <= trunc_ln418_fu_2084_p1;
        trunc_ln424_reg_3585 <= trunc_ln424_fu_2096_p1;
        trunc_ln425_reg_3555 <= trunc_ln425_fu_2043_p1;
        trunc_ln426_reg_3595 <= trunc_ln426_fu_2104_p1;
        trunc_ln436_reg_3600 <= trunc_ln436_fu_2108_p1;
        trunc_ln439_reg_3605 <= trunc_ln439_fu_2112_p1;
        trunc_ln440_1_reg_3610 <= trunc_ln440_1_fu_2116_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in27_reg_2596 <= in27_fu_519_p1;
        m31_reg_2601 <= m31_fu_531_p2;
        m33_reg_2606 <= m33_fu_549_p1;
        m39_reg_2616 <= m39_fu_560_p2;
        m43_reg_2627 <= m43_fu_570_p2;
        m51_reg_2632 <= m51_fu_574_p2;
        trunc_ln268_1_reg_2611 <= trunc_ln268_1_fu_553_p1;
        trunc_ln270_reg_2622 <= trunc_ln270_fu_566_p1;
        trunc_ln284_2_reg_2639 <= trunc_ln284_2_fu_578_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m100_reg_3014 <= m100_fu_1202_p2;
        m106_reg_3025 <= m106_fu_1220_p2;
        m107_reg_3030 <= m107_fu_1230_p2;
        m78_reg_2978 <= m78_fu_1151_p2;
        m86_reg_2984 <= m86_fu_1155_p2;
        m93_reg_2989 <= grp_fu_2516_p3;
        m95_reg_2996 <= m95_fu_1179_p2;
        m97_reg_3003 <= m97_fu_1185_p2;
        m98_reg_3008 <= m98_fu_1194_p2;
        trunc_ln334_reg_3020 <= trunc_ln334_fu_1207_p1;
        trunc_ln339_reg_3035 <= trunc_ln339_fu_1236_p1;
        trunc_ln354_1_reg_3040 <= trunc_ln354_1_fu_1240_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        m102_reg_3094 <= m102_fu_1364_p2;
        m104_reg_3100 <= m104_fu_1369_p2;
        m111_reg_3106 <= m111_fu_1374_p2;
        m113_reg_3113 <= m113_fu_1384_p2;
        m117_reg_3119 <= m117_fu_1393_p2;
        m120_reg_3126 <= m120_fu_1401_p2;
        m94_reg_3087 <= m94_fu_1356_p2;
        mul_ln370_reg_3141 <= mul_ln370_fu_1418_p2;
        trunc_ln355_reg_3131 <= trunc_ln355_fu_1406_p1;
        trunc_ln359_reg_3136 <= trunc_ln359_fu_1410_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        m109_reg_3062 <= m109_fu_1310_p2;
        m87_reg_3045 <= m87_fu_1260_p2;
        trunc_ln324_reg_3052 <= trunc_ln324_fu_1278_p1;
        trunc_ln332_reg_3057 <= trunc_ln332_fu_1306_p1;
        trunc_ln341_reg_3067 <= trunc_ln341_fu_1314_p1;
        trunc_ln347_reg_3072 <= trunc_ln347_fu_1331_p1;
        trunc_ln350_reg_3077 <= trunc_ln350_fu_1335_p1;
        trunc_ln351_reg_3082 <= trunc_ln351_fu_1339_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m123_reg_3248 <= m123_fu_1594_p2;
        m125_reg_3253 <= m125_fu_1599_p2;
        m133_reg_3263 <= m133_fu_1610_p2;
        m134_reg_3268 <= m134_fu_1618_p2;
        m136_reg_3273 <= m136_fu_1640_p2;
        m139_reg_3278 <= m139_fu_1651_p2;
        trunc_ln356_reg_3258 <= trunc_ln356_fu_1603_p1;
        trunc_ln374_1_reg_3283 <= trunc_ln374_1_fu_1657_p1;
        trunc_ln375_reg_3288 <= trunc_ln375_fu_1661_p1;
        trunc_ln379_1_reg_3298 <= trunc_ln379_1_fu_1669_p1;
        trunc_ln388_1_reg_3303 <= trunc_ln388_1_fu_1673_p1;
        trunc_ln388_reg_3293 <= trunc_ln388_fu_1665_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m126_reg_3308 <= m126_fu_1685_p2;
        m132_reg_3313 <= m132_fu_1693_p2;
        mul_ln376_reg_3323 <= mul_ln376_fu_1718_p2;
        mul_ln383_reg_3318 <= mul_ln383_fu_1698_p2;
        trunc_ln379_reg_3328 <= trunc_ln379_fu_1726_p1;
        trunc_ln384_reg_3333 <= trunc_ln384_fu_1736_p1;
        trunc_ln401_1_reg_3338 <= trunc_ln401_1_fu_1740_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        m129_reg_3161 <= m129_fu_1455_p2;
        m140_reg_3182 <= m140_fu_1471_p2;
        mul_ln358_reg_3156 <= mul_ln358_fu_1451_p2;
        trunc_ln353_reg_3146 <= trunc_ln353_fu_1443_p1;
        trunc_ln354_reg_3151 <= trunc_ln354_fu_1447_p1;
        trunc_ln360_reg_3167 <= trunc_ln360_fu_1459_p1;
        trunc_ln366_reg_3172 <= trunc_ln366_fu_1463_p1;
        trunc_ln373_reg_3177 <= trunc_ln373_fu_1467_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        m142_reg_3343 <= m142_fu_1752_p2;
        m145_reg_3348 <= m145_fu_1760_p2;
        m147_reg_3354 <= m147_fu_1768_p2;
        m149_reg_3359 <= m149_fu_1774_p2;
        m160_reg_3385 <= m160_fu_1810_p2;
        mul_ln380_reg_3365 <= mul_ln380_fu_1778_p2;
        trunc_ln381_reg_3370 <= trunc_ln381_fu_1782_p1;
        trunc_ln384_1_reg_3375 <= trunc_ln384_1_fu_1786_p1;
        trunc_ln387_reg_3380 <= trunc_ln387_fu_1790_p1;
        trunc_ln396_1_reg_3390 <= trunc_ln396_1_fu_1816_p1;
        trunc_ln397_1_reg_3395 <= trunc_ln397_1_fu_1820_p1;
        trunc_ln400_reg_3400 <= trunc_ln400_fu_1824_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        m151_reg_3405 <= m151_fu_1844_p2;
        m154_reg_3410 <= m154_fu_1862_p2;
        m159_reg_3420 <= m159_fu_1872_p2;
        m170_reg_3436 <= m170_fu_1896_p2;
        trunc_ln389_reg_3415 <= trunc_ln389_fu_1868_p1;
        trunc_ln391_reg_3426 <= trunc_ln391_fu_1877_p1;
        trunc_ln392_reg_3431 <= trunc_ln392_fu_1881_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m157_reg_3446 <= m157_fu_1925_p2;
        m162_reg_3451 <= m162_fu_1933_p2;
        trunc_ln386_reg_3441 <= trunc_ln386_fu_1918_p1;
        trunc_ln396_reg_3456 <= trunc_ln396_fu_1950_p1;
        trunc_ln397_reg_3461 <= trunc_ln397_fu_1954_p1;
        trunc_ln401_reg_3467 <= trunc_ln401_fu_1958_p1;
        trunc_ln402_reg_3472 <= trunc_ln402_fu_1962_p1;
        trunc_ln403_1_reg_3482 <= trunc_ln403_1_fu_1970_p1;
        trunc_ln403_reg_3477 <= trunc_ln403_fu_1966_p1;
        trunc_ln416_1_reg_3487 <= trunc_ln416_1_fu_1973_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        m196_reg_3694 <= m196_fu_2308_p2;
        m203_reg_3699 <= m203_fu_2325_p2;
        m205_reg_3704 <= m205_fu_2334_p2;
        sext_ln434_reg_3689 <= sext_ln434_fu_2297_p1;
        trunc_ln438_reg_3710 <= trunc_ln438_fu_2339_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m198_reg_3740 <= m198_fu_2450_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        m29_reg_2555 <= m29_fu_471_p2;
        trunc_ln263_1_reg_2565 <= trunc_ln263_1_fu_481_p1;
        trunc_ln263_reg_2560 <= trunc_ln263_fu_477_p1;
        trunc_ln273_reg_2571 <= trunc_ln273_fu_491_p1;
        trunc_ln277_reg_2576 <= trunc_ln277_fu_495_p1;
        trunc_ln281_1_reg_2586 <= trunc_ln281_1_fu_503_p1;
        trunc_ln281_reg_2581 <= trunc_ln281_fu_499_p1;
        trunc_ln284_3_reg_2591 <= trunc_ln284_3_fu_507_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m30_reg_2644 <= m30_fu_614_p2;
        m47_reg_2665 <= m47_fu_683_p1;
        mul_ln267_reg_2659 <= mul_ln267_fu_650_p2;
        mul_ln280_reg_2675 <= mul_ln280_fu_691_p2;
        mul_ln284_1_reg_2685 <= mul_ln284_1_fu_701_p2;
        mul_ln284_reg_2680 <= mul_ln284_fu_696_p2;
        mul_ln285_reg_2690 <= mul_ln285_fu_706_p2;
        trunc_ln262_1_reg_2649 <= trunc_ln262_1_fu_624_p1;
        trunc_ln264_reg_2654 <= trunc_ln264_fu_634_p1;
        trunc_ln288_reg_2695 <= trunc_ln288_fu_724_p1;
        trunc_ln292_reg_2701 <= trunc_ln292_fu_728_p1;
        trunc_ln294_reg_2708 <= trunc_ln294_fu_732_p1;
        trunc_ln296_1_reg_2713 <= trunc_ln296_1_fu_736_p1;
        trunc_ln303_reg_2723 <= trunc_ln303_fu_744_p1;
        trunc_ln323_reg_2718 <= trunc_ln323_fu_740_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        m46_reg_2728 <= m46_fu_783_p2;
        m54_reg_2733 <= m54_fu_806_p2;
        m55_reg_2738 <= m55_fu_814_p2;
        m57_reg_2743 <= m57_fu_822_p2;
        m59_reg_2753 <= m59_fu_835_p2;
        m64_reg_2768 <= m64_fu_854_p2;
        m69_reg_2799 <= m69_fu_884_p2;
        mul_ln296_reg_2778 <= mul_ln296_fu_867_p2;
        trunc_ln288_1_reg_2748 <= trunc_ln288_1_fu_828_p1;
        trunc_ln293_1_reg_2763 <= trunc_ln293_1_fu_850_p1;
        trunc_ln293_reg_2758 <= trunc_ln293_fu_846_p1;
        trunc_ln296_2_reg_2773 <= trunc_ln296_2_fu_863_p1;
        trunc_ln298_1_reg_2793 <= trunc_ln298_1_fu_880_p1;
        trunc_ln298_reg_2788 <= trunc_ln298_fu_876_p1;
        trunc_ln300_1_reg_2804 <= trunc_ln300_1_fu_888_p1;
        trunc_ln305_reg_2815 <= trunc_ln305_fu_896_p1;
        trunc_ln323_1_reg_2783 <= trunc_ln323_1_fu_872_p1;
        trunc_ln326_reg_2810 <= trunc_ln326_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        m58_reg_2820 <= m58_fu_910_p2;
        m63_reg_2825 <= m63_fu_917_p2;
        m66_reg_2831 <= m66_fu_921_p2;
        m70_reg_2836 <= m70_fu_933_p2;
        m83_reg_2852 <= m83_fu_963_p2;
        mul_ln312_reg_2847 <= mul_ln312_fu_957_p2;
        trunc_ln309_reg_2842 <= trunc_ln309_fu_950_p1;
        trunc_ln315_1_reg_2858 <= trunc_ln315_1_fu_968_p1;
        trunc_ln319_reg_2863 <= trunc_ln319_fu_972_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m62_reg_2868 <= m62_fu_981_p2;
        m72_reg_2873 <= m72_fu_988_p2;
        m74_reg_2879 <= grp_fu_2509_p3;
        m79_reg_2889 <= m79_fu_1000_p2;
        m82_reg_2899 <= m82_fu_1024_p2;
        m85_reg_2904 <= m85_fu_1032_p2;
        m92_reg_2910 <= m92_fu_1041_p2;
        trunc_ln308_reg_2884 <= trunc_ln308_fu_993_p1;
        trunc_ln327_reg_2917 <= trunc_ln327_fu_1047_p1;
        trunc_ln336_reg_2894 <= trunc_ln336_fu_1017_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        m75_reg_2922 <= m75_fu_1062_p2;
        m77_reg_2927 <= m77_fu_1069_p2;
        m81_reg_2937 <= m81_fu_1079_p2;
        m89_reg_2952 <= m89_fu_1107_p2;
        trunc_ln308_1_reg_2932 <= trunc_ln308_1_fu_1075_p1;
        trunc_ln316_1_reg_2947 <= trunc_ln316_1_fu_1099_p1;
        trunc_ln316_reg_2942 <= trunc_ln316_fu_1095_p1;
        trunc_ln320_reg_2958 <= trunc_ln320_fu_1112_p1;
        trunc_ln328_1_reg_2963 <= trunc_ln328_1_fu_1129_p1;
        trunc_ln330_reg_2968 <= trunc_ln330_fu_1133_p1;
        trunc_ln336_1_reg_2973 <= trunc_ln336_1_fu_1137_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        mul_ln434_reg_3730 <= mul_ln434_fu_2404_p2;
        trunc_ln432_reg_3725 <= trunc_ln432_fu_2397_p1;
        trunc_ln442_reg_3735 <= trunc_ln442_fu_2427_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_0_ap_vld = 1'b1;
    end else begin
        out_data_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_10_ap_vld = 1'b1;
    end else begin
        out_data_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        out_data_11_ap_vld = 1'b1;
    end else begin
        out_data_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_12_ap_vld = 1'b1;
    end else begin
        out_data_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_13_ap_vld = 1'b1;
    end else begin
        out_data_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        out_data_14_ap_vld = 1'b1;
    end else begin
        out_data_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out_data_15_ap_vld = 1'b1;
    end else begin
        out_data_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_16_ap_vld = 1'b1;
    end else begin
        out_data_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_17_ap_vld = 1'b1;
    end else begin
        out_data_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out_data_18_ap_vld = 1'b1;
    end else begin
        out_data_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_19_ap_vld = 1'b1;
    end else begin
        out_data_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_1_ap_vld = 1'b1;
    end else begin
        out_data_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_20_ap_vld = 1'b1;
    end else begin
        out_data_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_21_ap_vld = 1'b1;
    end else begin
        out_data_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out_data_22_ap_vld = 1'b1;
    end else begin
        out_data_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_23_ap_vld = 1'b1;
    end else begin
        out_data_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_24_ap_vld = 1'b1;
    end else begin
        out_data_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_25_ap_vld = 1'b1;
    end else begin
        out_data_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_data_26_ap_vld = 1'b1;
    end else begin
        out_data_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_27_ap_vld = 1'b1;
    end else begin
        out_data_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_28_ap_vld = 1'b1;
    end else begin
        out_data_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_29_ap_vld = 1'b1;
    end else begin
        out_data_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_2_ap_vld = 1'b1;
    end else begin
        out_data_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_30_ap_vld = 1'b1;
    end else begin
        out_data_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_3_ap_vld = 1'b1;
    end else begin
        out_data_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_4_ap_vld = 1'b1;
    end else begin
        out_data_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_5_ap_vld = 1'b1;
    end else begin
        out_data_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_6_ap_vld = 1'b1;
    end else begin
        out_data_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_7_ap_vld = 1'b1;
    end else begin
        out_data_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_8_ap_vld = 1'b1;
    end else begin
        out_data_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_9_ap_vld = 1'b1;
    end else begin
        out_data_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln326_fu_1119_p2 = ($signed(m51_reg_2632) + $signed(sext_ln326_fu_1116_p1));

assign add_ln355_fu_1506_p2 = ($signed(sext_ln342_fu_1499_p1) + $signed(sext_ln342_1_fu_1502_p1));

assign add_ln386_fu_1986_p2 = ($signed(trunc_ln386_reg_3441) + $signed(sext_ln386_fu_1982_p1));

assign add_ln407_fu_2173_p2 = ($signed(sext_ln407_1_fu_2169_p1) + $signed(sext_ln407_fu_2166_p1));

assign add_ln417_fu_2209_p2 = ($signed(sext_ln417_1_fu_2206_p1) + $signed(sext_ln417_fu_2203_p1));

assign add_ln421_fu_2234_p2 = ($signed(sext_ln421_1_fu_2230_p1) + $signed(sext_ln421_fu_2227_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_fu_2100_p1 = mul_ln412_fu_2054_p2[7:0];

assign factor_fu_2240_p3 = {{empty_reg_3590}, {1'd0}};

assign grp_fu_2509_p1 = mul_ln277_fu_677_p2[9:0];

assign grp_fu_2522_p1 = add_ln355_fu_1506_p2[6:0];

assign grp_fu_2522_p2 = m119_fu_1512_p2[6:0];

assign grp_fu_2546_p1 = sext_ln427_fu_2374_p1;

assign in12_fu_515_p1 = in_data_11[4:0];

assign in18_fu_582_p1 = in_data_17[6:0];

assign in20_fu_586_p1 = in_data_19[4:0];

assign in21_fu_590_p1 = in_data_20[4:0];

assign in23_fu_594_p1 = in_data_22[1:0];

assign in27_fu_519_p1 = in_data_26[8:0];

assign in9_fu_511_p1 = in_data_8[9:0];

assign m104_fu_1369_p1 = sext_ln324_fu_1353_p1;

assign m109_fu_1310_p2 = ($signed(m95_reg_2996) + $signed(trunc_ln339_reg_3035));

assign m110_fu_1492_p3 = {{m87_reg_3045}, {1'd0}};

assign m115_fu_1325_p2 = ($signed(sext_ln345_fu_1318_p1) + $signed(sext_ln345_1_fu_1322_p1));

assign m121_cast_fu_1702_p3 = {{trunc_ln374_reg_3238}, {1'd0}};

assign m121_fu_1577_p2 = mul_ln351_reg_3207 << 9'd1;

assign m130_fu_1535_p1 = sext_ln360_fu_1532_p1;

assign m131_fu_1543_p0 = sext_ln360_fu_1532_p1;

assign m134_fu_1618_p2 = ($signed(m133_fu_1610_p2) + $signed(sext_ln364_fu_1615_p1));

assign m142_fu_1752_p1 = sext_ln391_fu_1749_p1;

assign m144_fu_1709_p2 = (trunc_ln374_1_reg_3283 + m121_cast_fu_1702_p3);

assign m147_fu_1768_p0 = sext_ln391_fu_1749_p1;

assign m150_fu_1977_p2 = mul_ln380_reg_3365 << 9'd1;

assign m154_fu_1862_p0 = {{trunc_ln384_1_reg_3375}, {1'd0}};

assign m154_fu_1862_p1 = {{trunc_ln384_reg_3333}, {1'd0}};

assign m156_fu_1991_p2 = (add_ln386_fu_1986_p2 + m139_reg_3278);

assign m159_fu_1872_p0 = m154_fu_1862_p2[4:0];

assign m160_fu_1810_p0 = {{trunc_ln390_1_fu_1798_p1}, {1'd0}};

assign m160_fu_1810_p1 = m145_fu_1760_p2[3:0];

assign m166_fu_2000_p2 = (trunc_ln396_reg_3456 + trunc_ln396_1_reg_3390);

assign m167_fu_2004_p2 = ($signed(trunc_ln397_1_reg_3395) + $signed(trunc_ln397_reg_3461));

assign m169_fu_2137_p2 = ($signed(m156_reg_3492) + $signed(trunc_ln399_reg_3518));

assign m178_fu_2179_p1 = sext_ln408_reg_3550;

assign m183_fu_2064_p0 = m167_fu_2004_p2[5:0];

assign m184_fu_2070_p1 = mul_ln412_fu_2054_p2[6:0];

assign m185_fu_2078_p0 = sext_ln415_fu_2074_p1;

assign m185_fu_2078_p1 = sext_ln415_fu_2074_p1;

assign m193_fu_2303_p1 = sext_ln406_1_reg_3621;

assign m194_fu_2247_p2 = (factor_fu_2240_p3 + trunc_ln213_fu_2141_p1);

assign m196_fu_2308_p1 = sext_ln425_reg_3636;

assign m197_fu_2386_p1 = mul_ln427_fu_2380_p2[8:0];

assign m203_fu_2325_p2 = (trunc_ln433_fu_2321_p1 + trunc_ln424_reg_3585);

assign m206_fu_2413_p0 = mul_ln427_fu_2380_p2[3:0];

assign m210_fu_2265_p1 = m194_fu_2247_p2[6:0];

assign m211_fu_2422_p2 = (m208_fu_2418_p2 + m186_reg_3647);

assign m29_fu_471_p0 = in_data_25[6:0];

assign m29_fu_471_p1 = in_data_9[6:0];

assign m30_fu_614_p0 = in_data_21[7:0];

assign m32_fu_628_p0 = in_data_20[2:0];

assign m32_fu_628_p1 = in_data_18[2:0];

assign m33_fu_549_p1 = mul_ln263_fu_543_p2[9:0];

assign m38_fu_756_p2 = (trunc_ln268_fu_752_p1 + trunc_ln268_1_reg_2611);

assign m39_fu_560_p0 = in_data_26[8:0];

assign m45_fu_773_p2 = ($signed(m43_reg_2627) + $signed(sext_ln275_fu_770_p1));

assign m47_fu_683_p1 = mul_ln277_fu_677_p2[11:0];

assign m53_fu_800_p0 = m45_fu_773_p2[3:0];

assign m55_fu_814_p1 = m54_fu_806_p2[3:0];

assign m57_fu_822_p0 = sext_ln275_fu_770_p1;

assign m64_fu_854_p2 = (m50_fu_788_p2 + trunc_ln294_reg_2708);

assign m68_fu_925_p2 = ($signed(trunc_ln298_reg_2788) + $signed(trunc_ln298_1_reg_2793));

assign m70_fu_933_p0 = m68_fu_925_p2[5:0];

assign m89_fu_1107_p2 = (trunc_ln319_1_fu_1103_p1 + trunc_ln319_reg_2863);

assign m90_fu_1159_p2 = ($signed(trunc_ln320_reg_2958) + $signed(m74_reg_2879));

assign m92_fu_1041_p0 = m72_fu_988_p2[3:0];

assign m94_fu_1356_p1 = sext_ln324_fu_1353_p1;

assign m95_fu_1179_p0 = m90_fu_1159_p2[6:0];

assign m96_fu_1124_p2 = (add_ln326_fu_1119_p2 + trunc_ln326_reg_2810);

assign m97_fu_1185_p2 = ($signed(trunc_ln327_reg_2917) + $signed(trunc_ln321_fu_1163_p1));

assign m98_fu_1194_p2 = (trunc_ln328_fu_1190_p1 + trunc_ln328_1_reg_2963);

assign mul_ln263_fu_543_p0 = mul_ln263_fu_543_p00;

assign mul_ln263_fu_543_p00 = $unsigned(trunc_ln263_1_reg_2565);

assign mul_ln263_fu_543_p1 = mul_ln263_fu_543_p10;

assign mul_ln263_fu_543_p10 = trunc_ln263_reg_2560;

assign mul_ln267_fu_650_p0 = m30_fu_614_p2[3:0];

assign mul_ln267_fu_650_p1 = sext_ln265_fu_642_p1;

assign mul_ln277_fu_677_p0 = mul_ln277_fu_677_p00;

assign mul_ln277_fu_677_p00 = trunc_ln277_reg_2576;

assign mul_ln284_1_fu_701_p0 = in_data_15[5:0];

assign mul_ln284_fu_696_p0 = in_data_7[5:0];

assign mul_ln285_fu_706_p0 = sext_ln265_fu_642_p1;

assign mul_ln296_fu_867_p1 = m57_fu_822_p2[3:0];

assign mul_ln427_fu_2380_p0 = sext_ln427_fu_2374_p1;

assign mul_ln434_fu_2404_p1 = sext_ln434_reg_3689;

assign out_data_0 = $signed(m40_fu_765_p2);

assign out_data_1 = $signed(m53_fu_800_p2);

assign out_data_10 = $signed(m115_fu_1325_p2);

assign out_data_11 = $signed(m130_fu_1535_p2);

assign out_data_12 = $signed(m135_fu_1630_p2);

assign out_data_13 = $signed(grp_fu_2522_p3);

assign out_data_14 = $signed(m153_fu_1730_p2);

assign out_data_15 = $signed(m163_fu_1888_p2);

assign out_data_16 = $signed(m164_fu_2131_p2);

assign out_data_17 = $signed(m176_fu_2288_p2);

assign out_data_18 = $signed(m183_fu_2064_p2);

assign out_data_19 = $signed(add_ln417_fu_2209_p2);

assign out_data_2 = $signed(m46_fu_783_p2);

assign out_data_20 = $signed(m190_fu_2293_p2);

assign out_data_21 = $signed(m199_fu_2315_p2);

assign out_data_22 = $signed(grp_fu_2546_p3);

assign out_data_23 = $signed(m202_fu_2456_p2);

assign out_data_24 = $signed(m204_fu_2460_p2);

assign out_data_25 = $signed(m206_fu_2413_p2);

assign out_data_26 = $signed(m207_fu_2494_p2);

assign out_data_27 = $signed(m209_fu_2346_p2);

assign out_data_28 = $signed(m210_fu_2265_p2);

assign out_data_29 = $signed(m211_fu_2422_p2);

assign out_data_3 = $signed(m73_fu_1057_p2);

assign out_data_30 = $signed(m212_fu_2468_p2);

assign out_data_4 = $signed(m76_fu_944_p2);

assign out_data_5 = $signed(m88_fu_1272_p2);

assign out_data_6 = $signed(m91_fu_1167_p2);

assign out_data_7 = $signed(m96_fu_1124_p2);

assign out_data_8 = $signed(m105_fu_1214_p2);

assign out_data_9 = $signed(m114_fu_1426_p2);

assign sext_ln265_fu_642_p1 = $signed(m32_fu_628_p2);

assign sext_ln275_fu_770_p1 = m39_reg_2616;

assign sext_ln324_fu_1353_p1 = m78_reg_2978;

assign sext_ln326_fu_1116_p1 = m92_reg_2910;

assign sext_ln342_1_fu_1502_p1 = m110_fu_1492_p3;

assign sext_ln342_fu_1499_p1 = m94_reg_3087;

assign sext_ln345_1_fu_1322_p1 = m95_reg_2996;

assign sext_ln345_fu_1318_p1 = m99_fu_1288_p2;

assign sext_ln360_fu_1532_p1 = $signed(m109_reg_3062);

assign sext_ln364_fu_1615_p1 = m129_reg_3161;

assign sext_ln386_fu_1982_p1 = $signed(m150_fu_1977_p2);

assign sext_ln391_fu_1749_p1 = m134_reg_3268;

assign sext_ln406_1_fu_2157_p1 = m173_reg_3534;

assign sext_ln407_1_fu_2169_p1 = m169_fu_2137_p2;

assign sext_ln407_fu_2166_p1 = $signed(m157_reg_3446);

assign sext_ln408_fu_2040_p1 = m160_reg_3385;

assign sext_ln415_fu_2074_p1 = m167_fu_2004_p2;

assign sext_ln417_1_fu_2206_p1 = m172_reg_3529;

assign sext_ln417_fu_2203_p1 = $signed(m184_reg_3560);

assign sext_ln421_1_fu_2230_p1 = $signed(m179_fu_2186_p2);

assign sext_ln421_fu_2227_p1 = m173_reg_3534;

assign sext_ln425_fu_2191_p1 = m178_fu_2179_p2;

assign sext_ln427_fu_2374_p1 = $signed(m196_reg_3694);

assign sext_ln434_fu_2297_p1 = add_ln421_reg_3669;

assign trunc_ln213_fu_2141_p1 = m169_fu_2137_p2[8:0];

assign trunc_ln262_1_fu_624_p1 = in_data_20[2:0];

assign trunc_ln263_1_fu_481_p1 = in_data_25[9:0];

assign trunc_ln263_fu_477_p0 = in_data_24;

assign trunc_ln263_fu_477_p1 = trunc_ln263_fu_477_p0[9:0];

assign trunc_ln264_fu_634_p1 = m30_fu_614_p2[2:0];

assign trunc_ln268_1_fu_553_p1 = in_data_11[2:0];

assign trunc_ln268_fu_752_p1 = m37_fu_748_p2[2:0];

assign trunc_ln270_fu_566_p1 = mul_ln263_fu_543_p2[6:0];

assign trunc_ln273_fu_491_p1 = m41_fu_485_p2[9:0];

assign trunc_ln277_fu_495_p1 = in_data_25[11:0];

assign trunc_ln281_1_fu_503_p1 = m41_fu_485_p2[8:0];

assign trunc_ln281_fu_499_p1 = in_data_25[8:0];

assign trunc_ln284_2_fu_578_p1 = m43_fu_570_p2[5:0];

assign trunc_ln284_3_fu_507_p1 = m29_fu_471_p2[5:0];

assign trunc_ln288_1_fu_828_p1 = m57_fu_822_p2[7:0];

assign trunc_ln288_fu_724_p1 = m42_fu_660_p2[7:0];

assign trunc_ln292_fu_728_p1 = m56_fu_718_p2[7:0];

assign trunc_ln293_1_fu_850_p1 = m38_fu_756_p2[1:0];

assign trunc_ln293_fu_846_p1 = m40_fu_765_p2[1:0];

assign trunc_ln294_fu_732_p1 = m42_fu_660_p2[8:0];

assign trunc_ln296_1_fu_736_p1 = m42_fu_660_p2[3:0];

assign trunc_ln296_2_fu_863_p1 = m50_fu_788_p2[3:0];

assign trunc_ln298_1_fu_880_p1 = m64_fu_854_p2[6:0];

assign trunc_ln298_fu_876_p1 = m45_fu_773_p2[6:0];

assign trunc_ln300_1_fu_888_p1 = m69_fu_884_p2[5:0];

assign trunc_ln303_fu_744_p1 = m56_fu_718_p2[13:0];

assign trunc_ln305_fu_896_p1 = m69_fu_884_p2[1:0];

assign trunc_ln308_1_fu_1075_p1 = m77_fu_1069_p2[4:0];

assign trunc_ln308_fu_993_p1 = m62_fu_981_p2[4:0];

assign trunc_ln309_fu_950_p1 = m58_fu_910_p2[6:0];

assign trunc_ln315_1_fu_968_p1 = m70_fu_933_p2[3:0];

assign trunc_ln315_fu_1029_p1 = grp_fu_2509_p3[3:0];

assign trunc_ln316_1_fu_1099_p1 = m84_fu_1089_p2[8:0];

assign trunc_ln316_fu_1095_p1 = m77_fu_1069_p2[8:0];

assign trunc_ln319_1_fu_1103_p1 = m81_fu_1079_p2[2:0];

assign trunc_ln319_fu_972_p1 = m66_fu_921_p2[2:0];

assign trunc_ln320_fu_1112_p1 = m84_fu_1089_p2[9:0];

assign trunc_ln321_fu_1163_p1 = m78_fu_1151_p2[2:0];

assign trunc_ln323_1_fu_872_p1 = m59_fu_835_p2[5:0];

assign trunc_ln323_fu_740_p1 = mul_ln277_fu_677_p2[5:0];

assign trunc_ln324_fu_1278_p1 = m87_fu_1260_p2[5:0];

assign trunc_ln326_fu_892_p1 = m45_fu_773_p2[8:0];

assign trunc_ln327_fu_1047_p1 = m80_fu_1011_p2[2:0];

assign trunc_ln328_1_fu_1129_p1 = m77_fu_1069_p2[5:0];

assign trunc_ln328_fu_1190_p1 = m86_fu_1155_p2[5:0];

assign trunc_ln330_fu_1133_p1 = m84_fu_1089_p2[11:0];

assign trunc_ln332_fu_1306_p1 = m99_fu_1288_p2[11:0];

assign trunc_ln334_fu_1207_p1 = m90_fu_1159_p2[5:0];

assign trunc_ln336_1_fu_1137_p1 = m84_fu_1089_p2[6:0];

assign trunc_ln336_fu_1017_p1 = m80_fu_1011_p2[6:0];

assign trunc_ln339_fu_1236_p1 = m86_fu_1155_p2[6:0];

assign trunc_ln341_fu_1314_p1 = mul_ln331_fu_1300_p2[11:0];

assign trunc_ln347_fu_1331_p1 = mul_ln331_fu_1300_p2[4:0];

assign trunc_ln350_fu_1335_p1 = mul_ln331_fu_1300_p2[7:0];

assign trunc_ln351_fu_1339_p1 = mul_ln331_fu_1300_p2[8:0];

assign trunc_ln353_fu_1443_p1 = m116_fu_1437_p2[11:0];

assign trunc_ln354_1_fu_1240_p1 = m106_fu_1220_p2[5:0];

assign trunc_ln354_fu_1447_p1 = m116_fu_1437_p2[5:0];

assign trunc_ln355_fu_1406_p1 = m102_fu_1364_p2[10:0];

assign trunc_ln356_fu_1603_p1 = m122_fu_1585_p2[12:0];

assign trunc_ln359_fu_1410_p1 = m102_fu_1364_p2[5:0];

assign trunc_ln360_fu_1459_p1 = mul_ln358_fu_1451_p2[10:0];

assign trunc_ln366_fu_1463_p1 = mul_ln358_fu_1451_p2[9:0];

assign trunc_ln373_fu_1467_p1 = mul_ln358_fu_1451_p2[6:0];

assign trunc_ln374_1_fu_1657_p1 = m134_fu_1618_p2[6:0];

assign trunc_ln374_fu_1561_p1 = mul_ln351_fu_1516_p2[5:0];

assign trunc_ln375_fu_1661_p1 = m125_fu_1599_p2[8:0];

assign trunc_ln379_1_fu_1669_p1 = m122_fu_1585_p2[6:0];

assign trunc_ln379_fu_1726_p1 = m132_fu_1693_p2[6:0];

assign trunc_ln380_fu_1565_p1 = m131_fu_1543_p2[8:0];

assign trunc_ln381_fu_1782_p1 = m142_fu_1752_p2[8:0];

assign trunc_ln383_fu_1549_p1 = m119_fu_1512_p2[4:0];

assign trunc_ln384_1_fu_1786_p1 = mul_ln380_fu_1778_p2[4:0];

assign trunc_ln384_fu_1736_p1 = mul_ln376_fu_1718_p2[4:0];

assign trunc_ln386_fu_1918_p1 = m152_fu_1912_p2[11:0];

assign trunc_ln387_fu_1790_p1 = m142_fu_1752_p2[7:0];

assign trunc_ln388_1_fu_1673_p1 = m134_fu_1618_p2[10:0];

assign trunc_ln388_fu_1665_p1 = m139_fu_1651_p2[10:0];

assign trunc_ln389_fu_1868_p1 = m154_fu_1862_p2[4:0];

assign trunc_ln390_1_fu_1798_p1 = mul_ln380_fu_1778_p2[2:0];

assign trunc_ln391_fu_1877_p1 = m141_fu_1838_p2[12:0];

assign trunc_ln392_fu_1881_p1 = m141_fu_1838_p2[9:0];

assign trunc_ln396_1_fu_1816_p1 = m142_fu_1752_p2[11:0];

assign trunc_ln396_fu_1950_p1 = m165_fu_1944_p2[11:0];

assign trunc_ln397_1_fu_1820_p1 = m147_fu_1768_p2[8:0];

assign trunc_ln397_fu_1954_p1 = m162_fu_1933_p2[8:0];

assign trunc_ln399_fu_2016_p1 = m161_fu_1996_p2[11:0];

assign trunc_ln400_fu_1824_p1 = m145_fu_1760_p2[7:0];

assign trunc_ln401_1_fu_1740_p1 = m144_fu_1709_p2[5:0];

assign trunc_ln401_fu_1958_p1 = m165_fu_1944_p2[5:0];

assign trunc_ln402_fu_1962_p1 = m152_fu_1912_p2[9:0];

assign trunc_ln403_1_fu_1970_p1 = grp_fu_2530_p3[8:0];

assign trunc_ln403_fu_1966_p1 = m152_fu_1912_p2[8:0];

assign trunc_ln404_1_fu_2012_p1 = m161_fu_1996_p2[4:0];

assign trunc_ln404_2_fu_2032_p1 = m171_fu_2020_p2[4:0];

assign trunc_ln404_fu_2008_p1 = m156_fu_1991_p2[4:0];

assign trunc_ln408_fu_2036_p1 = m172_fu_2024_p2[5:0];

assign trunc_ln411_fu_2195_p1 = add_ln407_fu_2173_p2[4:0];

assign trunc_ln416_1_fu_1973_p1 = m165_fu_1944_p2[8:0];

assign trunc_ln416_fu_2088_p1 = m185_fu_2078_p2[8:0];

assign trunc_ln418_1_fu_2092_p1 = m161_fu_1996_p2[10:0];

assign trunc_ln418_fu_2084_p1 = m185_fu_2078_p2[10:0];

assign trunc_ln420_1_fu_2223_p1 = m174_fu_2149_p2[3:0];

assign trunc_ln420_fu_2219_p1 = m186_fu_2199_p2[3:0];

assign trunc_ln424_fu_2096_p1 = mul_ln412_fu_2054_p2[11:0];

assign trunc_ln425_fu_2043_p1 = m167_fu_2004_p2[6:0];

assign trunc_ln426_fu_2104_p1 = m172_fu_2024_p2[6:0];

assign trunc_ln432_1_fu_2253_p1 = m188_fu_2215_p2[7:0];

assign trunc_ln432_fu_2397_p1 = mul_ln427_fu_2380_p2[7:0];

assign trunc_ln433_fu_2321_p1 = m193_fu_2303_p2[11:0];

assign trunc_ln435_fu_2257_p1 = m186_fu_2199_p2[4:0];

assign trunc_ln436_fu_2108_p1 = mul_ln412_fu_2054_p2[3:0];

assign trunc_ln438_fu_2339_p1 = m193_fu_2303_p2[8:0];

assign trunc_ln439_fu_2112_p1 = m185_fu_2078_p2[12:0];

assign trunc_ln440_1_fu_2116_p1 = m185_fu_2078_p2[6:0];

assign trunc_ln442_fu_2427_p1 = m208_fu_2418_p2[6:0];

always @ (posedge ap_clk) begin
    m110_reg_3192[0] <= 1'b0;
end

endmodule //case_1
