verilog xil_defaultlib --include "/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/AXIvideo2Mat.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Block_proc.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w10_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w11_d3_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Mat2AXIvideo.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linear.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linearbkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linearcud.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_mul_mug8j.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_sdiv_4dEe.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_sdiv_4eOg.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_udiv_2fYi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/start_for_Mat2AXIhbi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/start_for_Resize_U0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage.v" \
"../../../bd/design_1/ip/design_1_scaleImage_0_1/sim/design_1_scaleImage_0_1.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/AXIvideo2Mat.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Block_proc.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/CvtColor.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v" \
"../../../bd/design_1/ip/design_1_gray2rgb_0_0_1/sim/design_1_gray2rgb_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/47f5/hdl/verilog/axistream2axivideo.v" \
"../../../bd/design_1/ip/design_1_axistream2axivideo_0_0/sim/design_1_axistream2axivideo_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtebkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtehbi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filteibs.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtejbC.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filter_AXILiteS_s_axi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filter.v" \
"../../../bd/design_1/ip/design_1_convolution_filter_0_2/sim/design_1_convolution_filter_0_2.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d250/hdl/verilog/ov7670_interface.v" \
"../../../bd/design_1/ip/design_1_ov7670_interface_0_0/sim/design_1_ov7670_interface_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/e99f/hdl/verilog/LF_valid_to_AXIS.v" \
"../../../bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/sim/design_1_LF_valid_to_AXIS_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c593/hdl/verilog/ov7670_LUMA_CHROMA.v" \
"../../../bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/sim/design_1_ov7670_LUMA_CHROMA_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
