/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1078" *)
module adder_tree_4bit_to_10bit(sign_weight, \in_0[0] , \in_0[1] , \in_0[2] , \in_0[3] , \in_1[0] , \in_1[1] , \in_1[2] , \in_1[3] , \in_2[0] , \in_2[1] , \in_2[2] , \in_2[3] , \in_3[0] , \in_3[1] , \in_3[2] , \in_3[3] , \in_4[0] , \in_4[1] , \in_4[2] , \in_4[3] , \in_5[0] , \in_5[1] , \in_5[2] , \in_5[3] , \in_6[0] , \in_6[1] , \in_6[2] , \in_6[3] , \in_7[0] , \in_7[1] , \in_7[2] , \in_7[3] , \in_8[0] , \in_8[1] , \in_8[2] , \in_8[3] , \in_9[0] , \in_9[1] , \in_9[2] , \in_9[3] , \in_10[0] , \in_10[1] , \in_10[2] , \in_10[3] , \in_11[0] , \in_11[1] , \in_11[2] , \in_11[3] , \in_12[0] , \in_12[1] , \in_12[2] , \in_12[3] , \in_13[0] , \in_13[1] , \in_13[2] , \in_13[3] , \in_14[0] , \in_14[1] , \in_14[2] , \in_14[3] , \in_15[0] , \in_15[1] , \in_15[2] , \in_15[3] , \in_16[0] , \in_16[1] , \in_16[2] , \in_16[3] , \in_17[0] , \in_17[1] , \in_17[2] , \in_17[3] , \in_18[0] , \in_18[1] , \in_18[2] , \in_18[3] , \in_19[0] , \in_19[1] , \in_19[2] , \in_19[3] , \in_20[0] , \in_20[1] , \in_20[2] , \in_20[3] , \in_21[0] , \in_21[1] , \in_21[2] , \in_21[3] , \in_22[0] , \in_22[1] , \in_22[2] , \in_22[3] , \in_23[0] , \in_23[1] , \in_23[2] , \in_23[3] , \in_24[0] , \in_24[1] , \in_24[2] , \in_24[3] , \in_25[0] , \in_25[1] , \in_25[2] , \in_25[3] , \in_26[0] , \in_26[1] , \in_26[2] , \in_26[3] , \in_27[0] , \in_27[1] , \in_27[2] , \in_27[3] , \in_28[0] , \in_28[1] , \in_28[2] , \in_28[3] , \in_29[0] , \in_29[1] , \in_29[2] , \in_29[3] , \in_30[0] , \in_30[1] , \in_30[2] , \in_30[3] , \in_31[0] , \in_31[1] , \in_31[2] , \in_31[3] , \in_32[0] , \in_32[1] , \in_32[2] , \in_32[3] , \in_33[0] , \in_33[1] , \in_33[2] , \in_33[3] , \in_34[0] , \in_34[1] , \in_34[2] , \in_34[3] , \in_35[0] , \in_35[1] , \in_35[2] , \in_35[3] , \in_36[0] , \in_36[1] , \in_36[2] , \in_36[3] , \in_37[0] , \in_37[1] , \in_37[2] , \in_37[3] , \in_38[0] , \in_38[1] , \in_38[2] , \in_38[3] , \in_39[0] , \in_39[1] , \in_39[2] , \in_39[3] , \in_40[0] , \in_40[1] , \in_40[2] , \in_40[3] , \in_41[0] , \in_41[1] , \in_41[2] , \in_41[3] , \in_42[0] , \in_42[1] , \in_42[2] , \in_42[3] , \in_43[0] , \in_43[1] , \in_43[2] , \in_43[3] , \in_44[0] , \in_44[1] , \in_44[2] , \in_44[3] , \in_45[0] , \in_45[1] , \in_45[2] , \in_45[3] , \in_46[0] , \in_46[1] , \in_46[2] , \in_46[3] , \in_47[0] , \in_47[1] , \in_47[2] , \in_47[3] , \in_48[0] , \in_48[1] , \in_48[2] , \in_48[3] , \in_49[0] , \in_49[1] , \in_49[2] , \in_49[3] , \in_50[0] , \in_50[1] , \in_50[2] , \in_50[3] , \in_51[0] , \in_51[1] , \in_51[2] , \in_51[3] , \in_52[0] , \in_52[1] , \in_52[2] , \in_52[3] , \in_53[0] , \in_53[1] , \in_53[2] , \in_53[3] , \in_54[0] , \in_54[1] , \in_54[2] , \in_54[3] , \in_55[0] , \in_55[1] , \in_55[2] , \in_55[3] , \in_56[0] , \in_56[1] , \in_56[2] , \in_56[3] , \in_57[0] , \in_57[1] , \in_57[2] , \in_57[3] , \in_58[0] , \in_58[1] , \in_58[2] , \in_58[3] , \in_59[0] , \in_59[1] , \in_59[2] , \in_59[3] , \in_60[0] , \in_60[1] , \in_60[2] , \in_60[3] , \in_61[0] , \in_61[1] , \in_61[2] , \in_61[3] , \in_62[0] , \in_62[1] , \in_62[2] , \in_62[3] , \in_63[0] , \in_63[1] , \in_63[2] , \in_63[3] , \out[0] , \out[1] , \out[2] , \out[3] , \out[4] , \out[5] , \out[6] , \out[7] , \out[8] , \out[9] );
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_0.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_0.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_0.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_0.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_0.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_0.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_0.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_0.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_0.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_0.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_0.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_0.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_0.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_0.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_0.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_0.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_0.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_0.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_1.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_1.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_1.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_1.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_1.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_1.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_1.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_1.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_1.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_1.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_1.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_1.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_1.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_1.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_1.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_1.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_1.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_1.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_10.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_10.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_10.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_10.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_10.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_10.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_10.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_10.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_10.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_10.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_10.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_10.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_10.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_10.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_10.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_10.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_10.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_10.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_11.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_11.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_11.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_11.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_11.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_11.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_11.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_11.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_11.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_11.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_11.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_11.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_11.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_11.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_11.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_11.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_11.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_11.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_12.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_12.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_12.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_12.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_12.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_12.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_12.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_12.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_12.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_12.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_12.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_12.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_12.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_12.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_12.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_12.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_12.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_12.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_13.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_13.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_13.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_13.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_13.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_13.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_13.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_13.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_13.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_13.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_13.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_13.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_13.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_13.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_13.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_13.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_13.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_13.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_14.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_14.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_14.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_14.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_14.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_14.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_14.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_14.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_14.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_14.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_14.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_14.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_14.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_14.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_14.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_14.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_14.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_14.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_15.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_15.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_15.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_15.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_15.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_15.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_15.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_15.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_15.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_15.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_15.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_15.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_15.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_15.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_15.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_15.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_15.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_15.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_16.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_16.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_16.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_16.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_16.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_16.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_16.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_16.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_16.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_16.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_16.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_16.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_16.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_16.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_16.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_16.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_16.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_16.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_17.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_17.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_17.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_17.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_17.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_17.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_17.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_17.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_17.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_17.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_17.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_17.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_17.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_17.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_17.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_17.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_17.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_17.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_18.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_18.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_18.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_18.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_18.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_18.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_18.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_18.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_18.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_18.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_18.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_18.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_18.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_18.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_18.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_18.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_18.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_18.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_19.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_19.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_19.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_19.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_19.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_19.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_19.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_19.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_19.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_19.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_19.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_19.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_19.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_19.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_19.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_19.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_19.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_19.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_2.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_2.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_2.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_2.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_2.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_2.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_2.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_2.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_2.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_2.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_2.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_2.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_2.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_2.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_2.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_2.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_2.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_2.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_20.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_20.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_20.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_20.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_20.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_20.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_20.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_20.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_20.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_20.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_20.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_20.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_20.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_20.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_20.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_20.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_20.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_20.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_21.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_21.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_21.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_21.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_21.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_21.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_21.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_21.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_21.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_21.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_21.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_21.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_21.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_21.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_21.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_21.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_21.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_21.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_22.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_22.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_22.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_22.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_22.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_22.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_22.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_22.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_22.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_22.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_22.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_22.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_22.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_22.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_22.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_22.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_22.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_22.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_23.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_23.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_23.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_23.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_23.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_23.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_23.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_23.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_23.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_23.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_23.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_23.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_23.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_23.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_23.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_23.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_23.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_23.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_24.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_24.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_24.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_24.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_24.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_24.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_24.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_24.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_24.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_24.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_24.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_24.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_24.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_24.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_24.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_24.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_24.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_24.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_25.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_25.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_25.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_25.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_25.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_25.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_25.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_25.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_25.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_25.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_25.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_25.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_25.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_25.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_25.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_25.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_25.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_25.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_26.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_26.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_26.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_26.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_26.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_26.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_26.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_26.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_26.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_26.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_26.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_26.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_26.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_26.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_26.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_26.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_26.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_26.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_27.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_27.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_27.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_27.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_27.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_27.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_27.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_27.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_27.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_27.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_27.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_27.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_27.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_27.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_27.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_27.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_27.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_27.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_28.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_28.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_28.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_28.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_28.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_28.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_28.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_28.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_28.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_28.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_28.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_28.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_28.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_28.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_28.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_28.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_28.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_28.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_29.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_29.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_29.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_29.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_29.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_29.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_29.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_29.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_29.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_29.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_29.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_29.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_29.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_29.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_29.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_29.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_29.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_29.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_3.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_3.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_3.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_3.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_3.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_3.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_3.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_3.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_3.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_3.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_3.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_3.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_3.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_3.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_3.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_3.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_3.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_3.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_30.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_30.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_30.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_30.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_30.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_30.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_30.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_30.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_30.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_30.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_30.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_30.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_30.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_30.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_30.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_30.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_30.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_30.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_31.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_31.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_31.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_31.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_31.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_31.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_31.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_31.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_31.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_31.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_31.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_31.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_31.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_31.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_31.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_31.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_31.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_31.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_4.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_4.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_4.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_4.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_4.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_4.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_4.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_4.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_4.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_4.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_4.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_4.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_4.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_4.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_4.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_4.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_4.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_4.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_5.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_5.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_5.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_5.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_5.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_5.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_5.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_5.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_5.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_5.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_5.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_5.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_5.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_5.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_5.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_5.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_5.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_5.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_6.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_6.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_6.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_6.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_6.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_6.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_6.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_6.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_6.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_6.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_6.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_6.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_6.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_6.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_6.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_6.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_6.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_6.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_7.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_7.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_7.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_7.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_7.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_7.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_7.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_7.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_7.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_7.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_7.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_7.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_7.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_7.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_7.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_7.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_7.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_7.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_8.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_8.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_8.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_8.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_8.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_8.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_8.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_8.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_8.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_8.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_8.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_8.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_8.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_8.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_8.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_8.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_8.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_8.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_9.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_9.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_9.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:969" *)
  wire \adder_4bit_9.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_9.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_9.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_9.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:970" *)
  wire \adder_4bit_9.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_9.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_9.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_9.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:973" *)
  wire \adder_4bit_9.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_9.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_9.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_9.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_9.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:971" *)
  wire \adder_4bit_9.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:968" *)
  wire \adder_4bit_9.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_0.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_0.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_0.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_0.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_0.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_0.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_0.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_0.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_0.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_0.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_0.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_0.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_0.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_0.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_0.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_0.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_0.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_1.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_1.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_1.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_1.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_1.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_1.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_1.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_1.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_1.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_1.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_1.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_1.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_1.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_1.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_1.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_1.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_1.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_10.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_10.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_10.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_10.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_10.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_10.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_10.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_10.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_10.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_10.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_10.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_10.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_10.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_10.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_10.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_10.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_10.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_11.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_11.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_11.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_11.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_11.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_11.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_11.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_11.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_11.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_11.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_11.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_11.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_11.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_11.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_11.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_11.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_11.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_12.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_12.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_12.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_12.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_12.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_12.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_12.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_12.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_12.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_12.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_12.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_12.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_12.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_12.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_12.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_12.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_12.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_13.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_13.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_13.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_13.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_13.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_13.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_13.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_13.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_13.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_13.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_13.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_13.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_13.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_13.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_13.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_13.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_13.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_14.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_14.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_14.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_14.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_14.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_14.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_14.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_14.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_14.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_14.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_14.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_14.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_14.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_14.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_14.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_14.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_14.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_15.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_15.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_15.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_15.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_15.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_15.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_15.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_15.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_15.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_15.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_15.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_15.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_15.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_15.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_15.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_15.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_15.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_2.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_2.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_2.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_2.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_2.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_2.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_2.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_2.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_2.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_2.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_2.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_2.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_2.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_2.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_2.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_2.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_2.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_3.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_3.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_3.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_3.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_3.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_3.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_3.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_3.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_3.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_3.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_3.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_3.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_3.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_3.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_3.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_3.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_3.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_4.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_4.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_4.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_4.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_4.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_4.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_4.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_4.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_4.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_4.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_4.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_4.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_4.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_4.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_4.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_4.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_4.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_5.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_5.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_5.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_5.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_5.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_5.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_5.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_5.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_5.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_5.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_5.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_5.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_5.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_5.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_5.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_5.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_5.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_6.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_6.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_6.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_6.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_6.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_6.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_6.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_6.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_6.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_6.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_6.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_6.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_6.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_6.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_6.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_6.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_6.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_7.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_7.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_7.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_7.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_7.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_7.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_7.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_7.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_7.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_7.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_7.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_7.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_7.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_7.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_7.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_7.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_7.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_8.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_8.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_8.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_8.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_8.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_8.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_8.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_8.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_8.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_8.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_8.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_8.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_8.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_8.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_8.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_8.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_8.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_9.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_9.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_9.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_9.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:985" *)
  wire \adder_5bit_9.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_9.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_9.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_9.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_9.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:986" *)
  wire \adder_5bit_9.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_9.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_9.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_9.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_9.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:989" *)
  wire \adder_5bit_9.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:987" *)
  wire \adder_5bit_9.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:984" *)
  wire \adder_5bit_9.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_0.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_0.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_0.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_0.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_0.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_1.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_1.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_1.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_1.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_1.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_2.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_2.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_2.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_2.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_2.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_3.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_3.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_3.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_3.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_3.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_4.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_4.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_4.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_4.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_4.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_5.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_5.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_5.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_5.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_5.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_6.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_6.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_6.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_6.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_6.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1002" *)
  wire \adder_6bit_7.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1003" *)
  wire \adder_6bit_7.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1006" *)
  wire \adder_6bit_7.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1004" *)
  wire \adder_6bit_7.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1001" *)
  wire \adder_6bit_7.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_0.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_0.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_0.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_0.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1019" *)
  wire \adder_7bit_0.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_1.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_1.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_1.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_1.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1019" *)
  wire \adder_7bit_1.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_2.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_2.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_2.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_2.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1019" *)
  wire \adder_7bit_2.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1020" *)
  wire \adder_7bit_3.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1021" *)
  wire \adder_7bit_3.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1024" *)
  wire \adder_7bit_3.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1022" *)
  wire \adder_7bit_3.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1019" *)
  wire \adder_7bit_3.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_0.a[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_0.b[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_0.c[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_0.s[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1038" *)
  wire \adder_8bit_0.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1039" *)
  wire \adder_8bit_1.a[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1040" *)
  wire \adder_8bit_1.b[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1043" *)
  wire \adder_8bit_1.c[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1041" *)
  wire \adder_8bit_1.s[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1038" *)
  wire \adder_8bit_1.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1059" *)
  wire \adder_9bit.a[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1060" *)
  wire \adder_9bit.b[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1063" *)
  wire \adder_9bit.c[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1061" *)
  wire \adder_9bit.s[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1058" *)
  wire \adder_9bit.sign ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1080" *)
  input \in_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1080" *)
  input \in_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1080" *)
  input \in_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1080" *)
  input \in_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1090" *)
  input \in_10[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1090" *)
  input \in_10[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1090" *)
  input \in_10[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1090" *)
  input \in_10[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1091" *)
  input \in_11[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1091" *)
  input \in_11[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1091" *)
  input \in_11[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1091" *)
  input \in_11[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1092" *)
  input \in_12[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1092" *)
  input \in_12[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1092" *)
  input \in_12[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1092" *)
  input \in_12[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1093" *)
  input \in_13[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1093" *)
  input \in_13[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1093" *)
  input \in_13[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1093" *)
  input \in_13[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1094" *)
  input \in_14[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1094" *)
  input \in_14[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1094" *)
  input \in_14[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1094" *)
  input \in_14[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1095" *)
  input \in_15[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1095" *)
  input \in_15[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1095" *)
  input \in_15[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1095" *)
  input \in_15[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1096" *)
  input \in_16[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1096" *)
  input \in_16[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1096" *)
  input \in_16[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1096" *)
  input \in_16[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1097" *)
  input \in_17[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1097" *)
  input \in_17[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1097" *)
  input \in_17[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1097" *)
  input \in_17[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1098" *)
  input \in_18[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1098" *)
  input \in_18[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1098" *)
  input \in_18[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1098" *)
  input \in_18[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1099" *)
  input \in_19[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1099" *)
  input \in_19[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1099" *)
  input \in_19[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1099" *)
  input \in_19[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1081" *)
  input \in_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1081" *)
  input \in_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1081" *)
  input \in_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1081" *)
  input \in_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1100" *)
  input \in_20[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1100" *)
  input \in_20[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1100" *)
  input \in_20[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1100" *)
  input \in_20[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1101" *)
  input \in_21[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1101" *)
  input \in_21[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1101" *)
  input \in_21[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1101" *)
  input \in_21[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1102" *)
  input \in_22[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1102" *)
  input \in_22[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1102" *)
  input \in_22[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1102" *)
  input \in_22[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1103" *)
  input \in_23[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1103" *)
  input \in_23[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1103" *)
  input \in_23[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1103" *)
  input \in_23[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1104" *)
  input \in_24[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1104" *)
  input \in_24[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1104" *)
  input \in_24[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1104" *)
  input \in_24[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1105" *)
  input \in_25[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1105" *)
  input \in_25[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1105" *)
  input \in_25[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1105" *)
  input \in_25[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1106" *)
  input \in_26[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1106" *)
  input \in_26[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1106" *)
  input \in_26[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1106" *)
  input \in_26[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1107" *)
  input \in_27[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1107" *)
  input \in_27[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1107" *)
  input \in_27[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1107" *)
  input \in_27[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1108" *)
  input \in_28[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1108" *)
  input \in_28[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1108" *)
  input \in_28[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1108" *)
  input \in_28[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1109" *)
  input \in_29[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1109" *)
  input \in_29[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1109" *)
  input \in_29[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1109" *)
  input \in_29[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1082" *)
  input \in_2[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1082" *)
  input \in_2[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1082" *)
  input \in_2[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1082" *)
  input \in_2[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1110" *)
  input \in_30[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1110" *)
  input \in_30[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1110" *)
  input \in_30[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1110" *)
  input \in_30[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1111" *)
  input \in_31[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1111" *)
  input \in_31[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1111" *)
  input \in_31[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1111" *)
  input \in_31[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1112" *)
  input \in_32[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1112" *)
  input \in_32[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1112" *)
  input \in_32[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1112" *)
  input \in_32[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1113" *)
  input \in_33[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1113" *)
  input \in_33[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1113" *)
  input \in_33[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1113" *)
  input \in_33[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1114" *)
  input \in_34[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1114" *)
  input \in_34[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1114" *)
  input \in_34[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1114" *)
  input \in_34[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1115" *)
  input \in_35[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1115" *)
  input \in_35[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1115" *)
  input \in_35[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1115" *)
  input \in_35[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1116" *)
  input \in_36[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1116" *)
  input \in_36[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1116" *)
  input \in_36[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1116" *)
  input \in_36[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1117" *)
  input \in_37[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1117" *)
  input \in_37[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1117" *)
  input \in_37[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1117" *)
  input \in_37[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1118" *)
  input \in_38[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1118" *)
  input \in_38[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1118" *)
  input \in_38[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1118" *)
  input \in_38[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1119" *)
  input \in_39[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1119" *)
  input \in_39[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1119" *)
  input \in_39[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1119" *)
  input \in_39[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1083" *)
  input \in_3[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1083" *)
  input \in_3[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1083" *)
  input \in_3[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1083" *)
  input \in_3[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1120" *)
  input \in_40[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1120" *)
  input \in_40[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1120" *)
  input \in_40[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1120" *)
  input \in_40[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1121" *)
  input \in_41[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1121" *)
  input \in_41[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1121" *)
  input \in_41[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1121" *)
  input \in_41[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1122" *)
  input \in_42[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1122" *)
  input \in_42[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1122" *)
  input \in_42[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1122" *)
  input \in_42[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1123" *)
  input \in_43[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1123" *)
  input \in_43[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1123" *)
  input \in_43[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1123" *)
  input \in_43[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1124" *)
  input \in_44[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1124" *)
  input \in_44[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1124" *)
  input \in_44[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1124" *)
  input \in_44[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1125" *)
  input \in_45[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1125" *)
  input \in_45[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1125" *)
  input \in_45[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1125" *)
  input \in_45[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1126" *)
  input \in_46[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1126" *)
  input \in_46[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1126" *)
  input \in_46[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1126" *)
  input \in_46[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1127" *)
  input \in_47[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1127" *)
  input \in_47[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1127" *)
  input \in_47[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1127" *)
  input \in_47[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1128" *)
  input \in_48[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1128" *)
  input \in_48[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1128" *)
  input \in_48[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1128" *)
  input \in_48[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1129" *)
  input \in_49[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1129" *)
  input \in_49[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1129" *)
  input \in_49[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1129" *)
  input \in_49[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1084" *)
  input \in_4[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1084" *)
  input \in_4[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1084" *)
  input \in_4[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1084" *)
  input \in_4[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1130" *)
  input \in_50[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1130" *)
  input \in_50[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1130" *)
  input \in_50[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1130" *)
  input \in_50[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1131" *)
  input \in_51[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1131" *)
  input \in_51[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1131" *)
  input \in_51[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1131" *)
  input \in_51[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1132" *)
  input \in_52[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1132" *)
  input \in_52[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1132" *)
  input \in_52[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1132" *)
  input \in_52[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1133" *)
  input \in_53[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1133" *)
  input \in_53[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1133" *)
  input \in_53[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1133" *)
  input \in_53[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1134" *)
  input \in_54[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1134" *)
  input \in_54[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1134" *)
  input \in_54[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1134" *)
  input \in_54[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1135" *)
  input \in_55[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1135" *)
  input \in_55[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1135" *)
  input \in_55[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1135" *)
  input \in_55[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1136" *)
  input \in_56[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1136" *)
  input \in_56[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1136" *)
  input \in_56[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1136" *)
  input \in_56[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1137" *)
  input \in_57[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1137" *)
  input \in_57[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1137" *)
  input \in_57[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1137" *)
  input \in_57[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1138" *)
  input \in_58[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1138" *)
  input \in_58[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1138" *)
  input \in_58[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1138" *)
  input \in_58[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1139" *)
  input \in_59[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1139" *)
  input \in_59[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1139" *)
  input \in_59[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1139" *)
  input \in_59[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1085" *)
  input \in_5[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1085" *)
  input \in_5[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1085" *)
  input \in_5[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1085" *)
  input \in_5[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1140" *)
  input \in_60[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1140" *)
  input \in_60[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1140" *)
  input \in_60[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1140" *)
  input \in_60[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1141" *)
  input \in_61[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1141" *)
  input \in_61[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1141" *)
  input \in_61[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1141" *)
  input \in_61[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1142" *)
  input \in_62[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1142" *)
  input \in_62[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1142" *)
  input \in_62[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1142" *)
  input \in_62[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1143" *)
  input \in_63[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1143" *)
  input \in_63[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1143" *)
  input \in_63[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1143" *)
  input \in_63[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1086" *)
  input \in_6[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1086" *)
  input \in_6[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1086" *)
  input \in_6[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1086" *)
  input \in_6[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1087" *)
  input \in_7[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1087" *)
  input \in_7[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1087" *)
  input \in_7[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1087" *)
  input \in_7[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1088" *)
  input \in_8[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1088" *)
  input \in_8[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1088" *)
  input \in_8[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1088" *)
  input \in_8[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1089" *)
  input \in_9[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1089" *)
  input \in_9[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1089" *)
  input \in_9[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1089" *)
  input \in_9[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1144" *)
  output \out[9] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1079" *)
  input sign_weight;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1146" *)
  wire \sum_4bit_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1146" *)
  wire \sum_4bit_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1146" *)
  wire \sum_4bit_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1146" *)
  wire \sum_4bit_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1146" *)
  wire \sum_4bit_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1156" *)
  wire \sum_4bit_10[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1156" *)
  wire \sum_4bit_10[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1156" *)
  wire \sum_4bit_10[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1156" *)
  wire \sum_4bit_10[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1156" *)
  wire \sum_4bit_10[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1157" *)
  wire \sum_4bit_11[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1157" *)
  wire \sum_4bit_11[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1157" *)
  wire \sum_4bit_11[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1157" *)
  wire \sum_4bit_11[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1157" *)
  wire \sum_4bit_11[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1158" *)
  wire \sum_4bit_12[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1158" *)
  wire \sum_4bit_12[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1158" *)
  wire \sum_4bit_12[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1158" *)
  wire \sum_4bit_12[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1158" *)
  wire \sum_4bit_12[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1159" *)
  wire \sum_4bit_13[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1159" *)
  wire \sum_4bit_13[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1159" *)
  wire \sum_4bit_13[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1159" *)
  wire \sum_4bit_13[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1159" *)
  wire \sum_4bit_13[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1160" *)
  wire \sum_4bit_14[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1160" *)
  wire \sum_4bit_14[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1160" *)
  wire \sum_4bit_14[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1160" *)
  wire \sum_4bit_14[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1160" *)
  wire \sum_4bit_14[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1161" *)
  wire \sum_4bit_15[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1161" *)
  wire \sum_4bit_15[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1161" *)
  wire \sum_4bit_15[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1161" *)
  wire \sum_4bit_15[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1161" *)
  wire \sum_4bit_15[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1162" *)
  wire \sum_4bit_16[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1162" *)
  wire \sum_4bit_16[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1162" *)
  wire \sum_4bit_16[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1162" *)
  wire \sum_4bit_16[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1162" *)
  wire \sum_4bit_16[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1163" *)
  wire \sum_4bit_17[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1163" *)
  wire \sum_4bit_17[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1163" *)
  wire \sum_4bit_17[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1163" *)
  wire \sum_4bit_17[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1163" *)
  wire \sum_4bit_17[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1164" *)
  wire \sum_4bit_18[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1164" *)
  wire \sum_4bit_18[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1164" *)
  wire \sum_4bit_18[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1164" *)
  wire \sum_4bit_18[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1164" *)
  wire \sum_4bit_18[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1165" *)
  wire \sum_4bit_19[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1165" *)
  wire \sum_4bit_19[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1165" *)
  wire \sum_4bit_19[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1165" *)
  wire \sum_4bit_19[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1165" *)
  wire \sum_4bit_19[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1147" *)
  wire \sum_4bit_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1147" *)
  wire \sum_4bit_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1147" *)
  wire \sum_4bit_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1147" *)
  wire \sum_4bit_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1147" *)
  wire \sum_4bit_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1166" *)
  wire \sum_4bit_20[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1166" *)
  wire \sum_4bit_20[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1166" *)
  wire \sum_4bit_20[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1166" *)
  wire \sum_4bit_20[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1166" *)
  wire \sum_4bit_20[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1167" *)
  wire \sum_4bit_21[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1167" *)
  wire \sum_4bit_21[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1167" *)
  wire \sum_4bit_21[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1167" *)
  wire \sum_4bit_21[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1167" *)
  wire \sum_4bit_21[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1168" *)
  wire \sum_4bit_22[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1168" *)
  wire \sum_4bit_22[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1168" *)
  wire \sum_4bit_22[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1168" *)
  wire \sum_4bit_22[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1168" *)
  wire \sum_4bit_22[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1169" *)
  wire \sum_4bit_23[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1169" *)
  wire \sum_4bit_23[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1169" *)
  wire \sum_4bit_23[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1169" *)
  wire \sum_4bit_23[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1169" *)
  wire \sum_4bit_23[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1170" *)
  wire \sum_4bit_24[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1170" *)
  wire \sum_4bit_24[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1170" *)
  wire \sum_4bit_24[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1170" *)
  wire \sum_4bit_24[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1170" *)
  wire \sum_4bit_24[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1171" *)
  wire \sum_4bit_25[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1171" *)
  wire \sum_4bit_25[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1171" *)
  wire \sum_4bit_25[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1171" *)
  wire \sum_4bit_25[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1171" *)
  wire \sum_4bit_25[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1172" *)
  wire \sum_4bit_26[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1172" *)
  wire \sum_4bit_26[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1172" *)
  wire \sum_4bit_26[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1172" *)
  wire \sum_4bit_26[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1172" *)
  wire \sum_4bit_26[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1173" *)
  wire \sum_4bit_27[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1173" *)
  wire \sum_4bit_27[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1173" *)
  wire \sum_4bit_27[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1173" *)
  wire \sum_4bit_27[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1173" *)
  wire \sum_4bit_27[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1174" *)
  wire \sum_4bit_28[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1174" *)
  wire \sum_4bit_28[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1174" *)
  wire \sum_4bit_28[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1174" *)
  wire \sum_4bit_28[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1174" *)
  wire \sum_4bit_28[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1175" *)
  wire \sum_4bit_29[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1175" *)
  wire \sum_4bit_29[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1175" *)
  wire \sum_4bit_29[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1175" *)
  wire \sum_4bit_29[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1175" *)
  wire \sum_4bit_29[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1148" *)
  wire \sum_4bit_2[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1148" *)
  wire \sum_4bit_2[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1148" *)
  wire \sum_4bit_2[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1148" *)
  wire \sum_4bit_2[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1148" *)
  wire \sum_4bit_2[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1176" *)
  wire \sum_4bit_30[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1176" *)
  wire \sum_4bit_30[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1176" *)
  wire \sum_4bit_30[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1176" *)
  wire \sum_4bit_30[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1176" *)
  wire \sum_4bit_30[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1177" *)
  wire \sum_4bit_31[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1177" *)
  wire \sum_4bit_31[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1177" *)
  wire \sum_4bit_31[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1177" *)
  wire \sum_4bit_31[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1177" *)
  wire \sum_4bit_31[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1149" *)
  wire \sum_4bit_3[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1149" *)
  wire \sum_4bit_3[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1149" *)
  wire \sum_4bit_3[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1149" *)
  wire \sum_4bit_3[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1149" *)
  wire \sum_4bit_3[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1150" *)
  wire \sum_4bit_4[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1150" *)
  wire \sum_4bit_4[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1150" *)
  wire \sum_4bit_4[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1150" *)
  wire \sum_4bit_4[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1150" *)
  wire \sum_4bit_4[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1151" *)
  wire \sum_4bit_5[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1151" *)
  wire \sum_4bit_5[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1151" *)
  wire \sum_4bit_5[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1151" *)
  wire \sum_4bit_5[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1151" *)
  wire \sum_4bit_5[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1152" *)
  wire \sum_4bit_6[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1152" *)
  wire \sum_4bit_6[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1152" *)
  wire \sum_4bit_6[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1152" *)
  wire \sum_4bit_6[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1152" *)
  wire \sum_4bit_6[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1153" *)
  wire \sum_4bit_7[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1153" *)
  wire \sum_4bit_7[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1153" *)
  wire \sum_4bit_7[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1153" *)
  wire \sum_4bit_7[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1153" *)
  wire \sum_4bit_7[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1154" *)
  wire \sum_4bit_8[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1154" *)
  wire \sum_4bit_8[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1154" *)
  wire \sum_4bit_8[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1154" *)
  wire \sum_4bit_8[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1154" *)
  wire \sum_4bit_8[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1155" *)
  wire \sum_4bit_9[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1155" *)
  wire \sum_4bit_9[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1155" *)
  wire \sum_4bit_9[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1155" *)
  wire \sum_4bit_9[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1155" *)
  wire \sum_4bit_9[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1178" *)
  wire \sum_5bit_0[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1188" *)
  wire \sum_5bit_10[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1189" *)
  wire \sum_5bit_11[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1190" *)
  wire \sum_5bit_12[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1191" *)
  wire \sum_5bit_13[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1192" *)
  wire \sum_5bit_14[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1193" *)
  wire \sum_5bit_15[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1179" *)
  wire \sum_5bit_1[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1180" *)
  wire \sum_5bit_2[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1181" *)
  wire \sum_5bit_3[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1182" *)
  wire \sum_5bit_4[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1183" *)
  wire \sum_5bit_5[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1184" *)
  wire \sum_5bit_6[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1185" *)
  wire \sum_5bit_7[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1186" *)
  wire \sum_5bit_8[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1187" *)
  wire \sum_5bit_9[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1194" *)
  wire \sum_6bit_0[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1195" *)
  wire \sum_6bit_1[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1196" *)
  wire \sum_6bit_2[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1197" *)
  wire \sum_6bit_3[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1198" *)
  wire \sum_6bit_4[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1199" *)
  wire \sum_6bit_5[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1200" *)
  wire \sum_6bit_6[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1201" *)
  wire \sum_6bit_7[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1202" *)
  wire \sum_7bit_0[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1203" *)
  wire \sum_7bit_1[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1204" *)
  wire \sum_7bit_2[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1205" *)
  wire \sum_7bit_3[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1206" *)
  wire \sum_8bit_0[8] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[0] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[1] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[2] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[3] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[4] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[5] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[6] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[7] ;
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1207" *)
  wire \sum_8bit_1[8] ;
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_0.fa_1  (
    .a(\in_0[1] ),
    .b(\in_1[1] ),
    .cin(\adder_4bit_0.c[0] ),
    .cout(\adder_4bit_0.c[1] ),
    .s(\adder_4bit_0.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_0.fa_2  (
    .a(\in_0[2] ),
    .b(\in_1[2] ),
    .cin(\adder_4bit_0.c[1] ),
    .cout(\adder_4bit_0.c[2] ),
    .s(\adder_4bit_0.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_0.fa_3  (
    .a(\in_0[3] ),
    .b(\in_1[3] ),
    .cin(\adder_4bit_0.c[2] ),
    .cout(\adder_4bit_0.c[3] ),
    .s(\adder_4bit_0.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_0.fa_4  (
    .a(\in_0[3] ),
    .b(\in_1[3] ),
    .cin(\adder_4bit_0.c[3] ),
    .s(\adder_4bit_0.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1208|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_0.ha_0  (
    .a(\in_0[0] ),
    .b(\in_1[0] ),
    .cout(\adder_4bit_0.c[0] ),
    .s(\adder_4bit_0.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_1.fa_1  (
    .a(\in_2[1] ),
    .b(\in_3[1] ),
    .cin(\adder_4bit_1.c[0] ),
    .cout(\adder_4bit_1.c[1] ),
    .s(\adder_4bit_1.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_1.fa_2  (
    .a(\in_2[2] ),
    .b(\in_3[2] ),
    .cin(\adder_4bit_1.c[1] ),
    .cout(\adder_4bit_1.c[2] ),
    .s(\adder_4bit_1.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_1.fa_3  (
    .a(\in_2[3] ),
    .b(\in_3[3] ),
    .cin(\adder_4bit_1.c[2] ),
    .cout(\adder_4bit_1.c[3] ),
    .s(\adder_4bit_1.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_1.fa_4  (
    .a(\in_2[3] ),
    .b(\in_3[3] ),
    .cin(\adder_4bit_1.c[3] ),
    .s(\adder_4bit_1.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1209|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_1.ha_0  (
    .a(\in_2[0] ),
    .b(\in_3[0] ),
    .cout(\adder_4bit_1.c[0] ),
    .s(\adder_4bit_1.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_10.fa_1  (
    .a(\in_20[1] ),
    .b(\in_21[1] ),
    .cin(\adder_4bit_10.c[0] ),
    .cout(\adder_4bit_10.c[1] ),
    .s(\adder_4bit_10.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_10.fa_2  (
    .a(\in_20[2] ),
    .b(\in_21[2] ),
    .cin(\adder_4bit_10.c[1] ),
    .cout(\adder_4bit_10.c[2] ),
    .s(\adder_4bit_10.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_10.fa_3  (
    .a(\in_20[3] ),
    .b(\in_21[3] ),
    .cin(\adder_4bit_10.c[2] ),
    .cout(\adder_4bit_10.c[3] ),
    .s(\adder_4bit_10.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_10.fa_4  (
    .a(\in_20[3] ),
    .b(\in_21[3] ),
    .cin(\adder_4bit_10.c[3] ),
    .s(\adder_4bit_10.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1218|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_10.ha_0  (
    .a(\in_20[0] ),
    .b(\in_21[0] ),
    .cout(\adder_4bit_10.c[0] ),
    .s(\adder_4bit_10.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_11.fa_1  (
    .a(\in_22[1] ),
    .b(\in_23[1] ),
    .cin(\adder_4bit_11.c[0] ),
    .cout(\adder_4bit_11.c[1] ),
    .s(\adder_4bit_11.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_11.fa_2  (
    .a(\in_22[2] ),
    .b(\in_23[2] ),
    .cin(\adder_4bit_11.c[1] ),
    .cout(\adder_4bit_11.c[2] ),
    .s(\adder_4bit_11.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_11.fa_3  (
    .a(\in_22[3] ),
    .b(\in_23[3] ),
    .cin(\adder_4bit_11.c[2] ),
    .cout(\adder_4bit_11.c[3] ),
    .s(\adder_4bit_11.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_11.fa_4  (
    .a(\in_22[3] ),
    .b(\in_23[3] ),
    .cin(\adder_4bit_11.c[3] ),
    .s(\adder_4bit_11.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1219|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_11.ha_0  (
    .a(\in_22[0] ),
    .b(\in_23[0] ),
    .cout(\adder_4bit_11.c[0] ),
    .s(\adder_4bit_11.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_12.fa_1  (
    .a(\in_24[1] ),
    .b(\in_25[1] ),
    .cin(\adder_4bit_12.c[0] ),
    .cout(\adder_4bit_12.c[1] ),
    .s(\adder_4bit_12.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_12.fa_2  (
    .a(\in_24[2] ),
    .b(\in_25[2] ),
    .cin(\adder_4bit_12.c[1] ),
    .cout(\adder_4bit_12.c[2] ),
    .s(\adder_4bit_12.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_12.fa_3  (
    .a(\in_24[3] ),
    .b(\in_25[3] ),
    .cin(\adder_4bit_12.c[2] ),
    .cout(\adder_4bit_12.c[3] ),
    .s(\adder_4bit_12.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_12.fa_4  (
    .a(\in_24[3] ),
    .b(\in_25[3] ),
    .cin(\adder_4bit_12.c[3] ),
    .s(\adder_4bit_12.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1220|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_12.ha_0  (
    .a(\in_24[0] ),
    .b(\in_25[0] ),
    .cout(\adder_4bit_12.c[0] ),
    .s(\adder_4bit_12.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_13.fa_1  (
    .a(\in_26[1] ),
    .b(\in_27[1] ),
    .cin(\adder_4bit_13.c[0] ),
    .cout(\adder_4bit_13.c[1] ),
    .s(\adder_4bit_13.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_13.fa_2  (
    .a(\in_26[2] ),
    .b(\in_27[2] ),
    .cin(\adder_4bit_13.c[1] ),
    .cout(\adder_4bit_13.c[2] ),
    .s(\adder_4bit_13.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_13.fa_3  (
    .a(\in_26[3] ),
    .b(\in_27[3] ),
    .cin(\adder_4bit_13.c[2] ),
    .cout(\adder_4bit_13.c[3] ),
    .s(\adder_4bit_13.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_13.fa_4  (
    .a(\in_26[3] ),
    .b(\in_27[3] ),
    .cin(\adder_4bit_13.c[3] ),
    .s(\adder_4bit_13.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1221|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_13.ha_0  (
    .a(\in_26[0] ),
    .b(\in_27[0] ),
    .cout(\adder_4bit_13.c[0] ),
    .s(\adder_4bit_13.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_14.fa_1  (
    .a(\in_28[1] ),
    .b(\in_29[1] ),
    .cin(\adder_4bit_14.c[0] ),
    .cout(\adder_4bit_14.c[1] ),
    .s(\adder_4bit_14.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_14.fa_2  (
    .a(\in_28[2] ),
    .b(\in_29[2] ),
    .cin(\adder_4bit_14.c[1] ),
    .cout(\adder_4bit_14.c[2] ),
    .s(\adder_4bit_14.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_14.fa_3  (
    .a(\in_28[3] ),
    .b(\in_29[3] ),
    .cin(\adder_4bit_14.c[2] ),
    .cout(\adder_4bit_14.c[3] ),
    .s(\adder_4bit_14.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_14.fa_4  (
    .a(\in_28[3] ),
    .b(\in_29[3] ),
    .cin(\adder_4bit_14.c[3] ),
    .s(\adder_4bit_14.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1222|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_14.ha_0  (
    .a(\in_28[0] ),
    .b(\in_29[0] ),
    .cout(\adder_4bit_14.c[0] ),
    .s(\adder_4bit_14.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_15.fa_1  (
    .a(\in_30[1] ),
    .b(\in_31[1] ),
    .cin(\adder_4bit_15.c[0] ),
    .cout(\adder_4bit_15.c[1] ),
    .s(\adder_4bit_15.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_15.fa_2  (
    .a(\in_30[2] ),
    .b(\in_31[2] ),
    .cin(\adder_4bit_15.c[1] ),
    .cout(\adder_4bit_15.c[2] ),
    .s(\adder_4bit_15.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_15.fa_3  (
    .a(\in_30[3] ),
    .b(\in_31[3] ),
    .cin(\adder_4bit_15.c[2] ),
    .cout(\adder_4bit_15.c[3] ),
    .s(\adder_4bit_15.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_15.fa_4  (
    .a(\in_30[3] ),
    .b(\in_31[3] ),
    .cin(\adder_4bit_15.c[3] ),
    .s(\adder_4bit_15.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1223|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_15.ha_0  (
    .a(\in_30[0] ),
    .b(\in_31[0] ),
    .cout(\adder_4bit_15.c[0] ),
    .s(\adder_4bit_15.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_16.fa_1  (
    .a(\in_32[1] ),
    .b(\in_33[1] ),
    .cin(\adder_4bit_16.c[0] ),
    .cout(\adder_4bit_16.c[1] ),
    .s(\adder_4bit_16.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_16.fa_2  (
    .a(\in_32[2] ),
    .b(\in_33[2] ),
    .cin(\adder_4bit_16.c[1] ),
    .cout(\adder_4bit_16.c[2] ),
    .s(\adder_4bit_16.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_16.fa_3  (
    .a(\in_32[3] ),
    .b(\in_33[3] ),
    .cin(\adder_4bit_16.c[2] ),
    .cout(\adder_4bit_16.c[3] ),
    .s(\adder_4bit_16.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_16.fa_4  (
    .a(\in_32[3] ),
    .b(\in_33[3] ),
    .cin(\adder_4bit_16.c[3] ),
    .s(\adder_4bit_16.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1224|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_16.ha_0  (
    .a(\in_32[0] ),
    .b(\in_33[0] ),
    .cout(\adder_4bit_16.c[0] ),
    .s(\adder_4bit_16.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_17.fa_1  (
    .a(\in_34[1] ),
    .b(\in_35[1] ),
    .cin(\adder_4bit_17.c[0] ),
    .cout(\adder_4bit_17.c[1] ),
    .s(\adder_4bit_17.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_17.fa_2  (
    .a(\in_34[2] ),
    .b(\in_35[2] ),
    .cin(\adder_4bit_17.c[1] ),
    .cout(\adder_4bit_17.c[2] ),
    .s(\adder_4bit_17.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_17.fa_3  (
    .a(\in_34[3] ),
    .b(\in_35[3] ),
    .cin(\adder_4bit_17.c[2] ),
    .cout(\adder_4bit_17.c[3] ),
    .s(\adder_4bit_17.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_17.fa_4  (
    .a(\in_34[3] ),
    .b(\in_35[3] ),
    .cin(\adder_4bit_17.c[3] ),
    .s(\adder_4bit_17.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1225|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_17.ha_0  (
    .a(\in_34[0] ),
    .b(\in_35[0] ),
    .cout(\adder_4bit_17.c[0] ),
    .s(\adder_4bit_17.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_18.fa_1  (
    .a(\in_36[1] ),
    .b(\in_37[1] ),
    .cin(\adder_4bit_18.c[0] ),
    .cout(\adder_4bit_18.c[1] ),
    .s(\adder_4bit_18.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_18.fa_2  (
    .a(\in_36[2] ),
    .b(\in_37[2] ),
    .cin(\adder_4bit_18.c[1] ),
    .cout(\adder_4bit_18.c[2] ),
    .s(\adder_4bit_18.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_18.fa_3  (
    .a(\in_36[3] ),
    .b(\in_37[3] ),
    .cin(\adder_4bit_18.c[2] ),
    .cout(\adder_4bit_18.c[3] ),
    .s(\adder_4bit_18.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_18.fa_4  (
    .a(\in_36[3] ),
    .b(\in_37[3] ),
    .cin(\adder_4bit_18.c[3] ),
    .s(\adder_4bit_18.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1226|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_18.ha_0  (
    .a(\in_36[0] ),
    .b(\in_37[0] ),
    .cout(\adder_4bit_18.c[0] ),
    .s(\adder_4bit_18.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_19.fa_1  (
    .a(\in_38[1] ),
    .b(\in_39[1] ),
    .cin(\adder_4bit_19.c[0] ),
    .cout(\adder_4bit_19.c[1] ),
    .s(\adder_4bit_19.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_19.fa_2  (
    .a(\in_38[2] ),
    .b(\in_39[2] ),
    .cin(\adder_4bit_19.c[1] ),
    .cout(\adder_4bit_19.c[2] ),
    .s(\adder_4bit_19.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_19.fa_3  (
    .a(\in_38[3] ),
    .b(\in_39[3] ),
    .cin(\adder_4bit_19.c[2] ),
    .cout(\adder_4bit_19.c[3] ),
    .s(\adder_4bit_19.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_19.fa_4  (
    .a(\in_38[3] ),
    .b(\in_39[3] ),
    .cin(\adder_4bit_19.c[3] ),
    .s(\adder_4bit_19.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1227|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_19.ha_0  (
    .a(\in_38[0] ),
    .b(\in_39[0] ),
    .cout(\adder_4bit_19.c[0] ),
    .s(\adder_4bit_19.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_2.fa_1  (
    .a(\in_4[1] ),
    .b(\in_5[1] ),
    .cin(\adder_4bit_2.c[0] ),
    .cout(\adder_4bit_2.c[1] ),
    .s(\adder_4bit_2.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_2.fa_2  (
    .a(\in_4[2] ),
    .b(\in_5[2] ),
    .cin(\adder_4bit_2.c[1] ),
    .cout(\adder_4bit_2.c[2] ),
    .s(\adder_4bit_2.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_2.fa_3  (
    .a(\in_4[3] ),
    .b(\in_5[3] ),
    .cin(\adder_4bit_2.c[2] ),
    .cout(\adder_4bit_2.c[3] ),
    .s(\adder_4bit_2.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_2.fa_4  (
    .a(\in_4[3] ),
    .b(\in_5[3] ),
    .cin(\adder_4bit_2.c[3] ),
    .s(\adder_4bit_2.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1210|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_2.ha_0  (
    .a(\in_4[0] ),
    .b(\in_5[0] ),
    .cout(\adder_4bit_2.c[0] ),
    .s(\adder_4bit_2.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_20.fa_1  (
    .a(\in_40[1] ),
    .b(\in_41[1] ),
    .cin(\adder_4bit_20.c[0] ),
    .cout(\adder_4bit_20.c[1] ),
    .s(\adder_4bit_20.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_20.fa_2  (
    .a(\in_40[2] ),
    .b(\in_41[2] ),
    .cin(\adder_4bit_20.c[1] ),
    .cout(\adder_4bit_20.c[2] ),
    .s(\adder_4bit_20.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_20.fa_3  (
    .a(\in_40[3] ),
    .b(\in_41[3] ),
    .cin(\adder_4bit_20.c[2] ),
    .cout(\adder_4bit_20.c[3] ),
    .s(\adder_4bit_20.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_20.fa_4  (
    .a(\in_40[3] ),
    .b(\in_41[3] ),
    .cin(\adder_4bit_20.c[3] ),
    .s(\adder_4bit_20.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1228|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_20.ha_0  (
    .a(\in_40[0] ),
    .b(\in_41[0] ),
    .cout(\adder_4bit_20.c[0] ),
    .s(\adder_4bit_20.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_21.fa_1  (
    .a(\in_42[1] ),
    .b(\in_43[1] ),
    .cin(\adder_4bit_21.c[0] ),
    .cout(\adder_4bit_21.c[1] ),
    .s(\adder_4bit_21.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_21.fa_2  (
    .a(\in_42[2] ),
    .b(\in_43[2] ),
    .cin(\adder_4bit_21.c[1] ),
    .cout(\adder_4bit_21.c[2] ),
    .s(\adder_4bit_21.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_21.fa_3  (
    .a(\in_42[3] ),
    .b(\in_43[3] ),
    .cin(\adder_4bit_21.c[2] ),
    .cout(\adder_4bit_21.c[3] ),
    .s(\adder_4bit_21.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_21.fa_4  (
    .a(\in_42[3] ),
    .b(\in_43[3] ),
    .cin(\adder_4bit_21.c[3] ),
    .s(\adder_4bit_21.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1229|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_21.ha_0  (
    .a(\in_42[0] ),
    .b(\in_43[0] ),
    .cout(\adder_4bit_21.c[0] ),
    .s(\adder_4bit_21.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_22.fa_1  (
    .a(\in_44[1] ),
    .b(\in_45[1] ),
    .cin(\adder_4bit_22.c[0] ),
    .cout(\adder_4bit_22.c[1] ),
    .s(\adder_4bit_22.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_22.fa_2  (
    .a(\in_44[2] ),
    .b(\in_45[2] ),
    .cin(\adder_4bit_22.c[1] ),
    .cout(\adder_4bit_22.c[2] ),
    .s(\adder_4bit_22.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_22.fa_3  (
    .a(\in_44[3] ),
    .b(\in_45[3] ),
    .cin(\adder_4bit_22.c[2] ),
    .cout(\adder_4bit_22.c[3] ),
    .s(\adder_4bit_22.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_22.fa_4  (
    .a(\in_44[3] ),
    .b(\in_45[3] ),
    .cin(\adder_4bit_22.c[3] ),
    .s(\adder_4bit_22.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1230|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_22.ha_0  (
    .a(\in_44[0] ),
    .b(\in_45[0] ),
    .cout(\adder_4bit_22.c[0] ),
    .s(\adder_4bit_22.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_23.fa_1  (
    .a(\in_46[1] ),
    .b(\in_47[1] ),
    .cin(\adder_4bit_23.c[0] ),
    .cout(\adder_4bit_23.c[1] ),
    .s(\adder_4bit_23.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_23.fa_2  (
    .a(\in_46[2] ),
    .b(\in_47[2] ),
    .cin(\adder_4bit_23.c[1] ),
    .cout(\adder_4bit_23.c[2] ),
    .s(\adder_4bit_23.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_23.fa_3  (
    .a(\in_46[3] ),
    .b(\in_47[3] ),
    .cin(\adder_4bit_23.c[2] ),
    .cout(\adder_4bit_23.c[3] ),
    .s(\adder_4bit_23.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_23.fa_4  (
    .a(\in_46[3] ),
    .b(\in_47[3] ),
    .cin(\adder_4bit_23.c[3] ),
    .s(\adder_4bit_23.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1231|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_23.ha_0  (
    .a(\in_46[0] ),
    .b(\in_47[0] ),
    .cout(\adder_4bit_23.c[0] ),
    .s(\adder_4bit_23.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_24.fa_1  (
    .a(\in_48[1] ),
    .b(\in_49[1] ),
    .cin(\adder_4bit_24.c[0] ),
    .cout(\adder_4bit_24.c[1] ),
    .s(\adder_4bit_24.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_24.fa_2  (
    .a(\in_48[2] ),
    .b(\in_49[2] ),
    .cin(\adder_4bit_24.c[1] ),
    .cout(\adder_4bit_24.c[2] ),
    .s(\adder_4bit_24.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_24.fa_3  (
    .a(\in_48[3] ),
    .b(\in_49[3] ),
    .cin(\adder_4bit_24.c[2] ),
    .cout(\adder_4bit_24.c[3] ),
    .s(\adder_4bit_24.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_24.fa_4  (
    .a(\in_48[3] ),
    .b(\in_49[3] ),
    .cin(\adder_4bit_24.c[3] ),
    .s(\adder_4bit_24.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1232|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_24.ha_0  (
    .a(\in_48[0] ),
    .b(\in_49[0] ),
    .cout(\adder_4bit_24.c[0] ),
    .s(\adder_4bit_24.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_25.fa_1  (
    .a(\in_50[1] ),
    .b(\in_51[1] ),
    .cin(\adder_4bit_25.c[0] ),
    .cout(\adder_4bit_25.c[1] ),
    .s(\adder_4bit_25.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_25.fa_2  (
    .a(\in_50[2] ),
    .b(\in_51[2] ),
    .cin(\adder_4bit_25.c[1] ),
    .cout(\adder_4bit_25.c[2] ),
    .s(\adder_4bit_25.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_25.fa_3  (
    .a(\in_50[3] ),
    .b(\in_51[3] ),
    .cin(\adder_4bit_25.c[2] ),
    .cout(\adder_4bit_25.c[3] ),
    .s(\adder_4bit_25.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_25.fa_4  (
    .a(\in_50[3] ),
    .b(\in_51[3] ),
    .cin(\adder_4bit_25.c[3] ),
    .s(\adder_4bit_25.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1233|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_25.ha_0  (
    .a(\in_50[0] ),
    .b(\in_51[0] ),
    .cout(\adder_4bit_25.c[0] ),
    .s(\adder_4bit_25.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_26.fa_1  (
    .a(\in_52[1] ),
    .b(\in_53[1] ),
    .cin(\adder_4bit_26.c[0] ),
    .cout(\adder_4bit_26.c[1] ),
    .s(\adder_4bit_26.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_26.fa_2  (
    .a(\in_52[2] ),
    .b(\in_53[2] ),
    .cin(\adder_4bit_26.c[1] ),
    .cout(\adder_4bit_26.c[2] ),
    .s(\adder_4bit_26.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_26.fa_3  (
    .a(\in_52[3] ),
    .b(\in_53[3] ),
    .cin(\adder_4bit_26.c[2] ),
    .cout(\adder_4bit_26.c[3] ),
    .s(\adder_4bit_26.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_26.fa_4  (
    .a(\in_52[3] ),
    .b(\in_53[3] ),
    .cin(\adder_4bit_26.c[3] ),
    .s(\adder_4bit_26.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1234|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_26.ha_0  (
    .a(\in_52[0] ),
    .b(\in_53[0] ),
    .cout(\adder_4bit_26.c[0] ),
    .s(\adder_4bit_26.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_27.fa_1  (
    .a(\in_54[1] ),
    .b(\in_55[1] ),
    .cin(\adder_4bit_27.c[0] ),
    .cout(\adder_4bit_27.c[1] ),
    .s(\adder_4bit_27.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_27.fa_2  (
    .a(\in_54[2] ),
    .b(\in_55[2] ),
    .cin(\adder_4bit_27.c[1] ),
    .cout(\adder_4bit_27.c[2] ),
    .s(\adder_4bit_27.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_27.fa_3  (
    .a(\in_54[3] ),
    .b(\in_55[3] ),
    .cin(\adder_4bit_27.c[2] ),
    .cout(\adder_4bit_27.c[3] ),
    .s(\adder_4bit_27.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_27.fa_4  (
    .a(\in_54[3] ),
    .b(\in_55[3] ),
    .cin(\adder_4bit_27.c[3] ),
    .s(\adder_4bit_27.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1235|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_27.ha_0  (
    .a(\in_54[0] ),
    .b(\in_55[0] ),
    .cout(\adder_4bit_27.c[0] ),
    .s(\adder_4bit_27.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_28.fa_1  (
    .a(\in_56[1] ),
    .b(\in_57[1] ),
    .cin(\adder_4bit_28.c[0] ),
    .cout(\adder_4bit_28.c[1] ),
    .s(\adder_4bit_28.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_28.fa_2  (
    .a(\in_56[2] ),
    .b(\in_57[2] ),
    .cin(\adder_4bit_28.c[1] ),
    .cout(\adder_4bit_28.c[2] ),
    .s(\adder_4bit_28.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_28.fa_3  (
    .a(\in_56[3] ),
    .b(\in_57[3] ),
    .cin(\adder_4bit_28.c[2] ),
    .cout(\adder_4bit_28.c[3] ),
    .s(\adder_4bit_28.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_28.fa_4  (
    .a(\in_56[3] ),
    .b(\in_57[3] ),
    .cin(\adder_4bit_28.c[3] ),
    .s(\adder_4bit_28.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1236|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_28.ha_0  (
    .a(\in_56[0] ),
    .b(\in_57[0] ),
    .cout(\adder_4bit_28.c[0] ),
    .s(\adder_4bit_28.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_29.fa_1  (
    .a(\in_58[1] ),
    .b(\in_59[1] ),
    .cin(\adder_4bit_29.c[0] ),
    .cout(\adder_4bit_29.c[1] ),
    .s(\adder_4bit_29.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_29.fa_2  (
    .a(\in_58[2] ),
    .b(\in_59[2] ),
    .cin(\adder_4bit_29.c[1] ),
    .cout(\adder_4bit_29.c[2] ),
    .s(\adder_4bit_29.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_29.fa_3  (
    .a(\in_58[3] ),
    .b(\in_59[3] ),
    .cin(\adder_4bit_29.c[2] ),
    .cout(\adder_4bit_29.c[3] ),
    .s(\adder_4bit_29.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_29.fa_4  (
    .a(\in_58[3] ),
    .b(\in_59[3] ),
    .cin(\adder_4bit_29.c[3] ),
    .s(\adder_4bit_29.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1237|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_29.ha_0  (
    .a(\in_58[0] ),
    .b(\in_59[0] ),
    .cout(\adder_4bit_29.c[0] ),
    .s(\adder_4bit_29.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_3.fa_1  (
    .a(\in_6[1] ),
    .b(\in_7[1] ),
    .cin(\adder_4bit_3.c[0] ),
    .cout(\adder_4bit_3.c[1] ),
    .s(\adder_4bit_3.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_3.fa_2  (
    .a(\in_6[2] ),
    .b(\in_7[2] ),
    .cin(\adder_4bit_3.c[1] ),
    .cout(\adder_4bit_3.c[2] ),
    .s(\adder_4bit_3.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_3.fa_3  (
    .a(\in_6[3] ),
    .b(\in_7[3] ),
    .cin(\adder_4bit_3.c[2] ),
    .cout(\adder_4bit_3.c[3] ),
    .s(\adder_4bit_3.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_3.fa_4  (
    .a(\in_6[3] ),
    .b(\in_7[3] ),
    .cin(\adder_4bit_3.c[3] ),
    .s(\adder_4bit_3.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1211|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_3.ha_0  (
    .a(\in_6[0] ),
    .b(\in_7[0] ),
    .cout(\adder_4bit_3.c[0] ),
    .s(\adder_4bit_3.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_30.fa_1  (
    .a(\in_60[1] ),
    .b(\in_61[1] ),
    .cin(\adder_4bit_30.c[0] ),
    .cout(\adder_4bit_30.c[1] ),
    .s(\adder_4bit_30.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_30.fa_2  (
    .a(\in_60[2] ),
    .b(\in_61[2] ),
    .cin(\adder_4bit_30.c[1] ),
    .cout(\adder_4bit_30.c[2] ),
    .s(\adder_4bit_30.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_30.fa_3  (
    .a(\in_60[3] ),
    .b(\in_61[3] ),
    .cin(\adder_4bit_30.c[2] ),
    .cout(\adder_4bit_30.c[3] ),
    .s(\adder_4bit_30.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_30.fa_4  (
    .a(\in_60[3] ),
    .b(\in_61[3] ),
    .cin(\adder_4bit_30.c[3] ),
    .s(\adder_4bit_30.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1238|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_30.ha_0  (
    .a(\in_60[0] ),
    .b(\in_61[0] ),
    .cout(\adder_4bit_30.c[0] ),
    .s(\adder_4bit_30.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_31.fa_1  (
    .a(\in_62[1] ),
    .b(\in_63[1] ),
    .cin(\adder_4bit_31.c[0] ),
    .cout(\adder_4bit_31.c[1] ),
    .s(\adder_4bit_31.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_31.fa_2  (
    .a(\in_62[2] ),
    .b(\in_63[2] ),
    .cin(\adder_4bit_31.c[1] ),
    .cout(\adder_4bit_31.c[2] ),
    .s(\adder_4bit_31.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_31.fa_3  (
    .a(\in_62[3] ),
    .b(\in_63[3] ),
    .cin(\adder_4bit_31.c[2] ),
    .cout(\adder_4bit_31.c[3] ),
    .s(\adder_4bit_31.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_31.fa_4  (
    .a(\in_62[3] ),
    .b(\in_63[3] ),
    .cin(\adder_4bit_31.c[3] ),
    .s(\adder_4bit_31.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1239|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_31.ha_0  (
    .a(\in_62[0] ),
    .b(\in_63[0] ),
    .cout(\adder_4bit_31.c[0] ),
    .s(\adder_4bit_31.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_4.fa_1  (
    .a(\in_8[1] ),
    .b(\in_9[1] ),
    .cin(\adder_4bit_4.c[0] ),
    .cout(\adder_4bit_4.c[1] ),
    .s(\adder_4bit_4.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_4.fa_2  (
    .a(\in_8[2] ),
    .b(\in_9[2] ),
    .cin(\adder_4bit_4.c[1] ),
    .cout(\adder_4bit_4.c[2] ),
    .s(\adder_4bit_4.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_4.fa_3  (
    .a(\in_8[3] ),
    .b(\in_9[3] ),
    .cin(\adder_4bit_4.c[2] ),
    .cout(\adder_4bit_4.c[3] ),
    .s(\adder_4bit_4.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_4.fa_4  (
    .a(\in_8[3] ),
    .b(\in_9[3] ),
    .cin(\adder_4bit_4.c[3] ),
    .s(\adder_4bit_4.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1212|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_4.ha_0  (
    .a(\in_8[0] ),
    .b(\in_9[0] ),
    .cout(\adder_4bit_4.c[0] ),
    .s(\adder_4bit_4.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_5.fa_1  (
    .a(\in_10[1] ),
    .b(\in_11[1] ),
    .cin(\adder_4bit_5.c[0] ),
    .cout(\adder_4bit_5.c[1] ),
    .s(\adder_4bit_5.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_5.fa_2  (
    .a(\in_10[2] ),
    .b(\in_11[2] ),
    .cin(\adder_4bit_5.c[1] ),
    .cout(\adder_4bit_5.c[2] ),
    .s(\adder_4bit_5.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_5.fa_3  (
    .a(\in_10[3] ),
    .b(\in_11[3] ),
    .cin(\adder_4bit_5.c[2] ),
    .cout(\adder_4bit_5.c[3] ),
    .s(\adder_4bit_5.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_5.fa_4  (
    .a(\in_10[3] ),
    .b(\in_11[3] ),
    .cin(\adder_4bit_5.c[3] ),
    .s(\adder_4bit_5.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1213|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_5.ha_0  (
    .a(\in_10[0] ),
    .b(\in_11[0] ),
    .cout(\adder_4bit_5.c[0] ),
    .s(\adder_4bit_5.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_6.fa_1  (
    .a(\in_12[1] ),
    .b(\in_13[1] ),
    .cin(\adder_4bit_6.c[0] ),
    .cout(\adder_4bit_6.c[1] ),
    .s(\adder_4bit_6.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_6.fa_2  (
    .a(\in_12[2] ),
    .b(\in_13[2] ),
    .cin(\adder_4bit_6.c[1] ),
    .cout(\adder_4bit_6.c[2] ),
    .s(\adder_4bit_6.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_6.fa_3  (
    .a(\in_12[3] ),
    .b(\in_13[3] ),
    .cin(\adder_4bit_6.c[2] ),
    .cout(\adder_4bit_6.c[3] ),
    .s(\adder_4bit_6.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_6.fa_4  (
    .a(\in_12[3] ),
    .b(\in_13[3] ),
    .cin(\adder_4bit_6.c[3] ),
    .s(\adder_4bit_6.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1214|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_6.ha_0  (
    .a(\in_12[0] ),
    .b(\in_13[0] ),
    .cout(\adder_4bit_6.c[0] ),
    .s(\adder_4bit_6.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_7.fa_1  (
    .a(\in_14[1] ),
    .b(\in_15[1] ),
    .cin(\adder_4bit_7.c[0] ),
    .cout(\adder_4bit_7.c[1] ),
    .s(\adder_4bit_7.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_7.fa_2  (
    .a(\in_14[2] ),
    .b(\in_15[2] ),
    .cin(\adder_4bit_7.c[1] ),
    .cout(\adder_4bit_7.c[2] ),
    .s(\adder_4bit_7.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_7.fa_3  (
    .a(\in_14[3] ),
    .b(\in_15[3] ),
    .cin(\adder_4bit_7.c[2] ),
    .cout(\adder_4bit_7.c[3] ),
    .s(\adder_4bit_7.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_7.fa_4  (
    .a(\in_14[3] ),
    .b(\in_15[3] ),
    .cin(\adder_4bit_7.c[3] ),
    .s(\adder_4bit_7.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1215|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_7.ha_0  (
    .a(\in_14[0] ),
    .b(\in_15[0] ),
    .cout(\adder_4bit_7.c[0] ),
    .s(\adder_4bit_7.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_8.fa_1  (
    .a(\in_16[1] ),
    .b(\in_17[1] ),
    .cin(\adder_4bit_8.c[0] ),
    .cout(\adder_4bit_8.c[1] ),
    .s(\adder_4bit_8.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_8.fa_2  (
    .a(\in_16[2] ),
    .b(\in_17[2] ),
    .cin(\adder_4bit_8.c[1] ),
    .cout(\adder_4bit_8.c[2] ),
    .s(\adder_4bit_8.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_8.fa_3  (
    .a(\in_16[3] ),
    .b(\in_17[3] ),
    .cin(\adder_4bit_8.c[2] ),
    .cout(\adder_4bit_8.c[3] ),
    .s(\adder_4bit_8.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_8.fa_4  (
    .a(\in_16[3] ),
    .b(\in_17[3] ),
    .cin(\adder_4bit_8.c[3] ),
    .s(\adder_4bit_8.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1216|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_8.ha_0  (
    .a(\in_16[0] ),
    .b(\in_17[0] ),
    .cout(\adder_4bit_8.c[0] ),
    .s(\adder_4bit_8.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:975" *)
  full_adder \adder_4bit_9.fa_1  (
    .a(\in_18[1] ),
    .b(\in_19[1] ),
    .cin(\adder_4bit_9.c[0] ),
    .cout(\adder_4bit_9.c[1] ),
    .s(\adder_4bit_9.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:976" *)
  full_adder \adder_4bit_9.fa_2  (
    .a(\in_18[2] ),
    .b(\in_19[2] ),
    .cin(\adder_4bit_9.c[1] ),
    .cout(\adder_4bit_9.c[2] ),
    .s(\adder_4bit_9.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:977" *)
  full_adder \adder_4bit_9.fa_3  (
    .a(\in_18[3] ),
    .b(\in_19[3] ),
    .cin(\adder_4bit_9.c[2] ),
    .cout(\adder_4bit_9.c[3] ),
    .s(\adder_4bit_9.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:978" *)
  adder_sign_extension \adder_4bit_9.fa_4  (
    .a(\in_18[3] ),
    .b(\in_19[3] ),
    .cin(\adder_4bit_9.c[3] ),
    .s(\adder_4bit_9.s[4] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1217|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:974" *)
  half_adder \adder_4bit_9.ha_0  (
    .a(\in_18[0] ),
    .b(\in_19[0] ),
    .cout(\adder_4bit_9.c[0] ),
    .s(\adder_4bit_9.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_0.fa_1  (
    .a(\adder_4bit_0.s[1] ),
    .b(\adder_4bit_1.s[1] ),
    .cin(\adder_5bit_0.c[0] ),
    .cout(\adder_5bit_0.c[1] ),
    .s(\adder_5bit_0.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_0.fa_2  (
    .a(\adder_4bit_0.s[2] ),
    .b(\adder_4bit_1.s[2] ),
    .cin(\adder_5bit_0.c[1] ),
    .cout(\adder_5bit_0.c[2] ),
    .s(\adder_5bit_0.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_0.fa_3  (
    .a(\adder_4bit_0.s[3] ),
    .b(\adder_4bit_1.s[3] ),
    .cin(\adder_5bit_0.c[2] ),
    .cout(\adder_5bit_0.c[3] ),
    .s(\adder_5bit_0.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_0.fa_4  (
    .a(\adder_4bit_0.s[4] ),
    .b(\adder_4bit_1.s[4] ),
    .cin(\adder_5bit_0.c[3] ),
    .cout(\adder_5bit_0.c[4] ),
    .s(\adder_5bit_0.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_0.fa_5  (
    .a(\adder_4bit_0.s[4] ),
    .b(\adder_4bit_1.s[4] ),
    .cin(\adder_5bit_0.c[4] ),
    .s(\adder_5bit_0.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1240|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_0.ha_0  (
    .a(\adder_4bit_0.s[0] ),
    .b(\adder_4bit_1.s[0] ),
    .cout(\adder_5bit_0.c[0] ),
    .s(\adder_5bit_0.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_1.fa_1  (
    .a(\adder_4bit_2.s[1] ),
    .b(\adder_4bit_3.s[1] ),
    .cin(\adder_5bit_1.c[0] ),
    .cout(\adder_5bit_1.c[1] ),
    .s(\adder_5bit_1.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_1.fa_2  (
    .a(\adder_4bit_2.s[2] ),
    .b(\adder_4bit_3.s[2] ),
    .cin(\adder_5bit_1.c[1] ),
    .cout(\adder_5bit_1.c[2] ),
    .s(\adder_5bit_1.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_1.fa_3  (
    .a(\adder_4bit_2.s[3] ),
    .b(\adder_4bit_3.s[3] ),
    .cin(\adder_5bit_1.c[2] ),
    .cout(\adder_5bit_1.c[3] ),
    .s(\adder_5bit_1.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_1.fa_4  (
    .a(\adder_4bit_2.s[4] ),
    .b(\adder_4bit_3.s[4] ),
    .cin(\adder_5bit_1.c[3] ),
    .cout(\adder_5bit_1.c[4] ),
    .s(\adder_5bit_1.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_1.fa_5  (
    .a(\adder_4bit_2.s[4] ),
    .b(\adder_4bit_3.s[4] ),
    .cin(\adder_5bit_1.c[4] ),
    .s(\adder_5bit_1.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1241|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_1.ha_0  (
    .a(\adder_4bit_2.s[0] ),
    .b(\adder_4bit_3.s[0] ),
    .cout(\adder_5bit_1.c[0] ),
    .s(\adder_5bit_1.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_10.fa_1  (
    .a(\adder_4bit_20.s[1] ),
    .b(\adder_4bit_21.s[1] ),
    .cin(\adder_5bit_10.c[0] ),
    .cout(\adder_5bit_10.c[1] ),
    .s(\adder_5bit_10.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_10.fa_2  (
    .a(\adder_4bit_20.s[2] ),
    .b(\adder_4bit_21.s[2] ),
    .cin(\adder_5bit_10.c[1] ),
    .cout(\adder_5bit_10.c[2] ),
    .s(\adder_5bit_10.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_10.fa_3  (
    .a(\adder_4bit_20.s[3] ),
    .b(\adder_4bit_21.s[3] ),
    .cin(\adder_5bit_10.c[2] ),
    .cout(\adder_5bit_10.c[3] ),
    .s(\adder_5bit_10.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_10.fa_4  (
    .a(\adder_4bit_20.s[4] ),
    .b(\adder_4bit_21.s[4] ),
    .cin(\adder_5bit_10.c[3] ),
    .cout(\adder_5bit_10.c[4] ),
    .s(\adder_5bit_10.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_10.fa_5  (
    .a(\adder_4bit_20.s[4] ),
    .b(\adder_4bit_21.s[4] ),
    .cin(\adder_5bit_10.c[4] ),
    .s(\adder_5bit_10.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1250|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_10.ha_0  (
    .a(\adder_4bit_20.s[0] ),
    .b(\adder_4bit_21.s[0] ),
    .cout(\adder_5bit_10.c[0] ),
    .s(\adder_5bit_10.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_11.fa_1  (
    .a(\adder_4bit_22.s[1] ),
    .b(\adder_4bit_23.s[1] ),
    .cin(\adder_5bit_11.c[0] ),
    .cout(\adder_5bit_11.c[1] ),
    .s(\adder_5bit_11.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_11.fa_2  (
    .a(\adder_4bit_22.s[2] ),
    .b(\adder_4bit_23.s[2] ),
    .cin(\adder_5bit_11.c[1] ),
    .cout(\adder_5bit_11.c[2] ),
    .s(\adder_5bit_11.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_11.fa_3  (
    .a(\adder_4bit_22.s[3] ),
    .b(\adder_4bit_23.s[3] ),
    .cin(\adder_5bit_11.c[2] ),
    .cout(\adder_5bit_11.c[3] ),
    .s(\adder_5bit_11.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_11.fa_4  (
    .a(\adder_4bit_22.s[4] ),
    .b(\adder_4bit_23.s[4] ),
    .cin(\adder_5bit_11.c[3] ),
    .cout(\adder_5bit_11.c[4] ),
    .s(\adder_5bit_11.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_11.fa_5  (
    .a(\adder_4bit_22.s[4] ),
    .b(\adder_4bit_23.s[4] ),
    .cin(\adder_5bit_11.c[4] ),
    .s(\adder_5bit_11.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1251|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_11.ha_0  (
    .a(\adder_4bit_22.s[0] ),
    .b(\adder_4bit_23.s[0] ),
    .cout(\adder_5bit_11.c[0] ),
    .s(\adder_5bit_11.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_12.fa_1  (
    .a(\adder_4bit_24.s[1] ),
    .b(\adder_4bit_25.s[1] ),
    .cin(\adder_5bit_12.c[0] ),
    .cout(\adder_5bit_12.c[1] ),
    .s(\adder_5bit_12.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_12.fa_2  (
    .a(\adder_4bit_24.s[2] ),
    .b(\adder_4bit_25.s[2] ),
    .cin(\adder_5bit_12.c[1] ),
    .cout(\adder_5bit_12.c[2] ),
    .s(\adder_5bit_12.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_12.fa_3  (
    .a(\adder_4bit_24.s[3] ),
    .b(\adder_4bit_25.s[3] ),
    .cin(\adder_5bit_12.c[2] ),
    .cout(\adder_5bit_12.c[3] ),
    .s(\adder_5bit_12.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_12.fa_4  (
    .a(\adder_4bit_24.s[4] ),
    .b(\adder_4bit_25.s[4] ),
    .cin(\adder_5bit_12.c[3] ),
    .cout(\adder_5bit_12.c[4] ),
    .s(\adder_5bit_12.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_12.fa_5  (
    .a(\adder_4bit_24.s[4] ),
    .b(\adder_4bit_25.s[4] ),
    .cin(\adder_5bit_12.c[4] ),
    .s(\adder_5bit_12.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1252|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_12.ha_0  (
    .a(\adder_4bit_24.s[0] ),
    .b(\adder_4bit_25.s[0] ),
    .cout(\adder_5bit_12.c[0] ),
    .s(\adder_5bit_12.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_13.fa_1  (
    .a(\adder_4bit_26.s[1] ),
    .b(\adder_4bit_27.s[1] ),
    .cin(\adder_5bit_13.c[0] ),
    .cout(\adder_5bit_13.c[1] ),
    .s(\adder_5bit_13.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_13.fa_2  (
    .a(\adder_4bit_26.s[2] ),
    .b(\adder_4bit_27.s[2] ),
    .cin(\adder_5bit_13.c[1] ),
    .cout(\adder_5bit_13.c[2] ),
    .s(\adder_5bit_13.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_13.fa_3  (
    .a(\adder_4bit_26.s[3] ),
    .b(\adder_4bit_27.s[3] ),
    .cin(\adder_5bit_13.c[2] ),
    .cout(\adder_5bit_13.c[3] ),
    .s(\adder_5bit_13.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_13.fa_4  (
    .a(\adder_4bit_26.s[4] ),
    .b(\adder_4bit_27.s[4] ),
    .cin(\adder_5bit_13.c[3] ),
    .cout(\adder_5bit_13.c[4] ),
    .s(\adder_5bit_13.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_13.fa_5  (
    .a(\adder_4bit_26.s[4] ),
    .b(\adder_4bit_27.s[4] ),
    .cin(\adder_5bit_13.c[4] ),
    .s(\adder_5bit_13.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1253|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_13.ha_0  (
    .a(\adder_4bit_26.s[0] ),
    .b(\adder_4bit_27.s[0] ),
    .cout(\adder_5bit_13.c[0] ),
    .s(\adder_5bit_13.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_14.fa_1  (
    .a(\adder_4bit_28.s[1] ),
    .b(\adder_4bit_29.s[1] ),
    .cin(\adder_5bit_14.c[0] ),
    .cout(\adder_5bit_14.c[1] ),
    .s(\adder_5bit_14.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_14.fa_2  (
    .a(\adder_4bit_28.s[2] ),
    .b(\adder_4bit_29.s[2] ),
    .cin(\adder_5bit_14.c[1] ),
    .cout(\adder_5bit_14.c[2] ),
    .s(\adder_5bit_14.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_14.fa_3  (
    .a(\adder_4bit_28.s[3] ),
    .b(\adder_4bit_29.s[3] ),
    .cin(\adder_5bit_14.c[2] ),
    .cout(\adder_5bit_14.c[3] ),
    .s(\adder_5bit_14.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_14.fa_4  (
    .a(\adder_4bit_28.s[4] ),
    .b(\adder_4bit_29.s[4] ),
    .cin(\adder_5bit_14.c[3] ),
    .cout(\adder_5bit_14.c[4] ),
    .s(\adder_5bit_14.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_14.fa_5  (
    .a(\adder_4bit_28.s[4] ),
    .b(\adder_4bit_29.s[4] ),
    .cin(\adder_5bit_14.c[4] ),
    .s(\adder_5bit_14.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1254|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_14.ha_0  (
    .a(\adder_4bit_28.s[0] ),
    .b(\adder_4bit_29.s[0] ),
    .cout(\adder_5bit_14.c[0] ),
    .s(\adder_5bit_14.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_15.fa_1  (
    .a(\adder_4bit_30.s[1] ),
    .b(\adder_4bit_31.s[1] ),
    .cin(\adder_5bit_15.c[0] ),
    .cout(\adder_5bit_15.c[1] ),
    .s(\adder_5bit_15.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_15.fa_2  (
    .a(\adder_4bit_30.s[2] ),
    .b(\adder_4bit_31.s[2] ),
    .cin(\adder_5bit_15.c[1] ),
    .cout(\adder_5bit_15.c[2] ),
    .s(\adder_5bit_15.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_15.fa_3  (
    .a(\adder_4bit_30.s[3] ),
    .b(\adder_4bit_31.s[3] ),
    .cin(\adder_5bit_15.c[2] ),
    .cout(\adder_5bit_15.c[3] ),
    .s(\adder_5bit_15.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_15.fa_4  (
    .a(\adder_4bit_30.s[4] ),
    .b(\adder_4bit_31.s[4] ),
    .cin(\adder_5bit_15.c[3] ),
    .cout(\adder_5bit_15.c[4] ),
    .s(\adder_5bit_15.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_15.fa_5  (
    .a(\adder_4bit_30.s[4] ),
    .b(\adder_4bit_31.s[4] ),
    .cin(\adder_5bit_15.c[4] ),
    .s(\adder_5bit_15.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1255|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_15.ha_0  (
    .a(\adder_4bit_30.s[0] ),
    .b(\adder_4bit_31.s[0] ),
    .cout(\adder_5bit_15.c[0] ),
    .s(\adder_5bit_15.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_2.fa_1  (
    .a(\adder_4bit_4.s[1] ),
    .b(\adder_4bit_5.s[1] ),
    .cin(\adder_5bit_2.c[0] ),
    .cout(\adder_5bit_2.c[1] ),
    .s(\adder_5bit_2.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_2.fa_2  (
    .a(\adder_4bit_4.s[2] ),
    .b(\adder_4bit_5.s[2] ),
    .cin(\adder_5bit_2.c[1] ),
    .cout(\adder_5bit_2.c[2] ),
    .s(\adder_5bit_2.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_2.fa_3  (
    .a(\adder_4bit_4.s[3] ),
    .b(\adder_4bit_5.s[3] ),
    .cin(\adder_5bit_2.c[2] ),
    .cout(\adder_5bit_2.c[3] ),
    .s(\adder_5bit_2.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_2.fa_4  (
    .a(\adder_4bit_4.s[4] ),
    .b(\adder_4bit_5.s[4] ),
    .cin(\adder_5bit_2.c[3] ),
    .cout(\adder_5bit_2.c[4] ),
    .s(\adder_5bit_2.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_2.fa_5  (
    .a(\adder_4bit_4.s[4] ),
    .b(\adder_4bit_5.s[4] ),
    .cin(\adder_5bit_2.c[4] ),
    .s(\adder_5bit_2.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1242|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_2.ha_0  (
    .a(\adder_4bit_4.s[0] ),
    .b(\adder_4bit_5.s[0] ),
    .cout(\adder_5bit_2.c[0] ),
    .s(\adder_5bit_2.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_3.fa_1  (
    .a(\adder_4bit_6.s[1] ),
    .b(\adder_4bit_7.s[1] ),
    .cin(\adder_5bit_3.c[0] ),
    .cout(\adder_5bit_3.c[1] ),
    .s(\adder_5bit_3.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_3.fa_2  (
    .a(\adder_4bit_6.s[2] ),
    .b(\adder_4bit_7.s[2] ),
    .cin(\adder_5bit_3.c[1] ),
    .cout(\adder_5bit_3.c[2] ),
    .s(\adder_5bit_3.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_3.fa_3  (
    .a(\adder_4bit_6.s[3] ),
    .b(\adder_4bit_7.s[3] ),
    .cin(\adder_5bit_3.c[2] ),
    .cout(\adder_5bit_3.c[3] ),
    .s(\adder_5bit_3.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_3.fa_4  (
    .a(\adder_4bit_6.s[4] ),
    .b(\adder_4bit_7.s[4] ),
    .cin(\adder_5bit_3.c[3] ),
    .cout(\adder_5bit_3.c[4] ),
    .s(\adder_5bit_3.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_3.fa_5  (
    .a(\adder_4bit_6.s[4] ),
    .b(\adder_4bit_7.s[4] ),
    .cin(\adder_5bit_3.c[4] ),
    .s(\adder_5bit_3.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1243|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_3.ha_0  (
    .a(\adder_4bit_6.s[0] ),
    .b(\adder_4bit_7.s[0] ),
    .cout(\adder_5bit_3.c[0] ),
    .s(\adder_5bit_3.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_4.fa_1  (
    .a(\adder_4bit_8.s[1] ),
    .b(\adder_4bit_9.s[1] ),
    .cin(\adder_5bit_4.c[0] ),
    .cout(\adder_5bit_4.c[1] ),
    .s(\adder_5bit_4.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_4.fa_2  (
    .a(\adder_4bit_8.s[2] ),
    .b(\adder_4bit_9.s[2] ),
    .cin(\adder_5bit_4.c[1] ),
    .cout(\adder_5bit_4.c[2] ),
    .s(\adder_5bit_4.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_4.fa_3  (
    .a(\adder_4bit_8.s[3] ),
    .b(\adder_4bit_9.s[3] ),
    .cin(\adder_5bit_4.c[2] ),
    .cout(\adder_5bit_4.c[3] ),
    .s(\adder_5bit_4.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_4.fa_4  (
    .a(\adder_4bit_8.s[4] ),
    .b(\adder_4bit_9.s[4] ),
    .cin(\adder_5bit_4.c[3] ),
    .cout(\adder_5bit_4.c[4] ),
    .s(\adder_5bit_4.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_4.fa_5  (
    .a(\adder_4bit_8.s[4] ),
    .b(\adder_4bit_9.s[4] ),
    .cin(\adder_5bit_4.c[4] ),
    .s(\adder_5bit_4.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1244|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_4.ha_0  (
    .a(\adder_4bit_8.s[0] ),
    .b(\adder_4bit_9.s[0] ),
    .cout(\adder_5bit_4.c[0] ),
    .s(\adder_5bit_4.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_5.fa_1  (
    .a(\adder_4bit_10.s[1] ),
    .b(\adder_4bit_11.s[1] ),
    .cin(\adder_5bit_5.c[0] ),
    .cout(\adder_5bit_5.c[1] ),
    .s(\adder_5bit_5.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_5.fa_2  (
    .a(\adder_4bit_10.s[2] ),
    .b(\adder_4bit_11.s[2] ),
    .cin(\adder_5bit_5.c[1] ),
    .cout(\adder_5bit_5.c[2] ),
    .s(\adder_5bit_5.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_5.fa_3  (
    .a(\adder_4bit_10.s[3] ),
    .b(\adder_4bit_11.s[3] ),
    .cin(\adder_5bit_5.c[2] ),
    .cout(\adder_5bit_5.c[3] ),
    .s(\adder_5bit_5.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_5.fa_4  (
    .a(\adder_4bit_10.s[4] ),
    .b(\adder_4bit_11.s[4] ),
    .cin(\adder_5bit_5.c[3] ),
    .cout(\adder_5bit_5.c[4] ),
    .s(\adder_5bit_5.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_5.fa_5  (
    .a(\adder_4bit_10.s[4] ),
    .b(\adder_4bit_11.s[4] ),
    .cin(\adder_5bit_5.c[4] ),
    .s(\adder_5bit_5.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1245|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_5.ha_0  (
    .a(\adder_4bit_10.s[0] ),
    .b(\adder_4bit_11.s[0] ),
    .cout(\adder_5bit_5.c[0] ),
    .s(\adder_5bit_5.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_6.fa_1  (
    .a(\adder_4bit_12.s[1] ),
    .b(\adder_4bit_13.s[1] ),
    .cin(\adder_5bit_6.c[0] ),
    .cout(\adder_5bit_6.c[1] ),
    .s(\adder_5bit_6.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_6.fa_2  (
    .a(\adder_4bit_12.s[2] ),
    .b(\adder_4bit_13.s[2] ),
    .cin(\adder_5bit_6.c[1] ),
    .cout(\adder_5bit_6.c[2] ),
    .s(\adder_5bit_6.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_6.fa_3  (
    .a(\adder_4bit_12.s[3] ),
    .b(\adder_4bit_13.s[3] ),
    .cin(\adder_5bit_6.c[2] ),
    .cout(\adder_5bit_6.c[3] ),
    .s(\adder_5bit_6.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_6.fa_4  (
    .a(\adder_4bit_12.s[4] ),
    .b(\adder_4bit_13.s[4] ),
    .cin(\adder_5bit_6.c[3] ),
    .cout(\adder_5bit_6.c[4] ),
    .s(\adder_5bit_6.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_6.fa_5  (
    .a(\adder_4bit_12.s[4] ),
    .b(\adder_4bit_13.s[4] ),
    .cin(\adder_5bit_6.c[4] ),
    .s(\adder_5bit_6.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1246|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_6.ha_0  (
    .a(\adder_4bit_12.s[0] ),
    .b(\adder_4bit_13.s[0] ),
    .cout(\adder_5bit_6.c[0] ),
    .s(\adder_5bit_6.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_7.fa_1  (
    .a(\adder_4bit_14.s[1] ),
    .b(\adder_4bit_15.s[1] ),
    .cin(\adder_5bit_7.c[0] ),
    .cout(\adder_5bit_7.c[1] ),
    .s(\adder_5bit_7.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_7.fa_2  (
    .a(\adder_4bit_14.s[2] ),
    .b(\adder_4bit_15.s[2] ),
    .cin(\adder_5bit_7.c[1] ),
    .cout(\adder_5bit_7.c[2] ),
    .s(\adder_5bit_7.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_7.fa_3  (
    .a(\adder_4bit_14.s[3] ),
    .b(\adder_4bit_15.s[3] ),
    .cin(\adder_5bit_7.c[2] ),
    .cout(\adder_5bit_7.c[3] ),
    .s(\adder_5bit_7.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_7.fa_4  (
    .a(\adder_4bit_14.s[4] ),
    .b(\adder_4bit_15.s[4] ),
    .cin(\adder_5bit_7.c[3] ),
    .cout(\adder_5bit_7.c[4] ),
    .s(\adder_5bit_7.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_7.fa_5  (
    .a(\adder_4bit_14.s[4] ),
    .b(\adder_4bit_15.s[4] ),
    .cin(\adder_5bit_7.c[4] ),
    .s(\adder_5bit_7.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1247|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_7.ha_0  (
    .a(\adder_4bit_14.s[0] ),
    .b(\adder_4bit_15.s[0] ),
    .cout(\adder_5bit_7.c[0] ),
    .s(\adder_5bit_7.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_8.fa_1  (
    .a(\adder_4bit_16.s[1] ),
    .b(\adder_4bit_17.s[1] ),
    .cin(\adder_5bit_8.c[0] ),
    .cout(\adder_5bit_8.c[1] ),
    .s(\adder_5bit_8.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_8.fa_2  (
    .a(\adder_4bit_16.s[2] ),
    .b(\adder_4bit_17.s[2] ),
    .cin(\adder_5bit_8.c[1] ),
    .cout(\adder_5bit_8.c[2] ),
    .s(\adder_5bit_8.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_8.fa_3  (
    .a(\adder_4bit_16.s[3] ),
    .b(\adder_4bit_17.s[3] ),
    .cin(\adder_5bit_8.c[2] ),
    .cout(\adder_5bit_8.c[3] ),
    .s(\adder_5bit_8.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_8.fa_4  (
    .a(\adder_4bit_16.s[4] ),
    .b(\adder_4bit_17.s[4] ),
    .cin(\adder_5bit_8.c[3] ),
    .cout(\adder_5bit_8.c[4] ),
    .s(\adder_5bit_8.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_8.fa_5  (
    .a(\adder_4bit_16.s[4] ),
    .b(\adder_4bit_17.s[4] ),
    .cin(\adder_5bit_8.c[4] ),
    .s(\adder_5bit_8.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1248|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_8.ha_0  (
    .a(\adder_4bit_16.s[0] ),
    .b(\adder_4bit_17.s[0] ),
    .cout(\adder_5bit_8.c[0] ),
    .s(\adder_5bit_8.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:991" *)
  full_adder \adder_5bit_9.fa_1  (
    .a(\adder_4bit_18.s[1] ),
    .b(\adder_4bit_19.s[1] ),
    .cin(\adder_5bit_9.c[0] ),
    .cout(\adder_5bit_9.c[1] ),
    .s(\adder_5bit_9.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:992" *)
  full_adder \adder_5bit_9.fa_2  (
    .a(\adder_4bit_18.s[2] ),
    .b(\adder_4bit_19.s[2] ),
    .cin(\adder_5bit_9.c[1] ),
    .cout(\adder_5bit_9.c[2] ),
    .s(\adder_5bit_9.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:993" *)
  full_adder \adder_5bit_9.fa_3  (
    .a(\adder_4bit_18.s[3] ),
    .b(\adder_4bit_19.s[3] ),
    .cin(\adder_5bit_9.c[2] ),
    .cout(\adder_5bit_9.c[3] ),
    .s(\adder_5bit_9.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:994" *)
  full_adder \adder_5bit_9.fa_4  (
    .a(\adder_4bit_18.s[4] ),
    .b(\adder_4bit_19.s[4] ),
    .cin(\adder_5bit_9.c[3] ),
    .cout(\adder_5bit_9.c[4] ),
    .s(\adder_5bit_9.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:995" *)
  adder_sign_extension \adder_5bit_9.fa_5  (
    .a(\adder_4bit_18.s[4] ),
    .b(\adder_4bit_19.s[4] ),
    .cin(\adder_5bit_9.c[4] ),
    .s(\adder_5bit_9.s[5] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1249|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:990" *)
  half_adder \adder_5bit_9.ha_0  (
    .a(\adder_4bit_18.s[0] ),
    .b(\adder_4bit_19.s[0] ),
    .cout(\adder_5bit_9.c[0] ),
    .s(\adder_5bit_9.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_0.fa_1  (
    .a(\adder_5bit_0.s[1] ),
    .b(\adder_5bit_1.s[1] ),
    .cin(\adder_6bit_0.c[0] ),
    .cout(\adder_6bit_0.c[1] ),
    .s(\adder_6bit_0.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_0.fa_2  (
    .a(\adder_5bit_0.s[2] ),
    .b(\adder_5bit_1.s[2] ),
    .cin(\adder_6bit_0.c[1] ),
    .cout(\adder_6bit_0.c[2] ),
    .s(\adder_6bit_0.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_0.fa_3  (
    .a(\adder_5bit_0.s[3] ),
    .b(\adder_5bit_1.s[3] ),
    .cin(\adder_6bit_0.c[2] ),
    .cout(\adder_6bit_0.c[3] ),
    .s(\adder_6bit_0.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_0.fa_4  (
    .a(\adder_5bit_0.s[4] ),
    .b(\adder_5bit_1.s[4] ),
    .cin(\adder_6bit_0.c[3] ),
    .cout(\adder_6bit_0.c[4] ),
    .s(\adder_6bit_0.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_0.fa_5  (
    .a(\adder_5bit_0.s[5] ),
    .b(\adder_5bit_1.s[5] ),
    .cin(\adder_6bit_0.c[4] ),
    .cout(\adder_6bit_0.c[5] ),
    .s(\adder_6bit_0.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_0.fa_6  (
    .a(\adder_5bit_0.s[5] ),
    .b(\adder_5bit_1.s[5] ),
    .cin(\adder_6bit_0.c[5] ),
    .s(\adder_6bit_0.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1256|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_0.ha_0  (
    .a(\adder_5bit_0.s[0] ),
    .b(\adder_5bit_1.s[0] ),
    .cout(\adder_6bit_0.c[0] ),
    .s(\adder_6bit_0.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_1.fa_1  (
    .a(\adder_5bit_2.s[1] ),
    .b(\adder_5bit_3.s[1] ),
    .cin(\adder_6bit_1.c[0] ),
    .cout(\adder_6bit_1.c[1] ),
    .s(\adder_6bit_1.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_1.fa_2  (
    .a(\adder_5bit_2.s[2] ),
    .b(\adder_5bit_3.s[2] ),
    .cin(\adder_6bit_1.c[1] ),
    .cout(\adder_6bit_1.c[2] ),
    .s(\adder_6bit_1.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_1.fa_3  (
    .a(\adder_5bit_2.s[3] ),
    .b(\adder_5bit_3.s[3] ),
    .cin(\adder_6bit_1.c[2] ),
    .cout(\adder_6bit_1.c[3] ),
    .s(\adder_6bit_1.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_1.fa_4  (
    .a(\adder_5bit_2.s[4] ),
    .b(\adder_5bit_3.s[4] ),
    .cin(\adder_6bit_1.c[3] ),
    .cout(\adder_6bit_1.c[4] ),
    .s(\adder_6bit_1.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_1.fa_5  (
    .a(\adder_5bit_2.s[5] ),
    .b(\adder_5bit_3.s[5] ),
    .cin(\adder_6bit_1.c[4] ),
    .cout(\adder_6bit_1.c[5] ),
    .s(\adder_6bit_1.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_1.fa_6  (
    .a(\adder_5bit_2.s[5] ),
    .b(\adder_5bit_3.s[5] ),
    .cin(\adder_6bit_1.c[5] ),
    .s(\adder_6bit_1.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1257|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_1.ha_0  (
    .a(\adder_5bit_2.s[0] ),
    .b(\adder_5bit_3.s[0] ),
    .cout(\adder_6bit_1.c[0] ),
    .s(\adder_6bit_1.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_2.fa_1  (
    .a(\adder_5bit_4.s[1] ),
    .b(\adder_5bit_5.s[1] ),
    .cin(\adder_6bit_2.c[0] ),
    .cout(\adder_6bit_2.c[1] ),
    .s(\adder_6bit_2.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_2.fa_2  (
    .a(\adder_5bit_4.s[2] ),
    .b(\adder_5bit_5.s[2] ),
    .cin(\adder_6bit_2.c[1] ),
    .cout(\adder_6bit_2.c[2] ),
    .s(\adder_6bit_2.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_2.fa_3  (
    .a(\adder_5bit_4.s[3] ),
    .b(\adder_5bit_5.s[3] ),
    .cin(\adder_6bit_2.c[2] ),
    .cout(\adder_6bit_2.c[3] ),
    .s(\adder_6bit_2.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_2.fa_4  (
    .a(\adder_5bit_4.s[4] ),
    .b(\adder_5bit_5.s[4] ),
    .cin(\adder_6bit_2.c[3] ),
    .cout(\adder_6bit_2.c[4] ),
    .s(\adder_6bit_2.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_2.fa_5  (
    .a(\adder_5bit_4.s[5] ),
    .b(\adder_5bit_5.s[5] ),
    .cin(\adder_6bit_2.c[4] ),
    .cout(\adder_6bit_2.c[5] ),
    .s(\adder_6bit_2.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_2.fa_6  (
    .a(\adder_5bit_4.s[5] ),
    .b(\adder_5bit_5.s[5] ),
    .cin(\adder_6bit_2.c[5] ),
    .s(\adder_6bit_2.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1258|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_2.ha_0  (
    .a(\adder_5bit_4.s[0] ),
    .b(\adder_5bit_5.s[0] ),
    .cout(\adder_6bit_2.c[0] ),
    .s(\adder_6bit_2.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_3.fa_1  (
    .a(\adder_5bit_6.s[1] ),
    .b(\adder_5bit_7.s[1] ),
    .cin(\adder_6bit_3.c[0] ),
    .cout(\adder_6bit_3.c[1] ),
    .s(\adder_6bit_3.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_3.fa_2  (
    .a(\adder_5bit_6.s[2] ),
    .b(\adder_5bit_7.s[2] ),
    .cin(\adder_6bit_3.c[1] ),
    .cout(\adder_6bit_3.c[2] ),
    .s(\adder_6bit_3.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_3.fa_3  (
    .a(\adder_5bit_6.s[3] ),
    .b(\adder_5bit_7.s[3] ),
    .cin(\adder_6bit_3.c[2] ),
    .cout(\adder_6bit_3.c[3] ),
    .s(\adder_6bit_3.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_3.fa_4  (
    .a(\adder_5bit_6.s[4] ),
    .b(\adder_5bit_7.s[4] ),
    .cin(\adder_6bit_3.c[3] ),
    .cout(\adder_6bit_3.c[4] ),
    .s(\adder_6bit_3.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_3.fa_5  (
    .a(\adder_5bit_6.s[5] ),
    .b(\adder_5bit_7.s[5] ),
    .cin(\adder_6bit_3.c[4] ),
    .cout(\adder_6bit_3.c[5] ),
    .s(\adder_6bit_3.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_3.fa_6  (
    .a(\adder_5bit_6.s[5] ),
    .b(\adder_5bit_7.s[5] ),
    .cin(\adder_6bit_3.c[5] ),
    .s(\adder_6bit_3.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1259|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_3.ha_0  (
    .a(\adder_5bit_6.s[0] ),
    .b(\adder_5bit_7.s[0] ),
    .cout(\adder_6bit_3.c[0] ),
    .s(\adder_6bit_3.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_4.fa_1  (
    .a(\adder_5bit_8.s[1] ),
    .b(\adder_5bit_9.s[1] ),
    .cin(\adder_6bit_4.c[0] ),
    .cout(\adder_6bit_4.c[1] ),
    .s(\adder_6bit_4.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_4.fa_2  (
    .a(\adder_5bit_8.s[2] ),
    .b(\adder_5bit_9.s[2] ),
    .cin(\adder_6bit_4.c[1] ),
    .cout(\adder_6bit_4.c[2] ),
    .s(\adder_6bit_4.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_4.fa_3  (
    .a(\adder_5bit_8.s[3] ),
    .b(\adder_5bit_9.s[3] ),
    .cin(\adder_6bit_4.c[2] ),
    .cout(\adder_6bit_4.c[3] ),
    .s(\adder_6bit_4.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_4.fa_4  (
    .a(\adder_5bit_8.s[4] ),
    .b(\adder_5bit_9.s[4] ),
    .cin(\adder_6bit_4.c[3] ),
    .cout(\adder_6bit_4.c[4] ),
    .s(\adder_6bit_4.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_4.fa_5  (
    .a(\adder_5bit_8.s[5] ),
    .b(\adder_5bit_9.s[5] ),
    .cin(\adder_6bit_4.c[4] ),
    .cout(\adder_6bit_4.c[5] ),
    .s(\adder_6bit_4.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_4.fa_6  (
    .a(\adder_5bit_8.s[5] ),
    .b(\adder_5bit_9.s[5] ),
    .cin(\adder_6bit_4.c[5] ),
    .s(\adder_6bit_4.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1260|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_4.ha_0  (
    .a(\adder_5bit_8.s[0] ),
    .b(\adder_5bit_9.s[0] ),
    .cout(\adder_6bit_4.c[0] ),
    .s(\adder_6bit_4.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_5.fa_1  (
    .a(\adder_5bit_10.s[1] ),
    .b(\adder_5bit_11.s[1] ),
    .cin(\adder_6bit_5.c[0] ),
    .cout(\adder_6bit_5.c[1] ),
    .s(\adder_6bit_5.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_5.fa_2  (
    .a(\adder_5bit_10.s[2] ),
    .b(\adder_5bit_11.s[2] ),
    .cin(\adder_6bit_5.c[1] ),
    .cout(\adder_6bit_5.c[2] ),
    .s(\adder_6bit_5.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_5.fa_3  (
    .a(\adder_5bit_10.s[3] ),
    .b(\adder_5bit_11.s[3] ),
    .cin(\adder_6bit_5.c[2] ),
    .cout(\adder_6bit_5.c[3] ),
    .s(\adder_6bit_5.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_5.fa_4  (
    .a(\adder_5bit_10.s[4] ),
    .b(\adder_5bit_11.s[4] ),
    .cin(\adder_6bit_5.c[3] ),
    .cout(\adder_6bit_5.c[4] ),
    .s(\adder_6bit_5.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_5.fa_5  (
    .a(\adder_5bit_10.s[5] ),
    .b(\adder_5bit_11.s[5] ),
    .cin(\adder_6bit_5.c[4] ),
    .cout(\adder_6bit_5.c[5] ),
    .s(\adder_6bit_5.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_5.fa_6  (
    .a(\adder_5bit_10.s[5] ),
    .b(\adder_5bit_11.s[5] ),
    .cin(\adder_6bit_5.c[5] ),
    .s(\adder_6bit_5.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1261|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_5.ha_0  (
    .a(\adder_5bit_10.s[0] ),
    .b(\adder_5bit_11.s[0] ),
    .cout(\adder_6bit_5.c[0] ),
    .s(\adder_6bit_5.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_6.fa_1  (
    .a(\adder_5bit_12.s[1] ),
    .b(\adder_5bit_13.s[1] ),
    .cin(\adder_6bit_6.c[0] ),
    .cout(\adder_6bit_6.c[1] ),
    .s(\adder_6bit_6.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_6.fa_2  (
    .a(\adder_5bit_12.s[2] ),
    .b(\adder_5bit_13.s[2] ),
    .cin(\adder_6bit_6.c[1] ),
    .cout(\adder_6bit_6.c[2] ),
    .s(\adder_6bit_6.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_6.fa_3  (
    .a(\adder_5bit_12.s[3] ),
    .b(\adder_5bit_13.s[3] ),
    .cin(\adder_6bit_6.c[2] ),
    .cout(\adder_6bit_6.c[3] ),
    .s(\adder_6bit_6.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_6.fa_4  (
    .a(\adder_5bit_12.s[4] ),
    .b(\adder_5bit_13.s[4] ),
    .cin(\adder_6bit_6.c[3] ),
    .cout(\adder_6bit_6.c[4] ),
    .s(\adder_6bit_6.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_6.fa_5  (
    .a(\adder_5bit_12.s[5] ),
    .b(\adder_5bit_13.s[5] ),
    .cin(\adder_6bit_6.c[4] ),
    .cout(\adder_6bit_6.c[5] ),
    .s(\adder_6bit_6.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_6.fa_6  (
    .a(\adder_5bit_12.s[5] ),
    .b(\adder_5bit_13.s[5] ),
    .cin(\adder_6bit_6.c[5] ),
    .s(\adder_6bit_6.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1262|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_6.ha_0  (
    .a(\adder_5bit_12.s[0] ),
    .b(\adder_5bit_13.s[0] ),
    .cout(\adder_6bit_6.c[0] ),
    .s(\adder_6bit_6.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1008" *)
  full_adder \adder_6bit_7.fa_1  (
    .a(\adder_5bit_14.s[1] ),
    .b(\adder_5bit_15.s[1] ),
    .cin(\adder_6bit_7.c[0] ),
    .cout(\adder_6bit_7.c[1] ),
    .s(\adder_6bit_7.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1009" *)
  full_adder \adder_6bit_7.fa_2  (
    .a(\adder_5bit_14.s[2] ),
    .b(\adder_5bit_15.s[2] ),
    .cin(\adder_6bit_7.c[1] ),
    .cout(\adder_6bit_7.c[2] ),
    .s(\adder_6bit_7.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1010" *)
  full_adder \adder_6bit_7.fa_3  (
    .a(\adder_5bit_14.s[3] ),
    .b(\adder_5bit_15.s[3] ),
    .cin(\adder_6bit_7.c[2] ),
    .cout(\adder_6bit_7.c[3] ),
    .s(\adder_6bit_7.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1011" *)
  full_adder \adder_6bit_7.fa_4  (
    .a(\adder_5bit_14.s[4] ),
    .b(\adder_5bit_15.s[4] ),
    .cin(\adder_6bit_7.c[3] ),
    .cout(\adder_6bit_7.c[4] ),
    .s(\adder_6bit_7.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1012" *)
  full_adder \adder_6bit_7.fa_5  (
    .a(\adder_5bit_14.s[5] ),
    .b(\adder_5bit_15.s[5] ),
    .cin(\adder_6bit_7.c[4] ),
    .cout(\adder_6bit_7.c[5] ),
    .s(\adder_6bit_7.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1013" *)
  adder_sign_extension \adder_6bit_7.fa_6  (
    .a(\adder_5bit_14.s[5] ),
    .b(\adder_5bit_15.s[5] ),
    .cin(\adder_6bit_7.c[5] ),
    .s(\adder_6bit_7.s[6] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1263|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1007" *)
  half_adder \adder_6bit_7.ha_0  (
    .a(\adder_5bit_14.s[0] ),
    .b(\adder_5bit_15.s[0] ),
    .cout(\adder_6bit_7.c[0] ),
    .s(\adder_6bit_7.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1026" *)
  full_adder \adder_7bit_0.fa_1  (
    .a(\adder_6bit_0.s[1] ),
    .b(\adder_6bit_1.s[1] ),
    .cin(\adder_7bit_0.c[0] ),
    .cout(\adder_7bit_0.c[1] ),
    .s(\adder_7bit_0.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1027" *)
  full_adder \adder_7bit_0.fa_2  (
    .a(\adder_6bit_0.s[2] ),
    .b(\adder_6bit_1.s[2] ),
    .cin(\adder_7bit_0.c[1] ),
    .cout(\adder_7bit_0.c[2] ),
    .s(\adder_7bit_0.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1028" *)
  full_adder \adder_7bit_0.fa_3  (
    .a(\adder_6bit_0.s[3] ),
    .b(\adder_6bit_1.s[3] ),
    .cin(\adder_7bit_0.c[2] ),
    .cout(\adder_7bit_0.c[3] ),
    .s(\adder_7bit_0.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1029" *)
  full_adder \adder_7bit_0.fa_4  (
    .a(\adder_6bit_0.s[4] ),
    .b(\adder_6bit_1.s[4] ),
    .cin(\adder_7bit_0.c[3] ),
    .cout(\adder_7bit_0.c[4] ),
    .s(\adder_7bit_0.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1030" *)
  full_adder \adder_7bit_0.fa_5  (
    .a(\adder_6bit_0.s[5] ),
    .b(\adder_6bit_1.s[5] ),
    .cin(\adder_7bit_0.c[4] ),
    .cout(\adder_7bit_0.c[5] ),
    .s(\adder_7bit_0.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1031" *)
  full_adder \adder_7bit_0.fa_6  (
    .a(\adder_6bit_0.s[6] ),
    .b(\adder_6bit_1.s[6] ),
    .cin(\adder_7bit_0.c[5] ),
    .cout(\adder_7bit_0.c[6] ),
    .s(\adder_7bit_0.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1032" *)
  adder_sign_extension \adder_7bit_0.fa_7  (
    .a(\adder_6bit_0.s[6] ),
    .b(\adder_6bit_1.s[6] ),
    .cin(\adder_7bit_0.c[6] ),
    .s(\adder_7bit_0.s[7] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1264|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1025" *)
  half_adder \adder_7bit_0.ha_0  (
    .a(\adder_6bit_0.s[0] ),
    .b(\adder_6bit_1.s[0] ),
    .cout(\adder_7bit_0.c[0] ),
    .s(\adder_7bit_0.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1026" *)
  full_adder \adder_7bit_1.fa_1  (
    .a(\adder_6bit_2.s[1] ),
    .b(\adder_6bit_3.s[1] ),
    .cin(\adder_7bit_1.c[0] ),
    .cout(\adder_7bit_1.c[1] ),
    .s(\adder_7bit_1.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1027" *)
  full_adder \adder_7bit_1.fa_2  (
    .a(\adder_6bit_2.s[2] ),
    .b(\adder_6bit_3.s[2] ),
    .cin(\adder_7bit_1.c[1] ),
    .cout(\adder_7bit_1.c[2] ),
    .s(\adder_7bit_1.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1028" *)
  full_adder \adder_7bit_1.fa_3  (
    .a(\adder_6bit_2.s[3] ),
    .b(\adder_6bit_3.s[3] ),
    .cin(\adder_7bit_1.c[2] ),
    .cout(\adder_7bit_1.c[3] ),
    .s(\adder_7bit_1.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1029" *)
  full_adder \adder_7bit_1.fa_4  (
    .a(\adder_6bit_2.s[4] ),
    .b(\adder_6bit_3.s[4] ),
    .cin(\adder_7bit_1.c[3] ),
    .cout(\adder_7bit_1.c[4] ),
    .s(\adder_7bit_1.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1030" *)
  full_adder \adder_7bit_1.fa_5  (
    .a(\adder_6bit_2.s[5] ),
    .b(\adder_6bit_3.s[5] ),
    .cin(\adder_7bit_1.c[4] ),
    .cout(\adder_7bit_1.c[5] ),
    .s(\adder_7bit_1.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1031" *)
  full_adder \adder_7bit_1.fa_6  (
    .a(\adder_6bit_2.s[6] ),
    .b(\adder_6bit_3.s[6] ),
    .cin(\adder_7bit_1.c[5] ),
    .cout(\adder_7bit_1.c[6] ),
    .s(\adder_7bit_1.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1032" *)
  adder_sign_extension \adder_7bit_1.fa_7  (
    .a(\adder_6bit_2.s[6] ),
    .b(\adder_6bit_3.s[6] ),
    .cin(\adder_7bit_1.c[6] ),
    .s(\adder_7bit_1.s[7] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1265|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1025" *)
  half_adder \adder_7bit_1.ha_0  (
    .a(\adder_6bit_2.s[0] ),
    .b(\adder_6bit_3.s[0] ),
    .cout(\adder_7bit_1.c[0] ),
    .s(\adder_7bit_1.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1026" *)
  full_adder \adder_7bit_2.fa_1  (
    .a(\adder_6bit_4.s[1] ),
    .b(\adder_6bit_5.s[1] ),
    .cin(\adder_7bit_2.c[0] ),
    .cout(\adder_7bit_2.c[1] ),
    .s(\adder_7bit_2.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1027" *)
  full_adder \adder_7bit_2.fa_2  (
    .a(\adder_6bit_4.s[2] ),
    .b(\adder_6bit_5.s[2] ),
    .cin(\adder_7bit_2.c[1] ),
    .cout(\adder_7bit_2.c[2] ),
    .s(\adder_7bit_2.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1028" *)
  full_adder \adder_7bit_2.fa_3  (
    .a(\adder_6bit_4.s[3] ),
    .b(\adder_6bit_5.s[3] ),
    .cin(\adder_7bit_2.c[2] ),
    .cout(\adder_7bit_2.c[3] ),
    .s(\adder_7bit_2.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1029" *)
  full_adder \adder_7bit_2.fa_4  (
    .a(\adder_6bit_4.s[4] ),
    .b(\adder_6bit_5.s[4] ),
    .cin(\adder_7bit_2.c[3] ),
    .cout(\adder_7bit_2.c[4] ),
    .s(\adder_7bit_2.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1030" *)
  full_adder \adder_7bit_2.fa_5  (
    .a(\adder_6bit_4.s[5] ),
    .b(\adder_6bit_5.s[5] ),
    .cin(\adder_7bit_2.c[4] ),
    .cout(\adder_7bit_2.c[5] ),
    .s(\adder_7bit_2.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1031" *)
  full_adder \adder_7bit_2.fa_6  (
    .a(\adder_6bit_4.s[6] ),
    .b(\adder_6bit_5.s[6] ),
    .cin(\adder_7bit_2.c[5] ),
    .cout(\adder_7bit_2.c[6] ),
    .s(\adder_7bit_2.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1032" *)
  adder_sign_extension \adder_7bit_2.fa_7  (
    .a(\adder_6bit_4.s[6] ),
    .b(\adder_6bit_5.s[6] ),
    .cin(\adder_7bit_2.c[6] ),
    .s(\adder_7bit_2.s[7] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1266|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1025" *)
  half_adder \adder_7bit_2.ha_0  (
    .a(\adder_6bit_4.s[0] ),
    .b(\adder_6bit_5.s[0] ),
    .cout(\adder_7bit_2.c[0] ),
    .s(\adder_7bit_2.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1026" *)
  full_adder \adder_7bit_3.fa_1  (
    .a(\adder_6bit_6.s[1] ),
    .b(\adder_6bit_7.s[1] ),
    .cin(\adder_7bit_3.c[0] ),
    .cout(\adder_7bit_3.c[1] ),
    .s(\adder_7bit_3.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1027" *)
  full_adder \adder_7bit_3.fa_2  (
    .a(\adder_6bit_6.s[2] ),
    .b(\adder_6bit_7.s[2] ),
    .cin(\adder_7bit_3.c[1] ),
    .cout(\adder_7bit_3.c[2] ),
    .s(\adder_7bit_3.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1028" *)
  full_adder \adder_7bit_3.fa_3  (
    .a(\adder_6bit_6.s[3] ),
    .b(\adder_6bit_7.s[3] ),
    .cin(\adder_7bit_3.c[2] ),
    .cout(\adder_7bit_3.c[3] ),
    .s(\adder_7bit_3.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1029" *)
  full_adder \adder_7bit_3.fa_4  (
    .a(\adder_6bit_6.s[4] ),
    .b(\adder_6bit_7.s[4] ),
    .cin(\adder_7bit_3.c[3] ),
    .cout(\adder_7bit_3.c[4] ),
    .s(\adder_7bit_3.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1030" *)
  full_adder \adder_7bit_3.fa_5  (
    .a(\adder_6bit_6.s[5] ),
    .b(\adder_6bit_7.s[5] ),
    .cin(\adder_7bit_3.c[4] ),
    .cout(\adder_7bit_3.c[5] ),
    .s(\adder_7bit_3.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1031" *)
  full_adder \adder_7bit_3.fa_6  (
    .a(\adder_6bit_6.s[6] ),
    .b(\adder_6bit_7.s[6] ),
    .cin(\adder_7bit_3.c[5] ),
    .cout(\adder_7bit_3.c[6] ),
    .s(\adder_7bit_3.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1032" *)
  adder_sign_extension \adder_7bit_3.fa_7  (
    .a(\adder_6bit_6.s[6] ),
    .b(\adder_6bit_7.s[6] ),
    .cin(\adder_7bit_3.c[6] ),
    .s(\adder_7bit_3.s[7] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1267|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1025" *)
  half_adder \adder_7bit_3.ha_0  (
    .a(\adder_6bit_6.s[0] ),
    .b(\adder_6bit_7.s[0] ),
    .cout(\adder_7bit_3.c[0] ),
    .s(\adder_7bit_3.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1045" *)
  full_adder \adder_8bit_0.fa_1  (
    .a(\adder_7bit_0.s[1] ),
    .b(\adder_7bit_1.s[1] ),
    .cin(\adder_8bit_0.c[0] ),
    .cout(\adder_8bit_0.c[1] ),
    .s(\adder_8bit_0.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1046" *)
  full_adder \adder_8bit_0.fa_2  (
    .a(\adder_7bit_0.s[2] ),
    .b(\adder_7bit_1.s[2] ),
    .cin(\adder_8bit_0.c[1] ),
    .cout(\adder_8bit_0.c[2] ),
    .s(\adder_8bit_0.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1047" *)
  full_adder \adder_8bit_0.fa_3  (
    .a(\adder_7bit_0.s[3] ),
    .b(\adder_7bit_1.s[3] ),
    .cin(\adder_8bit_0.c[2] ),
    .cout(\adder_8bit_0.c[3] ),
    .s(\adder_8bit_0.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1048" *)
  full_adder \adder_8bit_0.fa_4  (
    .a(\adder_7bit_0.s[4] ),
    .b(\adder_7bit_1.s[4] ),
    .cin(\adder_8bit_0.c[3] ),
    .cout(\adder_8bit_0.c[4] ),
    .s(\adder_8bit_0.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1049" *)
  full_adder \adder_8bit_0.fa_5  (
    .a(\adder_7bit_0.s[5] ),
    .b(\adder_7bit_1.s[5] ),
    .cin(\adder_8bit_0.c[4] ),
    .cout(\adder_8bit_0.c[5] ),
    .s(\adder_8bit_0.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1050" *)
  full_adder \adder_8bit_0.fa_6  (
    .a(\adder_7bit_0.s[6] ),
    .b(\adder_7bit_1.s[6] ),
    .cin(\adder_8bit_0.c[5] ),
    .cout(\adder_8bit_0.c[6] ),
    .s(\adder_8bit_0.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1051" *)
  full_adder \adder_8bit_0.fa_7  (
    .a(\adder_7bit_0.s[7] ),
    .b(\adder_7bit_1.s[7] ),
    .cin(\adder_8bit_0.c[6] ),
    .cout(\adder_8bit_0.c[7] ),
    .s(\adder_8bit_0.s[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1052" *)
  adder_sign_extension \adder_8bit_0.fa_8  (
    .a(\adder_7bit_0.s[7] ),
    .b(\adder_7bit_1.s[7] ),
    .cin(\adder_8bit_0.c[7] ),
    .s(\adder_8bit_0.s[8] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1268|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1044" *)
  half_adder \adder_8bit_0.ha_0  (
    .a(\adder_7bit_0.s[0] ),
    .b(\adder_7bit_1.s[0] ),
    .cout(\adder_8bit_0.c[0] ),
    .s(\adder_8bit_0.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1045" *)
  full_adder \adder_8bit_1.fa_1  (
    .a(\adder_7bit_2.s[1] ),
    .b(\adder_7bit_3.s[1] ),
    .cin(\adder_8bit_1.c[0] ),
    .cout(\adder_8bit_1.c[1] ),
    .s(\adder_8bit_1.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1046" *)
  full_adder \adder_8bit_1.fa_2  (
    .a(\adder_7bit_2.s[2] ),
    .b(\adder_7bit_3.s[2] ),
    .cin(\adder_8bit_1.c[1] ),
    .cout(\adder_8bit_1.c[2] ),
    .s(\adder_8bit_1.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1047" *)
  full_adder \adder_8bit_1.fa_3  (
    .a(\adder_7bit_2.s[3] ),
    .b(\adder_7bit_3.s[3] ),
    .cin(\adder_8bit_1.c[2] ),
    .cout(\adder_8bit_1.c[3] ),
    .s(\adder_8bit_1.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1048" *)
  full_adder \adder_8bit_1.fa_4  (
    .a(\adder_7bit_2.s[4] ),
    .b(\adder_7bit_3.s[4] ),
    .cin(\adder_8bit_1.c[3] ),
    .cout(\adder_8bit_1.c[4] ),
    .s(\adder_8bit_1.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1049" *)
  full_adder \adder_8bit_1.fa_5  (
    .a(\adder_7bit_2.s[5] ),
    .b(\adder_7bit_3.s[5] ),
    .cin(\adder_8bit_1.c[4] ),
    .cout(\adder_8bit_1.c[5] ),
    .s(\adder_8bit_1.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1050" *)
  full_adder \adder_8bit_1.fa_6  (
    .a(\adder_7bit_2.s[6] ),
    .b(\adder_7bit_3.s[6] ),
    .cin(\adder_8bit_1.c[5] ),
    .cout(\adder_8bit_1.c[6] ),
    .s(\adder_8bit_1.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1051" *)
  full_adder \adder_8bit_1.fa_7  (
    .a(\adder_7bit_2.s[7] ),
    .b(\adder_7bit_3.s[7] ),
    .cin(\adder_8bit_1.c[6] ),
    .cout(\adder_8bit_1.c[7] ),
    .s(\adder_8bit_1.s[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1052" *)
  adder_sign_extension \adder_8bit_1.fa_8  (
    .a(\adder_7bit_2.s[7] ),
    .b(\adder_7bit_3.s[7] ),
    .cin(\adder_8bit_1.c[7] ),
    .s(\adder_8bit_1.s[8] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1269|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1044" *)
  half_adder \adder_8bit_1.ha_0  (
    .a(\adder_7bit_2.s[0] ),
    .b(\adder_7bit_3.s[0] ),
    .cout(\adder_8bit_1.c[0] ),
    .s(\adder_8bit_1.s[0] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1065" *)
  full_adder \adder_9bit.fa_1  (
    .a(\adder_8bit_0.s[1] ),
    .b(\adder_8bit_1.s[1] ),
    .cin(\adder_9bit.c[0] ),
    .cout(\adder_9bit.c[1] ),
    .s(\adder_9bit.s[1] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1066" *)
  full_adder \adder_9bit.fa_2  (
    .a(\adder_8bit_0.s[2] ),
    .b(\adder_8bit_1.s[2] ),
    .cin(\adder_9bit.c[1] ),
    .cout(\adder_9bit.c[2] ),
    .s(\adder_9bit.s[2] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1067" *)
  full_adder \adder_9bit.fa_3  (
    .a(\adder_8bit_0.s[3] ),
    .b(\adder_8bit_1.s[3] ),
    .cin(\adder_9bit.c[2] ),
    .cout(\adder_9bit.c[3] ),
    .s(\adder_9bit.s[3] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1068" *)
  full_adder \adder_9bit.fa_4  (
    .a(\adder_8bit_0.s[4] ),
    .b(\adder_8bit_1.s[4] ),
    .cin(\adder_9bit.c[3] ),
    .cout(\adder_9bit.c[4] ),
    .s(\adder_9bit.s[4] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1069" *)
  full_adder \adder_9bit.fa_5  (
    .a(\adder_8bit_0.s[5] ),
    .b(\adder_8bit_1.s[5] ),
    .cin(\adder_9bit.c[4] ),
    .cout(\adder_9bit.c[5] ),
    .s(\adder_9bit.s[5] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1070" *)
  full_adder \adder_9bit.fa_6  (
    .a(\adder_8bit_0.s[6] ),
    .b(\adder_8bit_1.s[6] ),
    .cin(\adder_9bit.c[5] ),
    .cout(\adder_9bit.c[6] ),
    .s(\adder_9bit.s[6] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1071" *)
  full_adder \adder_9bit.fa_7  (
    .a(\adder_8bit_0.s[7] ),
    .b(\adder_8bit_1.s[7] ),
    .cin(\adder_9bit.c[6] ),
    .cout(\adder_9bit.c[7] ),
    .s(\adder_9bit.s[7] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1072" *)
  full_adder \adder_9bit.fa_8  (
    .a(\adder_8bit_0.s[8] ),
    .b(\adder_8bit_1.s[8] ),
    .cin(\adder_9bit.c[7] ),
    .cout(\adder_9bit.c[8] ),
    .s(\adder_9bit.s[8] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1073" *)
  adder_sign_extension \adder_9bit.fa_9  (
    .a(\adder_8bit_0.s[8] ),
    .b(\adder_8bit_1.s[8] ),
    .cin(\adder_9bit.c[8] ),
    .s(\adder_9bit.s[9] ),
    .sign(sign_weight)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1270|results/dcim_macro_64x64_for_4bitx4bit/frontend/verilog_file/top_module/dcim_macro_64x64_for_4bitx4bit.v:1064" *)
  half_adder \adder_9bit.ha_0  (
    .a(\adder_8bit_0.s[0] ),
    .b(\adder_8bit_1.s[0] ),
    .cout(\adder_9bit.c[0] ),
    .s(\adder_9bit.s[0] )
  );
  assign \adder_7bit_1.a[6]  = \adder_6bit_2.s[6] ;
  assign \adder_7bit_1.a[5]  = \adder_6bit_2.s[5] ;
  assign \adder_7bit_1.a[4]  = \adder_6bit_2.s[4] ;
  assign \adder_7bit_1.a[3]  = \adder_6bit_2.s[3] ;
  assign \adder_7bit_1.a[2]  = \adder_6bit_2.s[2] ;
  assign \adder_7bit_1.a[1]  = \adder_6bit_2.s[1] ;
  assign \adder_7bit_1.a[0]  = \adder_6bit_2.s[0] ;
  assign \adder_7bit_1.b[6]  = \adder_6bit_3.s[6] ;
  assign \adder_7bit_1.b[5]  = \adder_6bit_3.s[5] ;
  assign \adder_7bit_1.b[4]  = \adder_6bit_3.s[4] ;
  assign \adder_7bit_1.b[3]  = \adder_6bit_3.s[3] ;
  assign \adder_7bit_1.b[2]  = \adder_6bit_3.s[2] ;
  assign \adder_7bit_1.b[1]  = \adder_6bit_3.s[1] ;
  assign \adder_7bit_1.b[0]  = \adder_6bit_3.s[0] ;
  assign \adder_7bit_0.a[6]  = \adder_6bit_0.s[6] ;
  assign \adder_7bit_0.a[5]  = \adder_6bit_0.s[5] ;
  assign \adder_7bit_0.a[4]  = \adder_6bit_0.s[4] ;
  assign \adder_7bit_0.a[3]  = \adder_6bit_0.s[3] ;
  assign \adder_7bit_0.a[2]  = \adder_6bit_0.s[2] ;
  assign \adder_7bit_0.a[1]  = \adder_6bit_0.s[1] ;
  assign \adder_7bit_0.a[0]  = \adder_6bit_0.s[0] ;
  assign \adder_7bit_0.b[6]  = \adder_6bit_1.s[6] ;
  assign \adder_7bit_0.b[5]  = \adder_6bit_1.s[5] ;
  assign \adder_7bit_0.b[4]  = \adder_6bit_1.s[4] ;
  assign \adder_7bit_0.b[3]  = \adder_6bit_1.s[3] ;
  assign \adder_7bit_0.b[2]  = \adder_6bit_1.s[2] ;
  assign \adder_7bit_0.b[1]  = \adder_6bit_1.s[1] ;
  assign \adder_7bit_0.b[0]  = \adder_6bit_1.s[0] ;
  assign \adder_6bit_7.a[5]  = \adder_5bit_14.s[5] ;
  assign \adder_6bit_7.a[4]  = \adder_5bit_14.s[4] ;
  assign \adder_6bit_7.a[3]  = \adder_5bit_14.s[3] ;
  assign \adder_6bit_7.a[2]  = \adder_5bit_14.s[2] ;
  assign \adder_6bit_7.a[1]  = \adder_5bit_14.s[1] ;
  assign \adder_6bit_7.a[0]  = \adder_5bit_14.s[0] ;
  assign \adder_6bit_6.a[5]  = \adder_5bit_12.s[5] ;
  assign \adder_6bit_6.a[4]  = \adder_5bit_12.s[4] ;
  assign \adder_6bit_6.a[3]  = \adder_5bit_12.s[3] ;
  assign \adder_6bit_6.a[2]  = \adder_5bit_12.s[2] ;
  assign \adder_6bit_6.a[1]  = \adder_5bit_12.s[1] ;
  assign \adder_6bit_6.a[0]  = \adder_5bit_12.s[0] ;
  assign \adder_6bit_6.b[5]  = \adder_5bit_13.s[5] ;
  assign \adder_6bit_6.b[4]  = \adder_5bit_13.s[4] ;
  assign \adder_6bit_6.b[3]  = \adder_5bit_13.s[3] ;
  assign \adder_6bit_6.b[2]  = \adder_5bit_13.s[2] ;
  assign \adder_6bit_6.b[1]  = \adder_5bit_13.s[1] ;
  assign \adder_6bit_6.b[0]  = \adder_5bit_13.s[0] ;
  assign \adder_6bit_4.a[5]  = \adder_5bit_8.s[5] ;
  assign \adder_6bit_4.a[4]  = \adder_5bit_8.s[4] ;
  assign \adder_6bit_4.a[3]  = \adder_5bit_8.s[3] ;
  assign \adder_6bit_4.a[2]  = \adder_5bit_8.s[2] ;
  assign \adder_6bit_4.a[1]  = \adder_5bit_8.s[1] ;
  assign \adder_6bit_4.a[0]  = \adder_5bit_8.s[0] ;
  assign \adder_6bit_4.b[5]  = \adder_5bit_9.s[5] ;
  assign \adder_6bit_4.b[4]  = \adder_5bit_9.s[4] ;
  assign \adder_6bit_4.b[3]  = \adder_5bit_9.s[3] ;
  assign \adder_6bit_4.b[2]  = \adder_5bit_9.s[2] ;
  assign \adder_6bit_4.b[1]  = \adder_5bit_9.s[1] ;
  assign \adder_6bit_4.b[0]  = \adder_5bit_9.s[0] ;
  assign \adder_6bit_3.a[5]  = \adder_5bit_6.s[5] ;
  assign \adder_6bit_3.a[4]  = \adder_5bit_6.s[4] ;
  assign \adder_6bit_3.a[3]  = \adder_5bit_6.s[3] ;
  assign \adder_6bit_3.a[2]  = \adder_5bit_6.s[2] ;
  assign \adder_6bit_3.a[1]  = \adder_5bit_6.s[1] ;
  assign \adder_6bit_3.a[0]  = \adder_5bit_6.s[0] ;
  assign \adder_6bit_3.b[5]  = \adder_5bit_7.s[5] ;
  assign \adder_6bit_3.b[4]  = \adder_5bit_7.s[4] ;
  assign \adder_6bit_3.b[3]  = \adder_5bit_7.s[3] ;
  assign \adder_6bit_3.b[2]  = \adder_5bit_7.s[2] ;
  assign \adder_6bit_3.b[1]  = \adder_5bit_7.s[1] ;
  assign \adder_6bit_3.b[0]  = \adder_5bit_7.s[0] ;
  assign \adder_6bit_0.a[5]  = \adder_5bit_0.s[5] ;
  assign \adder_6bit_0.a[4]  = \adder_5bit_0.s[4] ;
  assign \adder_6bit_0.a[3]  = \adder_5bit_0.s[3] ;
  assign \adder_6bit_0.a[2]  = \adder_5bit_0.s[2] ;
  assign \adder_6bit_0.a[1]  = \adder_5bit_0.s[1] ;
  assign \adder_6bit_0.a[0]  = \adder_5bit_0.s[0] ;
  assign \adder_5bit_13.a[4]  = \adder_4bit_26.s[4] ;
  assign \adder_5bit_13.a[3]  = \adder_4bit_26.s[3] ;
  assign \adder_5bit_13.a[2]  = \adder_4bit_26.s[2] ;
  assign \adder_5bit_13.a[1]  = \adder_4bit_26.s[1] ;
  assign \adder_5bit_13.a[0]  = \adder_4bit_26.s[0] ;
  assign \adder_5bit_11.a[4]  = \adder_4bit_22.s[4] ;
  assign \adder_5bit_11.a[3]  = \adder_4bit_22.s[3] ;
  assign \adder_5bit_11.a[2]  = \adder_4bit_22.s[2] ;
  assign \adder_5bit_11.a[1]  = \adder_4bit_22.s[1] ;
  assign \adder_5bit_11.a[0]  = \adder_4bit_22.s[0] ;
  assign \adder_5bit_10.a[4]  = \adder_4bit_20.s[4] ;
  assign \adder_5bit_10.a[3]  = \adder_4bit_20.s[3] ;
  assign \adder_5bit_10.a[2]  = \adder_4bit_20.s[2] ;
  assign \adder_5bit_10.a[1]  = \adder_4bit_20.s[1] ;
  assign \adder_5bit_10.a[0]  = \adder_4bit_20.s[0] ;
  assign \adder_5bit_9.a[4]  = \adder_4bit_18.s[4] ;
  assign \adder_5bit_9.a[3]  = \adder_4bit_18.s[3] ;
  assign \adder_5bit_9.a[2]  = \adder_4bit_18.s[2] ;
  assign \adder_5bit_9.a[1]  = \adder_4bit_18.s[1] ;
  assign \adder_5bit_9.a[0]  = \adder_4bit_18.s[0] ;
  assign \adder_5bit_8.a[4]  = \adder_4bit_16.s[4] ;
  assign \adder_5bit_8.a[3]  = \adder_4bit_16.s[3] ;
  assign \adder_5bit_8.a[2]  = \adder_4bit_16.s[2] ;
  assign \adder_5bit_8.a[1]  = \adder_4bit_16.s[1] ;
  assign \adder_5bit_8.a[0]  = \adder_4bit_16.s[0] ;
  assign \adder_5bit_7.a[4]  = \adder_4bit_14.s[4] ;
  assign \adder_5bit_7.a[3]  = \adder_4bit_14.s[3] ;
  assign \adder_5bit_7.a[2]  = \adder_4bit_14.s[2] ;
  assign \adder_5bit_7.a[1]  = \adder_4bit_14.s[1] ;
  assign \adder_5bit_7.a[0]  = \adder_4bit_14.s[0] ;
  assign \adder_5bit_3.a[4]  = \adder_4bit_6.s[4] ;
  assign \adder_5bit_3.a[3]  = \adder_4bit_6.s[3] ;
  assign \adder_5bit_3.a[2]  = \adder_4bit_6.s[2] ;
  assign \adder_5bit_3.a[1]  = \adder_4bit_6.s[1] ;
  assign \adder_5bit_3.a[0]  = \adder_4bit_6.s[0] ;
  assign \adder_5bit_2.a[4]  = \adder_4bit_4.s[4] ;
  assign \adder_5bit_2.a[3]  = \adder_4bit_4.s[3] ;
  assign \adder_5bit_2.a[2]  = \adder_4bit_4.s[2] ;
  assign \adder_5bit_2.a[1]  = \adder_4bit_4.s[1] ;
  assign \adder_5bit_2.a[0]  = \adder_4bit_4.s[0] ;
  assign \adder_5bit_0.a[4]  = \adder_4bit_0.s[4] ;
  assign \adder_5bit_0.a[3]  = \adder_4bit_0.s[3] ;
  assign \adder_5bit_0.a[2]  = \adder_4bit_0.s[2] ;
  assign \adder_5bit_0.a[1]  = \adder_4bit_0.s[1] ;
  assign \adder_5bit_0.a[0]  = \adder_4bit_0.s[0] ;
  assign \adder_5bit_0.b[4]  = \adder_4bit_1.s[4] ;
  assign \adder_5bit_0.b[3]  = \adder_4bit_1.s[3] ;
  assign \adder_5bit_0.b[2]  = \adder_4bit_1.s[2] ;
  assign \adder_5bit_0.b[1]  = \adder_4bit_1.s[1] ;
  assign \adder_5bit_0.b[0]  = \adder_4bit_1.s[0] ;
  assign \adder_4bit_30.a[3]  = \in_60[3] ;
  assign \adder_4bit_30.a[2]  = \in_60[2] ;
  assign \adder_4bit_30.a[1]  = \in_60[1] ;
  assign \adder_4bit_30.a[0]  = \in_60[0] ;
  assign \adder_4bit_29.a[3]  = \in_58[3] ;
  assign \adder_4bit_29.a[2]  = \in_58[2] ;
  assign \adder_4bit_29.a[1]  = \in_58[1] ;
  assign \adder_4bit_29.a[0]  = \in_58[0] ;
  assign \adder_4bit_27.a[3]  = \in_54[3] ;
  assign \adder_4bit_27.a[2]  = \in_54[2] ;
  assign \adder_4bit_27.a[1]  = \in_54[1] ;
  assign \adder_4bit_27.a[0]  = \in_54[0] ;
  assign \adder_4bit_26.a[3]  = \in_52[3] ;
  assign \adder_4bit_26.a[2]  = \in_52[2] ;
  assign \adder_4bit_26.a[1]  = \in_52[1] ;
  assign \adder_4bit_26.a[0]  = \in_52[0] ;
  assign \adder_5bit_1.a[4]  = \adder_4bit_2.s[4] ;
  assign \adder_5bit_1.a[3]  = \adder_4bit_2.s[3] ;
  assign \adder_5bit_1.a[2]  = \adder_4bit_2.s[2] ;
  assign \adder_5bit_1.a[1]  = \adder_4bit_2.s[1] ;
  assign \adder_5bit_1.a[0]  = \adder_4bit_2.s[0] ;
  assign \adder_4bit_25.a[3]  = \in_50[3] ;
  assign \adder_4bit_25.a[2]  = \in_50[2] ;
  assign \adder_4bit_25.a[1]  = \in_50[1] ;
  assign \adder_4bit_25.a[0]  = \in_50[0] ;
  assign \adder_4bit_23.a[3]  = \in_46[3] ;
  assign \adder_4bit_23.a[2]  = \in_46[2] ;
  assign \adder_4bit_23.a[1]  = \in_46[1] ;
  assign \adder_4bit_23.a[0]  = \in_46[0] ;
  assign \adder_4bit_21.a[3]  = \in_42[3] ;
  assign \adder_4bit_21.a[2]  = \in_42[2] ;
  assign \adder_4bit_21.a[1]  = \in_42[1] ;
  assign \adder_4bit_21.a[0]  = \in_42[0] ;
  assign \adder_4bit_20.a[3]  = \in_40[3] ;
  assign \adder_4bit_20.a[2]  = \in_40[2] ;
  assign \adder_4bit_20.a[1]  = \in_40[1] ;
  assign \adder_4bit_20.a[0]  = \in_40[0] ;
  assign \adder_4bit_19.a[3]  = \in_38[3] ;
  assign \adder_4bit_19.a[2]  = \in_38[2] ;
  assign \adder_4bit_19.a[1]  = \in_38[1] ;
  assign \adder_4bit_19.a[0]  = \in_38[0] ;
  assign \adder_4bit_16.a[3]  = \in_32[3] ;
  assign \adder_4bit_16.a[2]  = \in_32[2] ;
  assign \adder_4bit_16.a[1]  = \in_32[1] ;
  assign \adder_4bit_16.a[0]  = \in_32[0] ;
  assign \adder_4bit_15.a[3]  = \in_30[3] ;
  assign \adder_4bit_15.a[2]  = \in_30[2] ;
  assign \adder_4bit_15.a[1]  = \in_30[1] ;
  assign \adder_4bit_15.a[0]  = \in_30[0] ;
  assign \adder_4bit_13.a[3]  = \in_26[3] ;
  assign \adder_4bit_13.a[2]  = \in_26[2] ;
  assign \adder_4bit_13.a[1]  = \in_26[1] ;
  assign \adder_4bit_13.a[0]  = \in_26[0] ;
  assign \adder_4bit_11.a[3]  = \in_22[3] ;
  assign \adder_4bit_11.a[2]  = \in_22[2] ;
  assign \adder_4bit_11.a[1]  = \in_22[1] ;
  assign \adder_4bit_11.a[0]  = \in_22[0] ;
  assign \adder_4bit_10.a[3]  = \in_20[3] ;
  assign \adder_4bit_10.a[2]  = \in_20[2] ;
  assign \adder_4bit_10.a[1]  = \in_20[1] ;
  assign \adder_4bit_10.a[0]  = \in_20[0] ;
  assign \adder_4bit_9.a[3]  = \in_18[3] ;
  assign \adder_4bit_9.a[2]  = \in_18[2] ;
  assign \adder_4bit_9.a[1]  = \in_18[1] ;
  assign \adder_4bit_9.a[0]  = \in_18[0] ;
  assign \adder_4bit_8.a[3]  = \in_16[3] ;
  assign \adder_4bit_8.a[2]  = \in_16[2] ;
  assign \adder_4bit_8.a[1]  = \in_16[1] ;
  assign \adder_4bit_8.a[0]  = \in_16[0] ;
  assign \sum_8bit_1[8]  = \adder_8bit_1.s[8] ;
  assign \sum_8bit_1[7]  = \adder_8bit_1.s[7] ;
  assign \sum_8bit_1[6]  = \adder_8bit_1.s[6] ;
  assign \sum_8bit_1[5]  = \adder_8bit_1.s[5] ;
  assign \sum_8bit_1[4]  = \adder_8bit_1.s[4] ;
  assign \sum_8bit_1[3]  = \adder_8bit_1.s[3] ;
  assign \sum_8bit_1[2]  = \adder_8bit_1.s[2] ;
  assign \sum_8bit_1[1]  = \adder_8bit_1.s[1] ;
  assign \sum_8bit_1[0]  = \adder_8bit_1.s[0] ;
  assign \sum_8bit_0[8]  = \adder_8bit_0.s[8] ;
  assign \sum_8bit_0[7]  = \adder_8bit_0.s[7] ;
  assign \sum_8bit_0[6]  = \adder_8bit_0.s[6] ;
  assign \sum_8bit_0[5]  = \adder_8bit_0.s[5] ;
  assign \sum_8bit_0[4]  = \adder_8bit_0.s[4] ;
  assign \sum_8bit_0[3]  = \adder_8bit_0.s[3] ;
  assign \sum_8bit_0[2]  = \adder_8bit_0.s[2] ;
  assign \sum_8bit_0[1]  = \adder_8bit_0.s[1] ;
  assign \sum_8bit_0[0]  = \adder_8bit_0.s[0] ;
  assign \sum_7bit_3[7]  = \adder_7bit_3.s[7] ;
  assign \sum_7bit_3[6]  = \adder_7bit_3.s[6] ;
  assign \sum_7bit_3[5]  = \adder_7bit_3.s[5] ;
  assign \sum_7bit_3[4]  = \adder_7bit_3.s[4] ;
  assign \sum_7bit_3[3]  = \adder_7bit_3.s[3] ;
  assign \sum_7bit_3[2]  = \adder_7bit_3.s[2] ;
  assign \sum_7bit_3[1]  = \adder_7bit_3.s[1] ;
  assign \sum_7bit_3[0]  = \adder_7bit_3.s[0] ;
  assign \sum_7bit_2[7]  = \adder_7bit_2.s[7] ;
  assign \sum_7bit_2[6]  = \adder_7bit_2.s[6] ;
  assign \sum_7bit_2[5]  = \adder_7bit_2.s[5] ;
  assign \sum_7bit_2[4]  = \adder_7bit_2.s[4] ;
  assign \sum_7bit_2[3]  = \adder_7bit_2.s[3] ;
  assign \sum_7bit_2[2]  = \adder_7bit_2.s[2] ;
  assign \sum_7bit_2[1]  = \adder_7bit_2.s[1] ;
  assign \sum_7bit_2[0]  = \adder_7bit_2.s[0] ;
  assign \sum_7bit_1[7]  = \adder_7bit_1.s[7] ;
  assign \sum_7bit_1[6]  = \adder_7bit_1.s[6] ;
  assign \sum_7bit_1[5]  = \adder_7bit_1.s[5] ;
  assign \sum_7bit_1[4]  = \adder_7bit_1.s[4] ;
  assign \sum_7bit_1[3]  = \adder_7bit_1.s[3] ;
  assign \sum_7bit_1[2]  = \adder_7bit_1.s[2] ;
  assign \sum_7bit_1[1]  = \adder_7bit_1.s[1] ;
  assign \sum_7bit_1[0]  = \adder_7bit_1.s[0] ;
  assign \sum_7bit_0[7]  = \adder_7bit_0.s[7] ;
  assign \sum_7bit_0[6]  = \adder_7bit_0.s[6] ;
  assign \sum_7bit_0[5]  = \adder_7bit_0.s[5] ;
  assign \sum_7bit_0[4]  = \adder_7bit_0.s[4] ;
  assign \sum_7bit_0[3]  = \adder_7bit_0.s[3] ;
  assign \sum_7bit_0[2]  = \adder_7bit_0.s[2] ;
  assign \sum_7bit_0[1]  = \adder_7bit_0.s[1] ;
  assign \sum_7bit_0[0]  = \adder_7bit_0.s[0] ;
  assign \sum_6bit_7[6]  = \adder_6bit_7.s[6] ;
  assign \sum_6bit_7[5]  = \adder_6bit_7.s[5] ;
  assign \sum_6bit_7[4]  = \adder_6bit_7.s[4] ;
  assign \sum_6bit_7[3]  = \adder_6bit_7.s[3] ;
  assign \sum_6bit_7[2]  = \adder_6bit_7.s[2] ;
  assign \sum_6bit_7[1]  = \adder_6bit_7.s[1] ;
  assign \sum_6bit_7[0]  = \adder_6bit_7.s[0] ;
  assign \sum_6bit_6[6]  = \adder_6bit_6.s[6] ;
  assign \sum_6bit_6[5]  = \adder_6bit_6.s[5] ;
  assign \sum_6bit_6[4]  = \adder_6bit_6.s[4] ;
  assign \sum_6bit_6[3]  = \adder_6bit_6.s[3] ;
  assign \sum_6bit_6[2]  = \adder_6bit_6.s[2] ;
  assign \sum_6bit_6[1]  = \adder_6bit_6.s[1] ;
  assign \sum_6bit_6[0]  = \adder_6bit_6.s[0] ;
  assign \sum_6bit_5[6]  = \adder_6bit_5.s[6] ;
  assign \sum_6bit_5[5]  = \adder_6bit_5.s[5] ;
  assign \sum_6bit_5[4]  = \adder_6bit_5.s[4] ;
  assign \sum_6bit_5[3]  = \adder_6bit_5.s[3] ;
  assign \sum_6bit_5[2]  = \adder_6bit_5.s[2] ;
  assign \sum_6bit_5[1]  = \adder_6bit_5.s[1] ;
  assign \sum_6bit_5[0]  = \adder_6bit_5.s[0] ;
  assign \sum_6bit_4[6]  = \adder_6bit_4.s[6] ;
  assign \sum_6bit_4[5]  = \adder_6bit_4.s[5] ;
  assign \sum_6bit_4[4]  = \adder_6bit_4.s[4] ;
  assign \sum_6bit_4[3]  = \adder_6bit_4.s[3] ;
  assign \sum_6bit_4[2]  = \adder_6bit_4.s[2] ;
  assign \sum_6bit_4[1]  = \adder_6bit_4.s[1] ;
  assign \sum_6bit_4[0]  = \adder_6bit_4.s[0] ;
  assign \sum_6bit_3[6]  = \adder_6bit_3.s[6] ;
  assign \sum_6bit_3[5]  = \adder_6bit_3.s[5] ;
  assign \sum_6bit_3[4]  = \adder_6bit_3.s[4] ;
  assign \sum_6bit_3[3]  = \adder_6bit_3.s[3] ;
  assign \sum_6bit_3[2]  = \adder_6bit_3.s[2] ;
  assign \sum_6bit_3[1]  = \adder_6bit_3.s[1] ;
  assign \sum_6bit_3[0]  = \adder_6bit_3.s[0] ;
  assign \sum_6bit_2[6]  = \adder_6bit_2.s[6] ;
  assign \sum_6bit_2[5]  = \adder_6bit_2.s[5] ;
  assign \sum_6bit_2[4]  = \adder_6bit_2.s[4] ;
  assign \sum_6bit_2[3]  = \adder_6bit_2.s[3] ;
  assign \sum_6bit_2[2]  = \adder_6bit_2.s[2] ;
  assign \sum_6bit_2[1]  = \adder_6bit_2.s[1] ;
  assign \sum_6bit_2[0]  = \adder_6bit_2.s[0] ;
  assign \sum_6bit_1[6]  = \adder_6bit_1.s[6] ;
  assign \sum_6bit_1[5]  = \adder_6bit_1.s[5] ;
  assign \sum_6bit_1[4]  = \adder_6bit_1.s[4] ;
  assign \sum_6bit_1[3]  = \adder_6bit_1.s[3] ;
  assign \sum_6bit_1[2]  = \adder_6bit_1.s[2] ;
  assign \sum_6bit_1[1]  = \adder_6bit_1.s[1] ;
  assign \sum_6bit_1[0]  = \adder_6bit_1.s[0] ;
  assign \sum_6bit_0[6]  = \adder_6bit_0.s[6] ;
  assign \sum_6bit_0[5]  = \adder_6bit_0.s[5] ;
  assign \sum_6bit_0[4]  = \adder_6bit_0.s[4] ;
  assign \sum_6bit_0[3]  = \adder_6bit_0.s[3] ;
  assign \sum_6bit_0[2]  = \adder_6bit_0.s[2] ;
  assign \sum_6bit_0[1]  = \adder_6bit_0.s[1] ;
  assign \sum_6bit_0[0]  = \adder_6bit_0.s[0] ;
  assign \sum_5bit_15[5]  = \adder_5bit_15.s[5] ;
  assign \sum_5bit_15[4]  = \adder_5bit_15.s[4] ;
  assign \sum_5bit_15[3]  = \adder_5bit_15.s[3] ;
  assign \sum_5bit_15[2]  = \adder_5bit_15.s[2] ;
  assign \sum_5bit_15[1]  = \adder_5bit_15.s[1] ;
  assign \sum_5bit_15[0]  = \adder_5bit_15.s[0] ;
  assign \sum_5bit_14[5]  = \adder_5bit_14.s[5] ;
  assign \sum_5bit_14[4]  = \adder_5bit_14.s[4] ;
  assign \sum_5bit_14[3]  = \adder_5bit_14.s[3] ;
  assign \sum_5bit_14[2]  = \adder_5bit_14.s[2] ;
  assign \sum_5bit_14[1]  = \adder_5bit_14.s[1] ;
  assign \sum_5bit_14[0]  = \adder_5bit_14.s[0] ;
  assign \sum_5bit_13[5]  = \adder_5bit_13.s[5] ;
  assign \sum_5bit_13[4]  = \adder_5bit_13.s[4] ;
  assign \sum_5bit_13[3]  = \adder_5bit_13.s[3] ;
  assign \sum_5bit_13[2]  = \adder_5bit_13.s[2] ;
  assign \sum_5bit_13[1]  = \adder_5bit_13.s[1] ;
  assign \sum_5bit_13[0]  = \adder_5bit_13.s[0] ;
  assign \sum_5bit_12[5]  = \adder_5bit_12.s[5] ;
  assign \sum_5bit_12[4]  = \adder_5bit_12.s[4] ;
  assign \sum_5bit_12[3]  = \adder_5bit_12.s[3] ;
  assign \sum_5bit_12[2]  = \adder_5bit_12.s[2] ;
  assign \sum_5bit_12[1]  = \adder_5bit_12.s[1] ;
  assign \sum_5bit_12[0]  = \adder_5bit_12.s[0] ;
  assign \sum_5bit_11[5]  = \adder_5bit_11.s[5] ;
  assign \sum_5bit_11[4]  = \adder_5bit_11.s[4] ;
  assign \sum_5bit_11[3]  = \adder_5bit_11.s[3] ;
  assign \sum_5bit_11[2]  = \adder_5bit_11.s[2] ;
  assign \sum_5bit_11[1]  = \adder_5bit_11.s[1] ;
  assign \sum_5bit_11[0]  = \adder_5bit_11.s[0] ;
  assign \sum_5bit_10[5]  = \adder_5bit_10.s[5] ;
  assign \sum_5bit_10[4]  = \adder_5bit_10.s[4] ;
  assign \sum_5bit_10[3]  = \adder_5bit_10.s[3] ;
  assign \sum_5bit_10[2]  = \adder_5bit_10.s[2] ;
  assign \sum_5bit_10[1]  = \adder_5bit_10.s[1] ;
  assign \sum_5bit_10[0]  = \adder_5bit_10.s[0] ;
  assign \sum_5bit_9[5]  = \adder_5bit_9.s[5] ;
  assign \sum_5bit_9[4]  = \adder_5bit_9.s[4] ;
  assign \sum_5bit_9[3]  = \adder_5bit_9.s[3] ;
  assign \sum_5bit_9[2]  = \adder_5bit_9.s[2] ;
  assign \sum_5bit_9[1]  = \adder_5bit_9.s[1] ;
  assign \sum_5bit_9[0]  = \adder_5bit_9.s[0] ;
  assign \sum_5bit_8[5]  = \adder_5bit_8.s[5] ;
  assign \sum_5bit_8[4]  = \adder_5bit_8.s[4] ;
  assign \sum_5bit_8[3]  = \adder_5bit_8.s[3] ;
  assign \sum_5bit_8[2]  = \adder_5bit_8.s[2] ;
  assign \sum_5bit_8[1]  = \adder_5bit_8.s[1] ;
  assign \sum_5bit_8[0]  = \adder_5bit_8.s[0] ;
  assign \sum_5bit_7[5]  = \adder_5bit_7.s[5] ;
  assign \sum_5bit_7[4]  = \adder_5bit_7.s[4] ;
  assign \sum_5bit_7[3]  = \adder_5bit_7.s[3] ;
  assign \sum_5bit_7[2]  = \adder_5bit_7.s[2] ;
  assign \sum_5bit_7[1]  = \adder_5bit_7.s[1] ;
  assign \sum_5bit_7[0]  = \adder_5bit_7.s[0] ;
  assign \sum_5bit_6[5]  = \adder_5bit_6.s[5] ;
  assign \sum_5bit_6[4]  = \adder_5bit_6.s[4] ;
  assign \sum_5bit_6[3]  = \adder_5bit_6.s[3] ;
  assign \sum_5bit_6[2]  = \adder_5bit_6.s[2] ;
  assign \sum_5bit_6[1]  = \adder_5bit_6.s[1] ;
  assign \sum_5bit_6[0]  = \adder_5bit_6.s[0] ;
  assign \sum_5bit_5[5]  = \adder_5bit_5.s[5] ;
  assign \sum_5bit_5[4]  = \adder_5bit_5.s[4] ;
  assign \sum_5bit_5[3]  = \adder_5bit_5.s[3] ;
  assign \sum_5bit_5[2]  = \adder_5bit_5.s[2] ;
  assign \sum_5bit_5[1]  = \adder_5bit_5.s[1] ;
  assign \sum_5bit_5[0]  = \adder_5bit_5.s[0] ;
  assign \sum_5bit_4[5]  = \adder_5bit_4.s[5] ;
  assign \sum_5bit_4[4]  = \adder_5bit_4.s[4] ;
  assign \sum_5bit_4[3]  = \adder_5bit_4.s[3] ;
  assign \sum_5bit_4[2]  = \adder_5bit_4.s[2] ;
  assign \sum_5bit_4[1]  = \adder_5bit_4.s[1] ;
  assign \sum_5bit_4[0]  = \adder_5bit_4.s[0] ;
  assign \sum_5bit_3[5]  = \adder_5bit_3.s[5] ;
  assign \sum_5bit_3[4]  = \adder_5bit_3.s[4] ;
  assign \sum_5bit_3[3]  = \adder_5bit_3.s[3] ;
  assign \sum_5bit_3[2]  = \adder_5bit_3.s[2] ;
  assign \sum_5bit_3[1]  = \adder_5bit_3.s[1] ;
  assign \sum_5bit_3[0]  = \adder_5bit_3.s[0] ;
  assign \sum_5bit_2[5]  = \adder_5bit_2.s[5] ;
  assign \sum_5bit_2[4]  = \adder_5bit_2.s[4] ;
  assign \sum_5bit_2[3]  = \adder_5bit_2.s[3] ;
  assign \sum_5bit_2[2]  = \adder_5bit_2.s[2] ;
  assign \sum_5bit_2[1]  = \adder_5bit_2.s[1] ;
  assign \sum_5bit_2[0]  = \adder_5bit_2.s[0] ;
  assign \sum_5bit_1[5]  = \adder_5bit_1.s[5] ;
  assign \sum_5bit_1[4]  = \adder_5bit_1.s[4] ;
  assign \sum_5bit_1[3]  = \adder_5bit_1.s[3] ;
  assign \sum_5bit_1[2]  = \adder_5bit_1.s[2] ;
  assign \sum_5bit_1[1]  = \adder_5bit_1.s[1] ;
  assign \sum_5bit_1[0]  = \adder_5bit_1.s[0] ;
  assign \sum_5bit_0[5]  = \adder_5bit_0.s[5] ;
  assign \sum_5bit_0[4]  = \adder_5bit_0.s[4] ;
  assign \sum_5bit_0[3]  = \adder_5bit_0.s[3] ;
  assign \sum_5bit_0[2]  = \adder_5bit_0.s[2] ;
  assign \sum_5bit_0[1]  = \adder_5bit_0.s[1] ;
  assign \sum_5bit_0[0]  = \adder_5bit_0.s[0] ;
  assign \sum_4bit_31[4]  = \adder_4bit_31.s[4] ;
  assign \sum_4bit_31[3]  = \adder_4bit_31.s[3] ;
  assign \sum_4bit_31[2]  = \adder_4bit_31.s[2] ;
  assign \sum_4bit_31[1]  = \adder_4bit_31.s[1] ;
  assign \sum_4bit_31[0]  = \adder_4bit_31.s[0] ;
  assign \sum_4bit_30[4]  = \adder_4bit_30.s[4] ;
  assign \sum_4bit_30[3]  = \adder_4bit_30.s[3] ;
  assign \sum_4bit_30[2]  = \adder_4bit_30.s[2] ;
  assign \sum_4bit_30[1]  = \adder_4bit_30.s[1] ;
  assign \sum_4bit_30[0]  = \adder_4bit_30.s[0] ;
  assign \sum_4bit_29[4]  = \adder_4bit_29.s[4] ;
  assign \sum_4bit_29[3]  = \adder_4bit_29.s[3] ;
  assign \sum_4bit_29[2]  = \adder_4bit_29.s[2] ;
  assign \sum_4bit_29[1]  = \adder_4bit_29.s[1] ;
  assign \sum_4bit_29[0]  = \adder_4bit_29.s[0] ;
  assign \sum_4bit_28[4]  = \adder_4bit_28.s[4] ;
  assign \sum_4bit_28[3]  = \adder_4bit_28.s[3] ;
  assign \sum_4bit_28[2]  = \adder_4bit_28.s[2] ;
  assign \sum_4bit_28[1]  = \adder_4bit_28.s[1] ;
  assign \sum_4bit_28[0]  = \adder_4bit_28.s[0] ;
  assign \sum_4bit_27[4]  = \adder_4bit_27.s[4] ;
  assign \sum_4bit_27[3]  = \adder_4bit_27.s[3] ;
  assign \sum_4bit_27[2]  = \adder_4bit_27.s[2] ;
  assign \sum_4bit_27[1]  = \adder_4bit_27.s[1] ;
  assign \sum_4bit_27[0]  = \adder_4bit_27.s[0] ;
  assign \sum_4bit_26[4]  = \adder_4bit_26.s[4] ;
  assign \sum_4bit_26[3]  = \adder_4bit_26.s[3] ;
  assign \sum_4bit_26[2]  = \adder_4bit_26.s[2] ;
  assign \sum_4bit_26[1]  = \adder_4bit_26.s[1] ;
  assign \sum_4bit_26[0]  = \adder_4bit_26.s[0] ;
  assign \sum_4bit_25[4]  = \adder_4bit_25.s[4] ;
  assign \sum_4bit_25[3]  = \adder_4bit_25.s[3] ;
  assign \sum_4bit_25[2]  = \adder_4bit_25.s[2] ;
  assign \sum_4bit_25[1]  = \adder_4bit_25.s[1] ;
  assign \sum_4bit_25[0]  = \adder_4bit_25.s[0] ;
  assign \sum_4bit_24[4]  = \adder_4bit_24.s[4] ;
  assign \sum_4bit_24[3]  = \adder_4bit_24.s[3] ;
  assign \sum_4bit_24[2]  = \adder_4bit_24.s[2] ;
  assign \sum_4bit_24[1]  = \adder_4bit_24.s[1] ;
  assign \sum_4bit_24[0]  = \adder_4bit_24.s[0] ;
  assign \sum_4bit_23[4]  = \adder_4bit_23.s[4] ;
  assign \sum_4bit_23[3]  = \adder_4bit_23.s[3] ;
  assign \sum_4bit_23[2]  = \adder_4bit_23.s[2] ;
  assign \sum_4bit_23[1]  = \adder_4bit_23.s[1] ;
  assign \sum_4bit_23[0]  = \adder_4bit_23.s[0] ;
  assign \sum_4bit_22[4]  = \adder_4bit_22.s[4] ;
  assign \sum_4bit_22[3]  = \adder_4bit_22.s[3] ;
  assign \sum_4bit_22[2]  = \adder_4bit_22.s[2] ;
  assign \sum_4bit_22[1]  = \adder_4bit_22.s[1] ;
  assign \sum_4bit_22[0]  = \adder_4bit_22.s[0] ;
  assign \sum_4bit_21[4]  = \adder_4bit_21.s[4] ;
  assign \sum_4bit_21[3]  = \adder_4bit_21.s[3] ;
  assign \sum_4bit_21[2]  = \adder_4bit_21.s[2] ;
  assign \sum_4bit_21[1]  = \adder_4bit_21.s[1] ;
  assign \sum_4bit_21[0]  = \adder_4bit_21.s[0] ;
  assign \sum_4bit_20[4]  = \adder_4bit_20.s[4] ;
  assign \sum_4bit_20[3]  = \adder_4bit_20.s[3] ;
  assign \sum_4bit_20[2]  = \adder_4bit_20.s[2] ;
  assign \sum_4bit_20[1]  = \adder_4bit_20.s[1] ;
  assign \sum_4bit_20[0]  = \adder_4bit_20.s[0] ;
  assign \sum_4bit_19[4]  = \adder_4bit_19.s[4] ;
  assign \sum_4bit_19[3]  = \adder_4bit_19.s[3] ;
  assign \sum_4bit_19[2]  = \adder_4bit_19.s[2] ;
  assign \sum_4bit_19[1]  = \adder_4bit_19.s[1] ;
  assign \sum_4bit_19[0]  = \adder_4bit_19.s[0] ;
  assign \sum_4bit_18[4]  = \adder_4bit_18.s[4] ;
  assign \sum_4bit_18[3]  = \adder_4bit_18.s[3] ;
  assign \sum_4bit_18[2]  = \adder_4bit_18.s[2] ;
  assign \sum_4bit_18[1]  = \adder_4bit_18.s[1] ;
  assign \sum_4bit_18[0]  = \adder_4bit_18.s[0] ;
  assign \sum_4bit_17[4]  = \adder_4bit_17.s[4] ;
  assign \sum_4bit_17[3]  = \adder_4bit_17.s[3] ;
  assign \sum_4bit_17[2]  = \adder_4bit_17.s[2] ;
  assign \sum_4bit_17[1]  = \adder_4bit_17.s[1] ;
  assign \sum_4bit_17[0]  = \adder_4bit_17.s[0] ;
  assign \sum_4bit_16[4]  = \adder_4bit_16.s[4] ;
  assign \sum_4bit_16[3]  = \adder_4bit_16.s[3] ;
  assign \sum_4bit_16[2]  = \adder_4bit_16.s[2] ;
  assign \sum_4bit_16[1]  = \adder_4bit_16.s[1] ;
  assign \sum_4bit_16[0]  = \adder_4bit_16.s[0] ;
  assign \sum_4bit_15[4]  = \adder_4bit_15.s[4] ;
  assign \sum_4bit_15[3]  = \adder_4bit_15.s[3] ;
  assign \sum_4bit_15[2]  = \adder_4bit_15.s[2] ;
  assign \sum_4bit_15[1]  = \adder_4bit_15.s[1] ;
  assign \sum_4bit_15[0]  = \adder_4bit_15.s[0] ;
  assign \sum_4bit_14[4]  = \adder_4bit_14.s[4] ;
  assign \sum_4bit_14[3]  = \adder_4bit_14.s[3] ;
  assign \sum_4bit_14[2]  = \adder_4bit_14.s[2] ;
  assign \sum_4bit_14[1]  = \adder_4bit_14.s[1] ;
  assign \sum_4bit_14[0]  = \adder_4bit_14.s[0] ;
  assign \sum_4bit_13[4]  = \adder_4bit_13.s[4] ;
  assign \sum_4bit_13[3]  = \adder_4bit_13.s[3] ;
  assign \sum_4bit_13[2]  = \adder_4bit_13.s[2] ;
  assign \sum_4bit_13[1]  = \adder_4bit_13.s[1] ;
  assign \sum_4bit_13[0]  = \adder_4bit_13.s[0] ;
  assign \sum_4bit_12[4]  = \adder_4bit_12.s[4] ;
  assign \sum_4bit_12[3]  = \adder_4bit_12.s[3] ;
  assign \sum_4bit_12[2]  = \adder_4bit_12.s[2] ;
  assign \sum_4bit_12[1]  = \adder_4bit_12.s[1] ;
  assign \sum_4bit_12[0]  = \adder_4bit_12.s[0] ;
  assign \sum_4bit_11[4]  = \adder_4bit_11.s[4] ;
  assign \sum_4bit_11[3]  = \adder_4bit_11.s[3] ;
  assign \sum_4bit_11[2]  = \adder_4bit_11.s[2] ;
  assign \sum_4bit_11[1]  = \adder_4bit_11.s[1] ;
  assign \sum_4bit_11[0]  = \adder_4bit_11.s[0] ;
  assign \sum_4bit_10[4]  = \adder_4bit_10.s[4] ;
  assign \sum_4bit_10[3]  = \adder_4bit_10.s[3] ;
  assign \sum_4bit_10[2]  = \adder_4bit_10.s[2] ;
  assign \sum_4bit_10[1]  = \adder_4bit_10.s[1] ;
  assign \sum_4bit_10[0]  = \adder_4bit_10.s[0] ;
  assign \sum_4bit_9[4]  = \adder_4bit_9.s[4] ;
  assign \sum_4bit_9[3]  = \adder_4bit_9.s[3] ;
  assign \sum_4bit_9[2]  = \adder_4bit_9.s[2] ;
  assign \sum_4bit_9[1]  = \adder_4bit_9.s[1] ;
  assign \sum_4bit_9[0]  = \adder_4bit_9.s[0] ;
  assign \sum_4bit_8[4]  = \adder_4bit_8.s[4] ;
  assign \sum_4bit_8[3]  = \adder_4bit_8.s[3] ;
  assign \sum_4bit_8[2]  = \adder_4bit_8.s[2] ;
  assign \sum_4bit_8[1]  = \adder_4bit_8.s[1] ;
  assign \sum_4bit_8[0]  = \adder_4bit_8.s[0] ;
  assign \sum_4bit_7[4]  = \adder_4bit_7.s[4] ;
  assign \sum_4bit_7[3]  = \adder_4bit_7.s[3] ;
  assign \sum_4bit_7[2]  = \adder_4bit_7.s[2] ;
  assign \sum_4bit_7[1]  = \adder_4bit_7.s[1] ;
  assign \sum_4bit_7[0]  = \adder_4bit_7.s[0] ;
  assign \sum_4bit_6[4]  = \adder_4bit_6.s[4] ;
  assign \sum_4bit_6[3]  = \adder_4bit_6.s[3] ;
  assign \sum_4bit_6[2]  = \adder_4bit_6.s[2] ;
  assign \sum_4bit_6[1]  = \adder_4bit_6.s[1] ;
  assign \sum_4bit_6[0]  = \adder_4bit_6.s[0] ;
  assign \sum_4bit_5[4]  = \adder_4bit_5.s[4] ;
  assign \sum_4bit_5[3]  = \adder_4bit_5.s[3] ;
  assign \sum_4bit_5[2]  = \adder_4bit_5.s[2] ;
  assign \sum_4bit_5[1]  = \adder_4bit_5.s[1] ;
  assign \sum_4bit_5[0]  = \adder_4bit_5.s[0] ;
  assign \sum_4bit_4[4]  = \adder_4bit_4.s[4] ;
  assign \sum_4bit_4[3]  = \adder_4bit_4.s[3] ;
  assign \sum_4bit_4[2]  = \adder_4bit_4.s[2] ;
  assign \sum_4bit_4[1]  = \adder_4bit_4.s[1] ;
  assign \sum_4bit_4[0]  = \adder_4bit_4.s[0] ;
  assign \sum_4bit_3[4]  = \adder_4bit_3.s[4] ;
  assign \sum_4bit_3[3]  = \adder_4bit_3.s[3] ;
  assign \sum_4bit_3[2]  = \adder_4bit_3.s[2] ;
  assign \sum_4bit_3[1]  = \adder_4bit_3.s[1] ;
  assign \sum_4bit_3[0]  = \adder_4bit_3.s[0] ;
  assign \sum_4bit_2[4]  = \adder_4bit_2.s[4] ;
  assign \sum_4bit_2[3]  = \adder_4bit_2.s[3] ;
  assign \sum_4bit_2[2]  = \adder_4bit_2.s[2] ;
  assign \sum_4bit_2[1]  = \adder_4bit_2.s[1] ;
  assign \sum_4bit_2[0]  = \adder_4bit_2.s[0] ;
  assign \sum_4bit_1[4]  = \adder_4bit_1.s[4] ;
  assign \sum_4bit_1[3]  = \adder_4bit_1.s[3] ;
  assign \sum_4bit_1[2]  = \adder_4bit_1.s[2] ;
  assign \sum_4bit_1[1]  = \adder_4bit_1.s[1] ;
  assign \sum_4bit_1[0]  = \adder_4bit_1.s[0] ;
  assign \sum_4bit_0[4]  = \adder_4bit_0.s[4] ;
  assign \sum_4bit_0[3]  = \adder_4bit_0.s[3] ;
  assign \sum_4bit_0[2]  = \adder_4bit_0.s[2] ;
  assign \sum_4bit_0[1]  = \adder_4bit_0.s[1] ;
  assign \sum_4bit_0[0]  = \adder_4bit_0.s[0] ;
  assign \out[9]  = \adder_9bit.s[9] ;
  assign \out[8]  = \adder_9bit.s[8] ;
  assign \out[7]  = \adder_9bit.s[7] ;
  assign \out[6]  = \adder_9bit.s[6] ;
  assign \out[5]  = \adder_9bit.s[5] ;
  assign \out[4]  = \adder_9bit.s[4] ;
  assign \out[3]  = \adder_9bit.s[3] ;
  assign \out[2]  = \adder_9bit.s[2] ;
  assign \out[1]  = \adder_9bit.s[1] ;
  assign \out[0]  = \adder_9bit.s[0] ;
  assign \adder_4bit_1.a[3]  = \in_2[3] ;
  assign \adder_4bit_1.a[2]  = \in_2[2] ;
  assign \adder_4bit_1.a[1]  = \in_2[1] ;
  assign \adder_4bit_1.a[0]  = \in_2[0] ;
  assign \adder_4bit_11.b[3]  = \in_23[3] ;
  assign \adder_4bit_11.b[2]  = \in_23[2] ;
  assign \adder_4bit_11.b[1]  = \in_23[1] ;
  assign \adder_4bit_11.b[0]  = \in_23[0] ;
  assign \adder_5bit_7.b[4]  = \adder_4bit_15.s[4] ;
  assign \adder_5bit_7.b[3]  = \adder_4bit_15.s[3] ;
  assign \adder_5bit_7.b[2]  = \adder_4bit_15.s[2] ;
  assign \adder_5bit_7.b[1]  = \adder_4bit_15.s[1] ;
  assign \adder_5bit_7.b[0]  = \adder_4bit_15.s[0] ;
  assign \adder_5bit_6.a[4]  = \adder_4bit_12.s[4] ;
  assign \adder_5bit_6.a[3]  = \adder_4bit_12.s[3] ;
  assign \adder_5bit_6.a[2]  = \adder_4bit_12.s[2] ;
  assign \adder_5bit_6.a[1]  = \adder_4bit_12.s[1] ;
  assign \adder_5bit_6.a[0]  = \adder_4bit_12.s[0] ;
  assign \adder_5bit_6.b[4]  = \adder_4bit_13.s[4] ;
  assign \adder_5bit_6.b[3]  = \adder_4bit_13.s[3] ;
  assign \adder_5bit_6.b[2]  = \adder_4bit_13.s[2] ;
  assign \adder_5bit_6.b[1]  = \adder_4bit_13.s[1] ;
  assign \adder_5bit_6.b[0]  = \adder_4bit_13.s[0] ;
  assign \adder_4bit_20.b[3]  = \in_41[3] ;
  assign \adder_4bit_20.b[2]  = \in_41[2] ;
  assign \adder_4bit_20.b[1]  = \in_41[1] ;
  assign \adder_4bit_20.b[0]  = \in_41[0] ;
  assign \adder_4bit_0.b[3]  = \in_1[3] ;
  assign \adder_4bit_0.b[2]  = \in_1[2] ;
  assign \adder_4bit_0.b[1]  = \in_1[1] ;
  assign \adder_4bit_0.b[0]  = \in_1[0] ;
  assign \adder_5bit_15.a[4]  = \adder_4bit_30.s[4] ;
  assign \adder_5bit_15.a[3]  = \adder_4bit_30.s[3] ;
  assign \adder_5bit_15.a[2]  = \adder_4bit_30.s[2] ;
  assign \adder_5bit_15.a[1]  = \adder_4bit_30.s[1] ;
  assign \adder_5bit_15.a[0]  = \adder_4bit_30.s[0] ;
  assign \adder_5bit_15.b[4]  = \adder_4bit_31.s[4] ;
  assign \adder_5bit_15.b[3]  = \adder_4bit_31.s[3] ;
  assign \adder_5bit_15.b[2]  = \adder_4bit_31.s[2] ;
  assign \adder_5bit_15.b[1]  = \adder_4bit_31.s[1] ;
  assign \adder_5bit_15.b[0]  = \adder_4bit_31.s[0] ;
  assign \adder_5bit_14.a[4]  = \adder_4bit_28.s[4] ;
  assign \adder_5bit_14.a[3]  = \adder_4bit_28.s[3] ;
  assign \adder_5bit_14.a[2]  = \adder_4bit_28.s[2] ;
  assign \adder_5bit_14.a[1]  = \adder_4bit_28.s[1] ;
  assign \adder_5bit_14.a[0]  = \adder_4bit_28.s[0] ;
  assign \adder_5bit_14.b[4]  = \adder_4bit_29.s[4] ;
  assign \adder_5bit_14.b[3]  = \adder_4bit_29.s[3] ;
  assign \adder_5bit_14.b[2]  = \adder_4bit_29.s[2] ;
  assign \adder_5bit_14.b[1]  = \adder_4bit_29.s[1] ;
  assign \adder_5bit_14.b[0]  = \adder_4bit_29.s[0] ;
  assign \adder_4bit_12.a[3]  = \in_24[3] ;
  assign \adder_4bit_12.a[2]  = \in_24[2] ;
  assign \adder_4bit_12.a[1]  = \in_24[1] ;
  assign \adder_4bit_12.a[0]  = \in_24[0] ;
  assign \adder_4bit_12.b[3]  = \in_25[3] ;
  assign \adder_4bit_12.b[2]  = \in_25[2] ;
  assign \adder_4bit_12.b[1]  = \in_25[1] ;
  assign \adder_4bit_12.b[0]  = \in_25[0] ;
  assign \adder_4bit_10.b[3]  = \in_21[3] ;
  assign \adder_4bit_10.b[2]  = \in_21[2] ;
  assign \adder_4bit_10.b[1]  = \in_21[1] ;
  assign \adder_4bit_10.b[0]  = \in_21[0] ;
  assign \adder_5bit_9.b[4]  = \adder_4bit_19.s[4] ;
  assign \adder_5bit_9.b[3]  = \adder_4bit_19.s[3] ;
  assign \adder_5bit_9.b[2]  = \adder_4bit_19.s[2] ;
  assign \adder_5bit_9.b[1]  = \adder_4bit_19.s[1] ;
  assign \adder_5bit_9.b[0]  = \adder_4bit_19.s[0] ;
  assign \adder_5bit_8.b[4]  = \adder_4bit_17.s[4] ;
  assign \adder_5bit_8.b[3]  = \adder_4bit_17.s[3] ;
  assign \adder_5bit_8.b[2]  = \adder_4bit_17.s[2] ;
  assign \adder_5bit_8.b[1]  = \adder_4bit_17.s[1] ;
  assign \adder_5bit_8.b[0]  = \adder_4bit_17.s[0] ;
  assign \adder_4bit_14.a[3]  = \in_28[3] ;
  assign \adder_4bit_14.a[2]  = \in_28[2] ;
  assign \adder_4bit_14.a[1]  = \in_28[1] ;
  assign \adder_4bit_14.a[0]  = \in_28[0] ;
  assign \adder_4bit_14.b[3]  = \in_29[3] ;
  assign \adder_4bit_14.b[2]  = \in_29[2] ;
  assign \adder_4bit_14.b[1]  = \in_29[1] ;
  assign \adder_4bit_14.b[0]  = \in_29[0] ;
  assign \adder_4bit_21.b[3]  = \in_43[3] ;
  assign \adder_4bit_21.b[2]  = \in_43[2] ;
  assign \adder_4bit_21.b[1]  = \in_43[1] ;
  assign \adder_4bit_21.b[0]  = \in_43[0] ;
  assign \adder_4bit_31.a[3]  = \in_62[3] ;
  assign \adder_4bit_31.a[2]  = \in_62[2] ;
  assign \adder_4bit_31.a[1]  = \in_62[1] ;
  assign \adder_4bit_31.a[0]  = \in_62[0] ;
  assign \adder_4bit_31.b[3]  = \in_63[3] ;
  assign \adder_4bit_31.b[2]  = \in_63[2] ;
  assign \adder_4bit_31.b[1]  = \in_63[1] ;
  assign \adder_4bit_31.b[0]  = \in_63[0] ;
  assign \adder_4bit_25.b[3]  = \in_51[3] ;
  assign \adder_4bit_25.b[2]  = \in_51[2] ;
  assign \adder_4bit_25.b[1]  = \in_51[1] ;
  assign \adder_4bit_25.b[0]  = \in_51[0] ;
  assign \adder_4bit_9.b[3]  = \in_19[3] ;
  assign \adder_4bit_9.b[2]  = \in_19[2] ;
  assign \adder_4bit_9.b[1]  = \in_19[1] ;
  assign \adder_4bit_9.b[0]  = \in_19[0] ;
  assign \adder_5bit_11.b[4]  = \adder_4bit_23.s[4] ;
  assign \adder_5bit_11.b[3]  = \adder_4bit_23.s[3] ;
  assign \adder_5bit_11.b[2]  = \adder_4bit_23.s[2] ;
  assign \adder_5bit_11.b[1]  = \adder_4bit_23.s[1] ;
  assign \adder_5bit_11.b[0]  = \adder_4bit_23.s[0] ;
  assign \adder_5bit_10.b[4]  = \adder_4bit_21.s[4] ;
  assign \adder_5bit_10.b[3]  = \adder_4bit_21.s[3] ;
  assign \adder_5bit_10.b[2]  = \adder_4bit_21.s[2] ;
  assign \adder_5bit_10.b[1]  = \adder_4bit_21.s[1] ;
  assign \adder_5bit_10.b[0]  = \adder_4bit_21.s[0] ;
  assign \adder_4bit_26.b[3]  = \in_53[3] ;
  assign \adder_4bit_26.b[2]  = \in_53[2] ;
  assign \adder_4bit_26.b[1]  = \in_53[1] ;
  assign \adder_4bit_26.b[0]  = \in_53[0] ;
  assign \adder_4bit_24.a[3]  = \in_48[3] ;
  assign \adder_4bit_24.a[2]  = \in_48[2] ;
  assign \adder_4bit_24.a[1]  = \in_48[1] ;
  assign \adder_4bit_24.a[0]  = \in_48[0] ;
  assign \adder_4bit_24.b[3]  = \in_49[3] ;
  assign \adder_4bit_24.b[2]  = \in_49[2] ;
  assign \adder_4bit_24.b[1]  = \in_49[1] ;
  assign \adder_4bit_24.b[0]  = \in_49[0] ;
  assign \adder_4bit_28.a[3]  = \in_56[3] ;
  assign \adder_4bit_28.a[2]  = \in_56[2] ;
  assign \adder_4bit_28.a[1]  = \in_56[1] ;
  assign \adder_4bit_28.a[0]  = \in_56[0] ;
  assign \adder_4bit_28.b[3]  = \in_57[3] ;
  assign \adder_4bit_28.b[2]  = \in_57[2] ;
  assign \adder_4bit_28.b[1]  = \in_57[1] ;
  assign \adder_4bit_28.b[0]  = \in_57[0] ;
  assign \adder_5bit_3.b[4]  = \adder_4bit_7.s[4] ;
  assign \adder_5bit_3.b[3]  = \adder_4bit_7.s[3] ;
  assign \adder_5bit_3.b[2]  = \adder_4bit_7.s[2] ;
  assign \adder_5bit_3.b[1]  = \adder_4bit_7.s[1] ;
  assign \adder_5bit_3.b[0]  = \adder_4bit_7.s[0] ;
  assign \adder_4bit_1.b[3]  = \in_3[3] ;
  assign \adder_4bit_1.b[2]  = \in_3[2] ;
  assign \adder_4bit_1.b[1]  = \in_3[1] ;
  assign \adder_4bit_1.b[0]  = \in_3[0] ;
  assign \adder_4bit_8.b[3]  = \in_17[3] ;
  assign \adder_4bit_8.b[2]  = \in_17[2] ;
  assign \adder_4bit_8.b[1]  = \in_17[1] ;
  assign \adder_4bit_8.b[0]  = \in_17[0] ;
  assign \adder_4bit_5.a[3]  = \in_10[3] ;
  assign \adder_4bit_5.a[2]  = \in_10[2] ;
  assign \adder_4bit_5.a[1]  = \in_10[1] ;
  assign \adder_4bit_5.a[0]  = \in_10[0] ;
  assign \adder_4bit_0.a[3]  = \in_0[3] ;
  assign \adder_4bit_0.a[2]  = \in_0[2] ;
  assign \adder_4bit_0.a[1]  = \in_0[1] ;
  assign \adder_4bit_0.a[0]  = \in_0[0] ;
  assign \adder_4bit_4.a[3]  = \in_8[3] ;
  assign \adder_4bit_4.a[2]  = \in_8[2] ;
  assign \adder_4bit_4.a[1]  = \in_8[1] ;
  assign \adder_4bit_4.a[0]  = \in_8[0] ;
  assign \adder_4bit_7.a[3]  = \in_14[3] ;
  assign \adder_4bit_7.a[2]  = \in_14[2] ;
  assign \adder_4bit_7.a[1]  = \in_14[1] ;
  assign \adder_4bit_7.a[0]  = \in_14[0] ;
  assign \adder_4bit_7.b[3]  = \in_15[3] ;
  assign \adder_4bit_7.b[2]  = \in_15[2] ;
  assign \adder_4bit_7.b[1]  = \in_15[1] ;
  assign \adder_4bit_7.b[0]  = \in_15[0] ;
  assign \adder_4bit_3.a[3]  = \in_6[3] ;
  assign \adder_4bit_3.a[2]  = \in_6[2] ;
  assign \adder_4bit_3.a[1]  = \in_6[1] ;
  assign \adder_4bit_3.a[0]  = \in_6[0] ;
  assign \adder_9bit.sign  = sign_weight;
  assign \adder_8bit_1.sign  = sign_weight;
  assign \adder_4bit_13.b[3]  = \in_27[3] ;
  assign \adder_4bit_13.b[2]  = \in_27[2] ;
  assign \adder_8bit_0.sign  = sign_weight;
  assign \adder_4bit_13.b[0]  = \in_27[0] ;
  assign \adder_5bit_2.b[4]  = \adder_4bit_5.s[4] ;
  assign \adder_4bit_13.b[1]  = \in_27[1] ;
  assign \adder_7bit_3.sign  = sign_weight;
  assign \adder_5bit_2.b[2]  = \adder_4bit_5.s[2] ;
  assign \adder_5bit_2.b[3]  = \adder_4bit_5.s[3] ;
  assign \adder_5bit_2.b[1]  = \adder_4bit_5.s[1] ;
  assign \adder_7bit_2.sign  = sign_weight;
  assign \adder_5bit_2.b[0]  = \adder_4bit_5.s[0] ;
  assign \adder_7bit_1.sign  = sign_weight;
  assign \adder_7bit_0.sign  = sign_weight;
  assign \adder_4bit_2.a[0]  = \in_4[0] ;
  assign \adder_6bit_7.sign  = sign_weight;
  assign \adder_5bit_5.a[3]  = \adder_4bit_10.s[3] ;
  assign \adder_5bit_5.a[4]  = \adder_4bit_10.s[4] ;
  assign \adder_5bit_5.a[2]  = \adder_4bit_10.s[2] ;
  assign \adder_6bit_6.sign  = sign_weight;
  assign \adder_5bit_5.a[0]  = \adder_4bit_10.s[0] ;
  assign \adder_5bit_5.b[4]  = \adder_4bit_11.s[4] ;
  assign \adder_5bit_5.a[1]  = \adder_4bit_10.s[1] ;
  assign \adder_5bit_5.b[3]  = \adder_4bit_11.s[3] ;
  assign \adder_6bit_5.sign  = sign_weight;
  assign \adder_4bit_16.b[0]  = \in_33[0] ;
  assign \adder_4bit_17.a[3]  = \in_34[3] ;
  assign \adder_5bit_5.b[2]  = \adder_4bit_11.s[2] ;
  assign \adder_5bit_5.b[1]  = \adder_4bit_11.s[1] ;
  assign \adder_6bit_4.sign  = sign_weight;
  assign \adder_5bit_4.a[4]  = \adder_4bit_8.s[4] ;
  assign \adder_5bit_4.a[3]  = \adder_4bit_8.s[3] ;
  assign \adder_5bit_5.b[0]  = \adder_4bit_11.s[0] ;
  assign \adder_5bit_4.a[2]  = \adder_4bit_8.s[2] ;
  assign \adder_6bit_3.sign  = sign_weight;
  assign \adder_5bit_4.a[0]  = \adder_4bit_8.s[0] ;
  assign \adder_5bit_4.b[4]  = \adder_4bit_9.s[4] ;
  assign \adder_5bit_4.a[1]  = \adder_4bit_8.s[1] ;
  assign \adder_5bit_4.b[3]  = \adder_4bit_9.s[3] ;
  assign \adder_6bit_2.sign  = sign_weight;
  assign \adder_5bit_1.b[4]  = \adder_4bit_3.s[4] ;
  assign \adder_5bit_1.b[3]  = \adder_4bit_3.s[3] ;
  assign \adder_5bit_4.b[2]  = \adder_4bit_9.s[2] ;
  assign \adder_5bit_4.b[1]  = \adder_4bit_9.s[1] ;
  assign \adder_6bit_1.sign  = sign_weight;
  assign \adder_5bit_1.b[2]  = \adder_4bit_3.s[2] ;
  assign \adder_5bit_1.b[1]  = \adder_4bit_3.s[1] ;
  assign \adder_5bit_4.b[0]  = \adder_4bit_9.s[0] ;
  assign \adder_6bit_2.a[5]  = \adder_5bit_4.s[5] ;
  assign \adder_6bit_0.sign  = sign_weight;
  assign \adder_6bit_2.a[3]  = \adder_5bit_4.s[3] ;
  assign \adder_5bit_1.b[0]  = \adder_4bit_3.s[0] ;
  assign \adder_6bit_2.a[4]  = \adder_5bit_4.s[4] ;
  assign \adder_6bit_2.a[2]  = \adder_5bit_4.s[2] ;
  assign \adder_5bit_15.sign  = sign_weight;
  assign \adder_6bit_2.a[1]  = \adder_5bit_4.s[1] ;
  assign \adder_6bit_2.b[5]  = \adder_5bit_5.s[5] ;
  assign \adder_5bit_14.sign  = sign_weight;
  assign \adder_6bit_2.a[0]  = \adder_5bit_4.s[0] ;
  assign \adder_6bit_2.b[3]  = \adder_5bit_5.s[3] ;
  assign \adder_5bit_13.sign  = sign_weight;
  assign \adder_6bit_2.b[2]  = \adder_5bit_5.s[2] ;
  assign \adder_4bit_15.b[3]  = \in_31[3] ;
  assign \adder_6bit_2.b[4]  = \adder_5bit_5.s[4] ;
  assign \adder_4bit_15.b[2]  = \in_31[2] ;
  assign \adder_5bit_12.sign  = sign_weight;
  assign \adder_4bit_15.b[1]  = \in_31[1] ;
  assign \adder_4bit_15.b[0]  = \in_31[0] ;
  assign \adder_6bit_2.b[1]  = \adder_5bit_5.s[1] ;
  assign \adder_6bit_1.a[5]  = \adder_5bit_2.s[5] ;
  assign \adder_5bit_11.sign  = sign_weight;
  assign \adder_6bit_1.a[4]  = \adder_5bit_2.s[4] ;
  assign \adder_7bit_2.b[5]  = \adder_6bit_5.s[5] ;
  assign \adder_6bit_2.b[0]  = \adder_5bit_5.s[0] ;
  assign \adder_6bit_1.a[2]  = \adder_5bit_2.s[2] ;
  assign \adder_5bit_10.sign  = sign_weight;
  assign \adder_6bit_1.a[1]  = \adder_5bit_2.s[1] ;
  assign \adder_7bit_2.b[4]  = \adder_6bit_5.s[4] ;
  assign \adder_6bit_1.a[3]  = \adder_5bit_2.s[3] ;
  assign \adder_6bit_1.b[5]  = \adder_5bit_3.s[5] ;
  assign \adder_5bit_9.sign  = sign_weight;
  assign \adder_6bit_1.b[4]  = \adder_5bit_3.s[4] ;
  assign \adder_6bit_1.a[0]  = \adder_5bit_2.s[0] ;
  assign \adder_6bit_1.b[2]  = \adder_5bit_3.s[2] ;
  assign \adder_5bit_8.sign  = sign_weight;
  assign \adder_6bit_1.b[1]  = \adder_5bit_3.s[1] ;
  assign \adder_6bit_1.b[3]  = \adder_5bit_3.s[3] ;
  assign \adder_6bit_0.b[5]  = \adder_5bit_1.s[5] ;
  assign \adder_5bit_7.sign  = sign_weight;
  assign \adder_6bit_0.b[4]  = \adder_5bit_1.s[4] ;
  assign \adder_7bit_3.a[3]  = \adder_6bit_6.s[3] ;
  assign \adder_6bit_1.b[0]  = \adder_5bit_3.s[0] ;
  assign \adder_7bit_3.a[2]  = \adder_6bit_6.s[2] ;
  assign \adder_5bit_6.sign  = sign_weight;
  assign \adder_7bit_3.a[1]  = \adder_6bit_6.s[1] ;
  assign \adder_7bit_3.a[0]  = \adder_6bit_6.s[0] ;
  assign \adder_6bit_0.b[3]  = \adder_5bit_1.s[3] ;
  assign \adder_4bit_2.b[0]  = \in_5[0] ;
  assign \adder_5bit_5.sign  = sign_weight;
  assign \adder_4bit_27.b[3]  = \in_55[3] ;
  assign \adder_4bit_27.b[2]  = \in_55[2] ;
  assign \adder_6bit_0.b[2]  = \adder_5bit_1.s[2] ;
  assign \adder_6bit_0.b[0]  = \adder_5bit_1.s[0] ;
  assign \adder_5bit_4.sign  = sign_weight;
  assign \adder_4bit_27.b[1]  = \in_55[1] ;
  assign \adder_4bit_27.b[0]  = \in_55[0] ;
  assign \adder_6bit_0.b[1]  = \adder_5bit_1.s[1] ;
  assign \adder_5bit_13.b[3]  = \adder_4bit_27.s[3] ;
  assign \adder_5bit_3.sign  = sign_weight;
  assign \adder_5bit_13.b[2]  = \adder_4bit_27.s[2] ;
  assign \adder_5bit_13.b[4]  = \adder_4bit_27.s[4] ;
  assign \adder_5bit_13.b[0]  = \adder_4bit_27.s[0] ;
  assign \adder_5bit_2.sign  = sign_weight;
  assign \adder_4bit_2.b[2]  = \in_5[2] ;
  assign \adder_5bit_13.b[1]  = \adder_4bit_27.s[1] ;
  assign \adder_4bit_2.a[1]  = \in_4[1] ;
  assign \adder_5bit_1.sign  = sign_weight;
  assign \adder_4bit_6.a[1]  = \in_12[1] ;
  assign \adder_4bit_2.b[1]  = \in_5[1] ;
  assign \adder_5bit_0.sign  = sign_weight;
  assign \adder_5bit_12.a[4]  = \adder_4bit_24.s[4] ;
  assign \adder_4bit_31.sign  = sign_weight;
  assign \adder_7bit_2.a[3]  = \adder_6bit_4.s[3] ;
  assign \adder_7bit_2.a[2]  = \adder_6bit_4.s[2] ;
  assign \adder_5bit_12.a[3]  = \adder_4bit_24.s[3] ;
  assign \adder_5bit_12.a[1]  = \adder_4bit_24.s[1] ;
  assign \adder_4bit_30.sign  = sign_weight;
  assign \adder_5bit_12.a[0]  = \adder_4bit_24.s[0] ;
  assign \adder_4bit_17.a[1]  = \in_34[1] ;
  assign \adder_5bit_12.a[2]  = \adder_4bit_24.s[2] ;
  assign \adder_5bit_12.b[3]  = \adder_4bit_25.s[3] ;
  assign \adder_4bit_29.sign  = sign_weight;
  assign \adder_5bit_12.b[2]  = \adder_4bit_25.s[2] ;
  assign \adder_4bit_17.a[0]  = \in_34[0] ;
  assign \adder_5bit_12.b[4]  = \adder_4bit_25.s[4] ;
  assign \adder_4bit_28.sign  = sign_weight;
  assign \adder_5bit_12.b[1]  = \adder_4bit_25.s[1] ;
  assign \adder_4bit_27.sign  = sign_weight;
  assign \adder_5bit_12.b[0]  = \adder_4bit_25.s[0] ;
  assign \adder_4bit_26.sign  = sign_weight;
  assign \adder_4bit_6.a[3]  = \in_12[3] ;
  assign \adder_7bit_2.b[3]  = \adder_6bit_5.s[3] ;
  assign \adder_7bit_2.a[1]  = \adder_6bit_4.s[1] ;
  assign \adder_4bit_25.sign  = sign_weight;
  assign \adder_4bit_6.a[0]  = \in_12[0] ;
  assign \adder_7bit_2.a[0]  = \adder_6bit_4.s[0] ;
  assign \adder_4bit_6.a[2]  = \in_12[2] ;
  assign \adder_4bit_6.b[2]  = \in_13[2] ;
  assign \adder_4bit_24.sign  = sign_weight;
  assign \adder_7bit_2.b[1]  = \adder_6bit_5.s[1] ;
  assign \adder_7bit_2.b[0]  = \adder_6bit_5.s[0] ;
  assign \adder_4bit_6.b[3]  = \in_13[3] ;
  assign \adder_4bit_6.b[0]  = \in_13[0] ;
  assign \adder_4bit_23.sign  = sign_weight;
  assign \adder_6bit_5.a[5]  = \adder_5bit_10.s[5] ;
  assign \adder_4bit_17.a[2]  = \in_34[2] ;
  assign \adder_4bit_6.b[1]  = \in_13[1] ;
  assign \adder_4bit_17.b[3]  = \in_35[3] ;
  assign \adder_4bit_22.sign  = sign_weight;
  assign \adder_4bit_17.b[1]  = \in_35[1] ;
  assign \adder_4bit_17.b[2]  = \in_35[2] ;
  assign \adder_6bit_5.a[4]  = \adder_5bit_10.s[4] ;
  assign \adder_6bit_5.a[2]  = \adder_5bit_10.s[2] ;
  assign \adder_4bit_21.sign  = sign_weight;
  assign \adder_6bit_5.a[1]  = \adder_5bit_10.s[1] ;
  assign \adder_7bit_2.a[5]  = \adder_6bit_4.s[5] ;
  assign \adder_6bit_5.a[3]  = \adder_5bit_10.s[3] ;
  assign \adder_6bit_5.b[5]  = \adder_5bit_11.s[5] ;
  assign \adder_4bit_20.sign  = sign_weight;
  assign \adder_6bit_5.b[4]  = \adder_5bit_11.s[4] ;
  assign \adder_6bit_5.a[0]  = \adder_5bit_10.s[0] ;
  assign \adder_6bit_5.b[2]  = \adder_5bit_11.s[2] ;
  assign \adder_4bit_19.sign  = sign_weight;
  assign \adder_6bit_5.b[1]  = \adder_5bit_11.s[1] ;
  assign \adder_6bit_5.b[3]  = \adder_5bit_11.s[3] ;
  assign \adder_4bit_23.b[2]  = \in_47[2] ;
  assign \adder_4bit_18.sign  = sign_weight;
  assign \adder_6bit_5.b[0]  = \adder_5bit_11.s[0] ;
  assign \adder_4bit_23.b[1]  = \in_47[1] ;
  assign \adder_4bit_17.sign  = sign_weight;
  assign \adder_4bit_2.a[3]  = \in_4[3] ;
  assign \adder_4bit_2.a[2]  = \in_4[2] ;
  assign \adder_4bit_23.b[3]  = \in_47[3] ;
  assign \adder_4bit_30.b[3]  = \in_61[3] ;
  assign \adder_4bit_16.sign  = sign_weight;
  assign \adder_4bit_30.b[2]  = \in_61[2] ;
  assign \adder_4bit_23.b[0]  = \in_47[0] ;
  assign \adder_4bit_30.b[0]  = \in_61[0] ;
  assign \adder_4bit_15.sign  = sign_weight;
  assign \adder_4bit_29.b[3]  = \in_59[3] ;
  assign \adder_4bit_30.b[1]  = \in_61[1] ;
  assign \adder_4bit_29.b[1]  = \in_59[1] ;
  assign \adder_4bit_14.sign  = sign_weight;
  assign \adder_7bit_2.a[6]  = \adder_6bit_4.s[6] ;
  assign \adder_4bit_29.b[2]  = \in_59[2] ;
  assign \adder_4bit_13.sign  = sign_weight;
  assign \adder_4bit_2.b[3]  = \in_5[3] ;
  assign \adder_4bit_29.b[0]  = \in_59[0] ;
  assign \adder_4bit_12.sign  = sign_weight;
  assign \adder_4bit_22.b[3]  = \in_45[3] ;
  assign \adder_4bit_11.sign  = sign_weight;
  assign \adder_4bit_22.b[2]  = \in_45[2] ;
  assign \adder_7bit_3.a[4]  = \adder_6bit_6.s[4] ;
  assign \adder_4bit_22.b[0]  = \in_45[0] ;
  assign \adder_4bit_10.sign  = sign_weight;
  assign \adder_4bit_22.a[3]  = \in_44[3] ;
  assign \adder_4bit_22.b[1]  = \in_45[1] ;
  assign \adder_4bit_22.a[1]  = \in_44[1] ;
  assign \adder_4bit_9.sign  = sign_weight;
  assign \adder_4bit_22.a[0]  = \in_44[0] ;
  assign \adder_7bit_2.b[6]  = \adder_6bit_5.s[6] ;
  assign \adder_4bit_22.a[2]  = \in_44[2] ;
  assign \adder_4bit_8.sign  = sign_weight;
  assign \adder_4bit_7.sign  = sign_weight;
  assign \adder_4bit_16.b[3]  = \in_33[3] ;
  assign \adder_4bit_6.sign  = sign_weight;
  assign \adder_4bit_16.b[2]  = \in_33[2] ;
  assign \adder_4bit_16.b[1]  = \in_33[1] ;
  assign \adder_4bit_5.b[3]  = \in_11[3] ;
  assign \adder_4bit_17.b[0]  = \in_35[0] ;
  assign \adder_4bit_5.sign  = sign_weight;
  assign \adder_4bit_5.b[2]  = \in_11[2] ;
  assign \adder_4bit_5.b[0]  = \in_11[0] ;
  assign \adder_4bit_4.sign  = sign_weight;
  assign \adder_4bit_5.b[1]  = \in_11[1] ;
  assign \adder_7bit_2.b[2]  = \adder_6bit_5.s[2] ;
  assign \adder_4bit_3.sign  = sign_weight;
  assign \adder_4bit_3.b[3]  = \in_7[3] ;
  assign \adder_4bit_4.b[3]  = \in_9[3] ;
  assign \adder_4bit_3.b[2]  = \in_7[2] ;
  assign \adder_4bit_2.sign  = sign_weight;
  assign \adder_4bit_3.b[1]  = \in_7[1] ;
  assign \adder_4bit_3.b[0]  = \in_7[0] ;
  assign \adder_4bit_4.b[2]  = \in_9[2] ;
  assign \adder_4bit_1.sign  = sign_weight;
  assign \adder_4bit_4.b[1]  = \in_9[1] ;
  assign \adder_4bit_0.sign  = sign_weight;
  assign \adder_7bit_2.a[4]  = \adder_6bit_4.s[4] ;
  assign \adder_4bit_4.b[0]  = \in_9[0] ;
  assign \adder_4bit_18.a[3]  = \in_36[3] ;
  assign \adder_4bit_18.a[2]  = \in_36[2] ;
  assign \adder_4bit_18.a[1]  = \in_36[1] ;
  assign \adder_4bit_18.a[0]  = \in_36[0] ;
  assign \adder_4bit_18.b[3]  = \in_37[3] ;
  assign \adder_4bit_18.b[2]  = \in_37[2] ;
  assign \adder_4bit_18.b[1]  = \in_37[1] ;
  assign \adder_4bit_18.b[0]  = \in_37[0] ;
  assign \adder_4bit_19.b[3]  = \in_39[3] ;
  assign \adder_4bit_19.b[2]  = \in_39[2] ;
  assign \adder_4bit_19.b[1]  = \in_39[1] ;
  assign \adder_4bit_19.b[0]  = \in_39[0] ;
  assign \adder_6bit_7.b[5]  = \adder_5bit_15.s[5] ;
  assign \adder_6bit_7.b[4]  = \adder_5bit_15.s[4] ;
  assign \adder_6bit_7.b[3]  = \adder_5bit_15.s[3] ;
  assign \adder_6bit_7.b[2]  = \adder_5bit_15.s[2] ;
  assign \adder_6bit_7.b[1]  = \adder_5bit_15.s[1] ;
  assign \adder_6bit_7.b[0]  = \adder_5bit_15.s[0] ;
  assign \adder_7bit_3.b[6]  = \adder_6bit_7.s[6] ;
  assign \adder_7bit_3.b[5]  = \adder_6bit_7.s[5] ;
  assign \adder_7bit_3.b[4]  = \adder_6bit_7.s[4] ;
  assign \adder_7bit_3.b[3]  = \adder_6bit_7.s[3] ;
  assign \adder_7bit_3.b[2]  = \adder_6bit_7.s[2] ;
  assign \adder_7bit_3.b[1]  = \adder_6bit_7.s[1] ;
  assign \adder_7bit_3.b[0]  = \adder_6bit_7.s[0] ;
  assign \adder_9bit.a[8]  = \adder_8bit_0.s[8] ;
  assign \adder_9bit.a[7]  = \adder_8bit_0.s[7] ;
  assign \adder_9bit.a[6]  = \adder_8bit_0.s[6] ;
  assign \adder_9bit.a[5]  = \adder_8bit_0.s[5] ;
  assign \adder_9bit.a[4]  = \adder_8bit_0.s[4] ;
  assign \adder_9bit.a[3]  = \adder_8bit_0.s[3] ;
  assign \adder_9bit.a[2]  = \adder_8bit_0.s[2] ;
  assign \adder_9bit.a[1]  = \adder_8bit_0.s[1] ;
  assign \adder_9bit.a[0]  = \adder_8bit_0.s[0] ;
  assign \adder_9bit.b[8]  = \adder_8bit_1.s[8] ;
  assign \adder_9bit.b[7]  = \adder_8bit_1.s[7] ;
  assign \adder_9bit.b[6]  = \adder_8bit_1.s[6] ;
  assign \adder_9bit.b[5]  = \adder_8bit_1.s[5] ;
  assign \adder_9bit.b[4]  = \adder_8bit_1.s[4] ;
  assign \adder_9bit.b[3]  = \adder_8bit_1.s[3] ;
  assign \adder_9bit.b[2]  = \adder_8bit_1.s[2] ;
  assign \adder_9bit.b[1]  = \adder_8bit_1.s[1] ;
  assign \adder_9bit.b[0]  = \adder_8bit_1.s[0] ;
  assign \adder_8bit_1.a[7]  = \adder_7bit_2.s[7] ;
  assign \adder_8bit_1.a[6]  = \adder_7bit_2.s[6] ;
  assign \adder_8bit_1.a[5]  = \adder_7bit_2.s[5] ;
  assign \adder_8bit_1.a[4]  = \adder_7bit_2.s[4] ;
  assign \adder_8bit_1.a[3]  = \adder_7bit_2.s[3] ;
  assign \adder_8bit_1.a[2]  = \adder_7bit_2.s[2] ;
  assign \adder_8bit_1.a[1]  = \adder_7bit_2.s[1] ;
  assign \adder_8bit_1.a[0]  = \adder_7bit_2.s[0] ;
  assign \adder_8bit_1.b[7]  = \adder_7bit_3.s[7] ;
  assign \adder_8bit_1.b[6]  = \adder_7bit_3.s[6] ;
  assign \adder_8bit_1.b[5]  = \adder_7bit_3.s[5] ;
  assign \adder_8bit_1.b[4]  = \adder_7bit_3.s[4] ;
  assign \adder_8bit_1.b[3]  = \adder_7bit_3.s[3] ;
  assign \adder_8bit_1.b[2]  = \adder_7bit_3.s[2] ;
  assign \adder_8bit_1.b[1]  = \adder_7bit_3.s[1] ;
  assign \adder_8bit_1.b[0]  = \adder_7bit_3.s[0] ;
  assign \adder_8bit_0.a[3]  = \adder_7bit_0.s[3] ;
  assign \adder_8bit_0.a[2]  = \adder_7bit_0.s[2] ;
  assign \adder_8bit_0.a[4]  = \adder_7bit_0.s[4] ;
  assign \adder_8bit_0.a[1]  = \adder_7bit_0.s[1] ;
  assign \adder_8bit_0.a[0]  = \adder_7bit_0.s[0] ;
  assign \adder_8bit_0.b[7]  = \adder_7bit_1.s[7] ;
  assign \adder_8bit_0.b[6]  = \adder_7bit_1.s[6] ;
  assign \adder_8bit_0.b[5]  = \adder_7bit_1.s[5] ;
  assign \adder_8bit_0.b[4]  = \adder_7bit_1.s[4] ;
  assign \adder_8bit_0.b[3]  = \adder_7bit_1.s[3] ;
  assign \adder_8bit_0.b[2]  = \adder_7bit_1.s[2] ;
  assign \adder_8bit_0.b[1]  = \adder_7bit_1.s[1] ;
  assign \adder_8bit_0.b[0]  = \adder_7bit_1.s[0] ;
  assign \adder_7bit_3.a[6]  = \adder_6bit_6.s[6] ;
  assign \adder_7bit_3.a[5]  = \adder_6bit_6.s[5] ;
  assign \adder_8bit_0.a[7]  = \adder_7bit_0.s[7] ;
  assign \adder_8bit_0.a[6]  = \adder_7bit_0.s[6] ;
  assign \adder_8bit_0.a[5]  = \adder_7bit_0.s[5] ;
endmodule
