; ModuleID = 'moudle'
source_filename = "moudle"

define i32 @relu_reg() {
mainEntry:
  ret i32 0
  ret i32 0
  ret i32 undef
}

define i32 @model() {
mainEntry:
  ret i32 1
  ret i32 0
}

define i32 @main() {
mainEntry:
  %N = alloca i32, align 4
  %0 = load i32, i32* %N = alloca i32, align 4, align 4
  %i = alloca i32, align 4
  store i32 0, i32* %i = alloca i32, align 4, align 4
  %1 = load i32, i32* %i = alloca i32, align 4, align 4
  %j = alloca i32, align 4
  store i32 0, i32* %j = alloca i32, align 4, align 4
  %2 = load i32, i32* %j = alloca i32, align 4, align 4
  %3 = load i32, i32* %i = alloca i32, align 4, align 4
  %4 = load i32, i32* %j = alloca i32, align 4, align 4
  %5 = load i32, i32* %j = alloca i32, align 4, align 4
  %6 = load i32, i32* %i = alloca i32, align 4, align 4
  %7 = load i32, i32* %N = alloca i32, align 4, align 4
  ret i32 0
}

