********************************************************
Frequency divider (F/2)
********************************************************



module freq_div_2_bh (clk_out, clk, rst);

input clk,rst; 
output reg clk_out;

always @ (posedge clk)

if (rst)

	clk_out <= 0; 

else 

	clk_out <= ~ clk_out ; 

endmodule