// Seed: 1455910613
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    output tri1 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri id_14
);
  logic id_16;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    output tri1 id_5
);
  wand id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2,
      id_5,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
