============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:35:13 pm
  Module:                 riscv_core
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
core_busy_q_reg/CP                                               0    +0       0 R 
core_busy_q_reg/Q        DFCNQD0BWP16P90(timing)       1  1.2   21  +102     102 F 
g204345/A1                                                            +0     102   
g204345/ZN               IND2D0BWP16P90(timing)        2  1.6   49   +49     151 F 
core_busy_o              interconnect                           49    +0     151 F 
                         out port                                     +0     151 F 
(fp.sdc_line_36_790_1)   ext delay                                  +500     651 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1349ps 
Start-point  : core_busy_q_reg/CP
End-point    : core_busy_o

