

================================================================
== Vitis HLS Report for 'conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX'
================================================================
* Date:           Mon Oct 30 17:11:32 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      636|      636|  6.360 us|  6.360 us|  636|  636|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- IN_BUFFER_BY_IN_BUFFER_BX  |      634|      634|        11|          1|          1|   625|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.60>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 14 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 15 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 17 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln30_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln30"   --->   Operation 18 'read' 'select_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52"   --->   Operation 19 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln30"   --->   Operation 20 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln52_cast = zext i8 %zext_ln52_read"   --->   Operation 21 'zext' 'zext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i8 %zext_ln30_read"   --->   Operation 22 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%by_2 = load i5 %by" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 28 'load' 'by_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i5 %by_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln93, i6 60" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 31 'add' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 32 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp_cast, i10 %zext_ln30_cast" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 33 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 35 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i10 %tmp_cast, i10 %zext_ln52_cast" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 36 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 38 'select' 'select_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_9, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 39 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %add_ln52_2" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 40 'select' 'yClamped' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln101_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 42 'bitconcatenate' 'shl_ln101_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i12 %shl_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 43 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.89ns)   --->   "%sub_ln101 = sub i20 %shl_ln, i20 %sext_ln101" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 44 'sub' 'sub_ln101' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln93 = icmp_eq  i10 %indvar_flatten_load, i10 625" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 46 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i10 %indvar_flatten_load, i10 1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 47 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc22.i, void %KY.preheader.exitStub" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 48 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 49 'load' 'bx_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln93 = add i5 %by_2, i5 1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 50 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %bx_load, i5 25" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 51 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.41ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i5 0, i5 %bx_load" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 52 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i5 %add_ln93, i5 %by_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 53 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i5 %add_ln93" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 54 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i6 %zext_ln93_1, i6 60" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 55 'add' 'tmp_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 56 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.76ns)   --->   "%p_mid1 = add i10 %tmp_cast_mid1, i10 %zext_ln30_cast" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 57 'add' 'p_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %p_mid1, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 59 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln52 = add i10 %tmp_cast_mid1, i10 %zext_ln52_cast" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 60 'add' 'add_ln52' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 61 'bitselect' 'tmp_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%select_ln51_11 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 62 'select' 'select_ln51_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%or_ln51_3 = or i1 %tmp_11, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 63 'or' 'or_ln51_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_10 = select i1 %or_ln51_3, i10 %select_ln51_11, i10 %add_ln52" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 64 'select' 'select_ln51_10' <Predicate = (!icmp_ln93)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln101_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln51_10, i10 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 65 'bitconcatenate' 'shl_ln101_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln101_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_10, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 66 'bitconcatenate' 'shl_ln101_1_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i12 %shl_ln101_1_mid1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 67 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.89ns)   --->   "%sub_ln101_1 = sub i20 %shl_ln101_mid1, i20 %sext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 68 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.36ns)   --->   "%select_ln93_2 = select i1 %icmp_ln94, i20 %sub_ln101_1, i20 %sub_ln101" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 69 'select' 'select_ln93_2' <Predicate = (!icmp_ln93)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i20 %select_ln93_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 70 'sext' 'sext_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln97_cast = zext i5 %select_ln93" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 71 'zext' 'trunc_ln97_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_read, i4 %select_ln30_read" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 72 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %tmp4" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 73 'zext' 'zext_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln97_1 = add i6 %trunc_ln97_cast, i6 60" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 74 'add' 'add_ln97_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i6 %add_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 75 'sext' 'sext_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln97 = add i10 %sext_ln97, i10 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 76 'add' 'add_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 77 'bitselect' 'tmp_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%icmp_ln52_2 = icmp_sgt  i10 %add_ln97, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 78 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 79 'bitselect' 'tmp_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%or_ln51_2 = or i1 %tmp_13, i1 %icmp_ln52_2" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 80 'or' 'or_ln51_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%select_ln51_13 = select i1 %tmp_14, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 81 'select' 'select_ln51_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_12 = select i1 %or_ln51_2, i10 %select_ln51_13, i10 %add_ln97" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 82 'select' 'select_ln51_12' <Predicate = (!icmp_ln93)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln101_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_12, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 83 'bitconcatenate' 'shl_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i12 %shl_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 84 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i64 %sext_ln101_2, i64 %input_ftmap_read" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 85 'add' 'add_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_1 = add i64 %add_ln101, i64 %sext_ln93" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 86 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101_1, i32 2, i32 63" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 87 'partselect' 'trunc_ln' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i62 %trunc_ln" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 88 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 89 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %select_ln93, i5 1" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 90 'add' 'add_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln94 = store i10 %add_ln93_1, i10 %indvar_flatten" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 91 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln94 = store i5 %select_ln93_1, i5 %by" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 92 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln94 = store i5 %add_ln94, i5 %bx" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 93 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 94 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 95 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 96 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 97 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 98 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %select_ln93_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 100 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 101 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 103 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 104 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 105 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i5 %select_ln93" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 106 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_2 = add i10 %mul_ln101, i10 %zext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 107 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 108 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.88>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_BUFFER_BY_IN_BUFFER_BX_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_2 = add i10 %mul_ln101, i10 %zext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 112 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i10 %add_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 113 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln101_4" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 114 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 115 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %gmem_addr_17_read" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 116 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %bitcast_ln101, i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 117 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 118 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_fm_buffer_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bx                       (alloca           ) [ 010000000000]
by                       (alloca           ) [ 010000000000]
indvar_flatten           (alloca           ) [ 010000000000]
input_ftmap_read         (read             ) [ 000000000000]
select_ln30_read         (read             ) [ 000000000000]
zext_ln52_read           (read             ) [ 000000000000]
zext_ln30_read           (read             ) [ 000000000000]
zext_ln52_cast           (zext             ) [ 000000000000]
zext_ln30_cast           (zext             ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
store_ln0                (store            ) [ 000000000000]
store_ln0                (store            ) [ 000000000000]
store_ln0                (store            ) [ 000000000000]
br_ln0                   (br               ) [ 000000000000]
by_2                     (load             ) [ 000000000000]
indvar_flatten_load      (load             ) [ 000000000000]
zext_ln93                (zext             ) [ 000000000000]
tmp                      (add              ) [ 000000000000]
tmp_cast                 (sext             ) [ 000000000000]
empty                    (add              ) [ 000000000000]
tmp_9                    (bitselect        ) [ 000000000000]
icmp_ln52                (icmp             ) [ 000000000000]
add_ln52_2               (add              ) [ 000000000000]
tmp_10                   (bitselect        ) [ 000000000000]
select_ln51              (select           ) [ 000000000000]
or_ln51                  (or               ) [ 000000000000]
yClamped                 (select           ) [ 000000000000]
shl_ln                   (bitconcatenate   ) [ 000000000000]
shl_ln101_1              (bitconcatenate   ) [ 000000000000]
sext_ln101               (sext             ) [ 000000000000]
sub_ln101                (sub              ) [ 000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000]
icmp_ln93                (icmp             ) [ 011111111110]
add_ln93_1               (add              ) [ 000000000000]
br_ln93                  (br               ) [ 000000000000]
bx_load                  (load             ) [ 000000000000]
add_ln93                 (add              ) [ 000000000000]
icmp_ln94                (icmp             ) [ 000000000000]
select_ln93              (select           ) [ 011111111110]
select_ln93_1            (select           ) [ 011111111000]
zext_ln93_1              (zext             ) [ 000000000000]
tmp_mid1                 (add              ) [ 000000000000]
tmp_cast_mid1            (sext             ) [ 000000000000]
p_mid1                   (add              ) [ 000000000000]
tmp_11                   (bitselect        ) [ 000000000000]
icmp_ln52_3              (icmp             ) [ 000000000000]
add_ln52                 (add              ) [ 000000000000]
tmp_12                   (bitselect        ) [ 000000000000]
select_ln51_11           (select           ) [ 000000000000]
or_ln51_3                (or               ) [ 000000000000]
select_ln51_10           (select           ) [ 000000000000]
shl_ln101_mid1           (bitconcatenate   ) [ 000000000000]
shl_ln101_1_mid1         (bitconcatenate   ) [ 000000000000]
sext_ln101_3             (sext             ) [ 000000000000]
sub_ln101_1              (sub              ) [ 000000000000]
select_ln93_2            (select           ) [ 000000000000]
sext_ln93                (sext             ) [ 000000000000]
trunc_ln97_cast          (zext             ) [ 000000000000]
tmp4                     (bitconcatenate   ) [ 000000000000]
zext_ln97                (zext             ) [ 000000000000]
add_ln97_1               (add              ) [ 000000000000]
sext_ln97                (sext             ) [ 000000000000]
add_ln97                 (add              ) [ 000000000000]
tmp_13                   (bitselect        ) [ 000000000000]
icmp_ln52_2              (icmp             ) [ 000000000000]
tmp_14                   (bitselect        ) [ 000000000000]
or_ln51_2                (or               ) [ 000000000000]
select_ln51_13           (select           ) [ 000000000000]
select_ln51_12           (select           ) [ 000000000000]
shl_ln101_2              (bitconcatenate   ) [ 000000000000]
sext_ln101_2             (sext             ) [ 000000000000]
add_ln101                (add              ) [ 000000000000]
add_ln101_1              (add              ) [ 000000000000]
trunc_ln                 (partselect       ) [ 000000000000]
sext_ln101_1             (sext             ) [ 000000000000]
gmem_addr_17             (getelementptr    ) [ 011111111110]
add_ln94                 (add              ) [ 000000000000]
store_ln94               (store            ) [ 000000000000]
store_ln94               (store            ) [ 000000000000]
store_ln94               (store            ) [ 000000000000]
zext_ln101               (zext             ) [ 010000000110]
gmem_load_req            (readreq          ) [ 000000000000]
mul_ln101                (mul              ) [ 010000000001]
zext_ln101_3             (zext             ) [ 010000000001]
gmem_addr_17_read        (read             ) [ 010000000001]
specloopname_ln0         (specloopname     ) [ 000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000]
add_ln101_2              (add              ) [ 000000000000]
zext_ln101_4             (zext             ) [ 000000000000]
input_fm_buffer_2_0_addr (getelementptr    ) [ 000000000000]
specloopname_ln94        (specloopname     ) [ 000000000000]
bitcast_ln101            (bitcast          ) [ 000000000000]
store_ln101              (store            ) [ 000000000000]
br_ln94                  (br               ) [ 000000000000]
ret_ln0                  (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln30">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln52">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ftmap">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_fm_buffer_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_BUFFER_BY_IN_BUFFER_BX_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="bx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="by_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="by/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_ftmap_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="select_ln30_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln30_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln52_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln30_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_17_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="9"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_17_read/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_fm_buffer_2_0_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_2_0_addr/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln101_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln52_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln30_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="by_2_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="by_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln93_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln52_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln52_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln51_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln51_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="yClamped_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="20" slack="0"/>
<pin id="256" dir="0" index="1" bw="10" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="shl_ln101_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln101_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln101_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="20" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln93_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln93_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bx_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bx_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln93_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln94_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln93_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln93_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln93_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_mid1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_cast_mid1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_mid1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_11_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln52_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="9" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln52_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_12_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln51_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="9" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_11/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln51_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_3/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln51_10_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_10/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln101_mid1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="20" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_mid1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln101_1_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_1_mid1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln101_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln101_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="20" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="0"/>
<pin id="416" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101_1/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln93_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="20" slack="0"/>
<pin id="422" dir="0" index="2" bw="20" slack="0"/>
<pin id="423" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93_2/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln93_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="20" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln97_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln97_cast/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln97_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln97_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln97_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln97_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_13_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln52_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_14_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln51_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51_2/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln51_13_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="9" slack="0"/>
<pin id="495" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_13/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln51_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_12/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln101_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="10" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_2/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln101_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_2/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln101_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln101_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="20" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="62" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="3" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sext_ln101_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="62" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="gmem_addr_17_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="62" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln94_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln94_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="10" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln94_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln94_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln101_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="7"/>
<pin id="574" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln101_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="9"/>
<pin id="577" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_3/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln101_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_4/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bitcast_ln101_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln101/11 "/>
</bind>
</comp>

<comp id="586" class="1007" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/8 add_ln101_2/10 "/>
</bind>
</comp>

<comp id="595" class="1005" name="bx_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="bx "/>
</bind>
</comp>

<comp id="602" class="1005" name="by_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="by "/>
</bind>
</comp>

<comp id="609" class="1005" name="indvar_flatten_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln93_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="9"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="620" class="1005" name="select_ln93_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="9"/>
<pin id="622" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln93_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="7"/>
<pin id="627" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="select_ln93_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="gmem_addr_17_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="636" class="1005" name="zext_ln101_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="1"/>
<pin id="638" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln101_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="1"/>
<pin id="643" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="gmem_addr_17_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="118" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="124" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="159" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="198" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="194" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="155" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="198" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="204" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="212" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="232" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="218" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="246" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="254" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="181" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="181" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="299"><net_src comp="178" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="292" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="301" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="295" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="178" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="295" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="159" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="337" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="333" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="155" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="337" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="343" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="351" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="371" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="357" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="385" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="385" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="393" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="301" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="274" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="307" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="112" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="112" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="431" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="457" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="457" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="463" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="471" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="477" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="48" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="491" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="457" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="499" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="106" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="427" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="544"><net_src comp="531" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="8" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="307" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="286" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="315" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="551" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="591"><net_src comp="572" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="575" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="586" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="598"><net_src comp="94" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="605"><net_src comp="98" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="612"><net_src comp="102" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="619"><net_src comp="280" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="307" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="628"><net_src comp="315" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="633"><net_src comp="545" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="639"><net_src comp="572" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="644"><net_src comp="575" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="649"><net_src comp="137" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="582" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer_2_0 | {11 }
 - Input state : 
	Port: conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX : zext_ln30 | {1 }
	Port: conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX : zext_ln52 | {1 }
	Port: conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX : select_ln30 | {1 }
	Port: conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX : input_ftmap | {1 }
	Port: conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX : gmem | {2 3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		by_2 : 1
		indvar_flatten_load : 1
		zext_ln93 : 2
		tmp : 3
		tmp_cast : 4
		empty : 5
		tmp_9 : 6
		icmp_ln52 : 6
		add_ln52_2 : 5
		tmp_10 : 6
		select_ln51 : 7
		or_ln51 : 7
		yClamped : 8
		shl_ln : 9
		shl_ln101_1 : 9
		sext_ln101 : 10
		sub_ln101 : 11
		icmp_ln93 : 2
		add_ln93_1 : 2
		br_ln93 : 3
		bx_load : 1
		add_ln93 : 2
		icmp_ln94 : 2
		select_ln93 : 3
		select_ln93_1 : 3
		zext_ln93_1 : 3
		tmp_mid1 : 4
		tmp_cast_mid1 : 5
		p_mid1 : 6
		tmp_11 : 7
		icmp_ln52_3 : 7
		add_ln52 : 6
		tmp_12 : 7
		select_ln51_11 : 8
		or_ln51_3 : 8
		select_ln51_10 : 9
		shl_ln101_mid1 : 10
		shl_ln101_1_mid1 : 10
		sext_ln101_3 : 11
		sub_ln101_1 : 12
		select_ln93_2 : 13
		sext_ln93 : 14
		trunc_ln97_cast : 4
		zext_ln97 : 1
		add_ln97_1 : 5
		sext_ln97 : 6
		add_ln97 : 7
		tmp_13 : 8
		icmp_ln52_2 : 8
		tmp_14 : 8
		or_ln51_2 : 9
		select_ln51_13 : 9
		select_ln51_12 : 10
		shl_ln101_2 : 11
		sext_ln101_2 : 12
		add_ln101 : 13
		add_ln101_1 : 15
		trunc_ln : 16
		sext_ln101_1 : 17
		gmem_addr_17 : 18
		add_ln94 : 4
		store_ln94 : 3
		store_ln94 : 4
		store_ln94 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		mul_ln101 : 1
	State 9
	State 10
		add_ln101_2 : 1
	State 11
		zext_ln101_4 : 1
		input_fm_buffer_2_0_addr : 2
		store_ln101 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_188          |    0    |    0    |    12   |
|          |          empty_fu_198         |    0    |    0    |    15   |
|          |       add_ln52_2_fu_218       |    0    |    0    |    15   |
|          |       add_ln93_1_fu_286       |    0    |    0    |    17   |
|          |        add_ln93_fu_295        |    0    |    0    |    12   |
|          |        tmp_mid1_fu_327        |    0    |    0    |    12   |
|    add   |         p_mid1_fu_337         |    0    |    0    |    15   |
|          |        add_ln52_fu_357        |    0    |    0    |    15   |
|          |       add_ln97_1_fu_447       |    0    |    0    |    12   |
|          |        add_ln97_fu_457        |    0    |    0    |    15   |
|          |        add_ln101_fu_519       |    0    |    0    |    64   |
|          |       add_ln101_1_fu_525      |    0    |    0    |    64   |
|          |        add_ln94_fu_551        |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln51_fu_232      |    0    |    0    |    9    |
|          |        yClamped_fu_246        |    0    |    0    |    10   |
|          |       select_ln93_fu_307      |    0    |    0    |    5    |
|          |      select_ln93_1_fu_315     |    0    |    0    |    5    |
|  select  |     select_ln51_11_fu_371     |    0    |    0    |    9    |
|          |     select_ln51_10_fu_385     |    0    |    0    |    10   |
|          |      select_ln93_2_fu_419     |    0    |    0    |    19   |
|          |     select_ln51_13_fu_491     |    0    |    0    |    9    |
|          |     select_ln51_12_fu_499     |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln52_fu_212       |    0    |    0    |    17   |
|          |        icmp_ln93_fu_280       |    0    |    0    |    17   |
|   icmp   |        icmp_ln94_fu_301       |    0    |    0    |    12   |
|          |       icmp_ln52_3_fu_351      |    0    |    0    |    17   |
|          |       icmp_ln52_2_fu_471      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln101_fu_274       |    0    |    0    |    27   |
|          |       sub_ln101_1_fu_413      |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln51_fu_240        |    0    |    0    |    2    |
|    or    |        or_ln51_3_fu_379       |    0    |    0    |    2    |
|          |        or_ln51_2_fu_485       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_586          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  input_ftmap_read_read_fu_106 |    0    |    0    |    0    |
|          |  select_ln30_read_read_fu_112 |    0    |    0    |    0    |
|   read   |   zext_ln52_read_read_fu_118  |    0    |    0    |    0    |
|          |   zext_ln30_read_read_fu_124  |    0    |    0    |    0    |
|          | gmem_addr_17_read_read_fu_137 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_130      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln52_cast_fu_155     |    0    |    0    |    0    |
|          |     zext_ln30_cast_fu_159     |    0    |    0    |    0    |
|          |        zext_ln93_fu_184       |    0    |    0    |    0    |
|          |       zext_ln93_1_fu_323      |    0    |    0    |    0    |
|   zext   |     trunc_ln97_cast_fu_431    |    0    |    0    |    0    |
|          |        zext_ln97_fu_443       |    0    |    0    |    0    |
|          |       zext_ln101_fu_572       |    0    |    0    |    0    |
|          |      zext_ln101_3_fu_575      |    0    |    0    |    0    |
|          |      zext_ln101_4_fu_578      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_194        |    0    |    0    |    0    |
|          |       sext_ln101_fu_270       |    0    |    0    |    0    |
|          |      tmp_cast_mid1_fu_333     |    0    |    0    |    0    |
|   sext   |      sext_ln101_3_fu_409      |    0    |    0    |    0    |
|          |        sext_ln93_fu_427       |    0    |    0    |    0    |
|          |        sext_ln97_fu_453       |    0    |    0    |    0    |
|          |      sext_ln101_2_fu_515      |    0    |    0    |    0    |
|          |      sext_ln101_1_fu_541      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_204         |    0    |    0    |    0    |
|          |         tmp_10_fu_224         |    0    |    0    |    0    |
| bitselect|         tmp_11_fu_343         |    0    |    0    |    0    |
|          |         tmp_12_fu_363         |    0    |    0    |    0    |
|          |         tmp_13_fu_463         |    0    |    0    |    0    |
|          |         tmp_14_fu_477         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_254         |    0    |    0    |    0    |
|          |       shl_ln101_1_fu_262      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln101_mid1_fu_393     |    0    |    0    |    0    |
|          |    shl_ln101_1_mid1_fu_401    |    0    |    0    |    0    |
|          |          tmp4_fu_435          |    0    |    0    |    0    |
|          |       shl_ln101_2_fu_507      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_531        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   506   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        bx_reg_595       |    5   |
|        by_reg_602       |    5   |
|gmem_addr_17_read_reg_646|   32   |
|   gmem_addr_17_reg_630  |   32   |
|    icmp_ln93_reg_616    |    1   |
|  indvar_flatten_reg_609 |   10   |
|  select_ln93_1_reg_625  |    5   |
|   select_ln93_reg_620   |    5   |
|   zext_ln101_3_reg_641  |   10   |
|    zext_ln101_reg_636   |   10   |
+-------------------------+--------+
|          Total          |   115  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_586 |  p0  |   2  |   5  |   10   ||    9    |
| grp_fu_586 |  p1  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   20   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   115  |   524  |
+-----------+--------+--------+--------+--------+
