/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [7:0] _02_;
  reg [2:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_12z ? celloutsig_0_4z : celloutsig_0_1z;
  assign celloutsig_0_4z = ~(celloutsig_0_1z & in_data[67]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_2z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_10z[7] & celloutsig_0_8z);
  assign celloutsig_0_16z = !(celloutsig_0_9z ? celloutsig_0_7z : celloutsig_0_9z);
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_4z | in_data[54]));
  assign celloutsig_1_16z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_2z[0] ^ celloutsig_0_2z[3];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_17z[10:2], celloutsig_0_27z };
  reg [12:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 13'h0000;
    else _13_ <= { celloutsig_0_29z[8:6], _01_ };
  assign out_data[44:32] = _13_;
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 8'h00;
    else _14_ <= in_data[105:98];
  assign { _02_[7:5], _00_, _02_[3:0] } = _14_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= { _02_[1:0], celloutsig_1_5z };
  assign celloutsig_0_10z = { in_data[29:22], celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_16z } === { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_3z } === { celloutsig_0_17z[6:5], celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3:2], celloutsig_0_0z } >= { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_10z[5:1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_1z } > { celloutsig_0_23z[7:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_4z } && celloutsig_0_0z[2:0];
  assign celloutsig_0_18z = celloutsig_0_10z[8:6] && celloutsig_0_2z[3:1];
  assign celloutsig_1_1z = ! { in_data[154:141], celloutsig_1_0z };
  assign celloutsig_0_6z = ! { celloutsig_0_2z[2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = ! { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_0_11z = ! in_data[11:4];
  assign celloutsig_0_1z = ! { celloutsig_0_0z[2], celloutsig_0_0z };
  assign celloutsig_0_27z = ! { celloutsig_0_17z[8:5], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_1_6z = _02_[7] & ~(celloutsig_1_5z);
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z } % { 1'h1, celloutsig_1_3z, celloutsig_1_1z };
  assign out_data[4] = celloutsig_0_15z ? celloutsig_0_29z[7] : celloutsig_0_32z;
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } != in_data[130:126];
  assign celloutsig_1_14z = - { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_13z = - { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_20z[2:1], celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_9z } !== { celloutsig_0_2z[2:1], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_0z[1:0], celloutsig_0_11z, celloutsig_0_23z } | { celloutsig_0_17z[2:0], celloutsig_0_23z };
  assign celloutsig_1_3z = | { in_data[183:182], celloutsig_1_1z };
  assign celloutsig_0_8z = | { celloutsig_0_0z[2:0], celloutsig_0_0z };
  assign celloutsig_0_12z = | { in_data[62:61], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_0z = ~^ in_data[114:108];
  assign celloutsig_1_10z = ~^ { in_data[164:154], celloutsig_1_5z };
  assign celloutsig_1_17z = ~^ { _02_[1], celloutsig_1_16z, _03_ };
  assign celloutsig_0_0z = in_data[66:63] >> in_data[28:25];
  assign celloutsig_0_23z = { celloutsig_0_10z[4:1], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_11z } >> { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_10z[8:5], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_4z } ~^ { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_20z = { in_data[68], celloutsig_0_6z, celloutsig_0_14z } ~^ celloutsig_0_17z[10:8];
  assign celloutsig_0_2z = in_data[70:67] ~^ { in_data[61:60], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z & in_data[123]) | (_02_[3] & celloutsig_1_14z[1]));
  assign _02_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
