name: hdlconvertor_p284
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'c' generates 4 bits.
%Warning-WIDTH: Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9: Operator AND expects 5 bits on the LHS, but LHS's VARREF 'a' generates 4 bits.
%Warning-WIDTH: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p284.sv:9: Operator AND expects 5 bits on the RHS, but RHS's VARREF 'b' generates 4 bits.
