
*** Running vivado
    with args -log Diagram_7_Segment_Display_system_ila_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Diagram_7_Segment_Display_system_ila_2_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Diagram_7_Segment_Display_system_ila_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Diagram_7_Segment_Display_system_ila_2_0, cache-ID = aff0cb26b603bd7e.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 320.938 ; gain = 10.223
INFO: [Common 17-206] Exiting Vivado at Sat Nov  5 21:00:24 2022...
