============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2020  03:30:48 am
  Module:                 top_level
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                  Pin                                Type          Fanout  Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clock_name)                             launch                                            0 R 
GEN[22].U_MULTIi_array_sharp_reg[7][4]/CP                                          0             0 R 
GEN[22].U_MULTIi_array_sharp_reg[7][4]/QN      HS65_LS_SDFPRQNX4        1  17.6  103  +203     203 F 
g24542/A                                                                                +0     204   
g24542/Z                                       HS65_LS_IVX53           84 405.6  229  +182     385 R 
GEN[29].U_MULTIi_SHRP/in_sharp[0][4] 
  g13969/A                                                                              +0     385   
  g13969/Z                                     HS65_LS_IVX44            3  17.1   51   +77     462 F 
  g13918/A                                                                              +0     462   
  g13918/Z                                     HS65_LS_AO31X18          2  15.9   35  +109     571 F 
  g13914/A                                                                              +0     571   
  g13914/Z                                     HS65_LS_IVX18            2  15.8   36   +38     608 R 
  g13898/B                                                                              +0     608   
  g13898/Z                                     HS65_LS_NOR2X13          3  13.5   39   +38     646 F 
  g13884/D1                                                                             +0     646   
  g13884/Z                                     HS65_LS_MUX21I1X12       3  12.8   54   +84     730 F 
  g13875/B                                                                              +0     730   
  g13875/Z                                     HS65_LS_NOR2AX6          2   6.1   62   +60     790 R 
  g13874/A                                                                              +0     790   
  g13874/Z                                     HS65_LS_NAND2AX7         1   9.4   50   +92     882 R 
  g13867/S0                                                                             +0     882   
  g13867/Z                                     HS65_LS_MUX21I1X12       4  33.8  131  +108     990 R 
  csa_tree_fac2_groupi/in_1[8] 
    g446/A0                                                                             +0     990   
    g446/S0                                    HS65_LS_FA1X18           2   8.8   37  +193    1183 F 
    g512/B                                                                              +0    1184   
    g512/Z                                     HS65_LS_NAND2X7          3   9.2   47   +44    1227 R 
    g496/A                                                                              +0    1227   
    g496/Z                                     HS65_LS_NOR2AX3          1   6.3  103  +114    1341 R 
    g471/A                                                                              +0    1341   
    g471/Z                                     HS65_LSS_XNOR2X6         1   5.4   64  +109    1450 R 
  csa_tree_fac2_groupi/out_0[8] 
  csa_tree_U_S13_6_add_64_8_groupi/in_0[8] 
    g1017/CI                                                                            +0    1450   
    g1017/S0                                   HS65_LS_FA1X4            1   5.4   59  +227    1678 R 
    g1004/CI                                                                            +0    1678   
    g1004/S0                                   HS65_LS_FA1X4            1   6.4   63  +229    1907 R 
    g273/B0                                                                             +0    1907   
    g273/S0                                    HS65_LS_FA1X4            1   6.5   61  +211    2118 F 
  csa_tree_U_S13_6_add_64_8_groupi/out_0[8] 
  U_S13_7_add_64_8/A[8] 
    g288/CI                                                                             +0    2118   
    g288/CO                                    HS65_LS_FA1X9            1   7.8   44  +128    2245 F 
    g287/A0                                                                             +0    2245   
    g287/CO                                    HS65_LS_FA1X9            1   7.8   44  +125    2370 F 
    g286/A0                                                                             +0    2370   
    g286/CO                                    HS65_LS_FA1X9            1   6.6   40  +121    2492 F 
    g285/A0                                                                             +0    2492   
    g285/CO                                    HS65_LS_FA1X4            1   6.6   63  +156    2648 F 
    g284/A0                                                                             +0    2648   
    g284/CO                                    HS65_LS_FA1X4            1   6.6   64  +167    2815 F 
    g283/A0                                                                             +0    2815   
    g283/CO                                    HS65_LS_FA1X4            1   6.6   64  +167    2982 F 
    g282/A0                                                                             +0    2982   
    g282/CO                                    HS65_LS_FA1X4            2   8.4   73  +176    3158 F 
    g280/A                                                                              +0    3158   
    g280/Z                                     HS65_LS_PAOI2X1          1   6.6  184  +150    3308 R 
    g279/A0                                                                             +0    3308   
    g279/S0                                    HS65_LS_FA1X4            1   5.0   56  +275    3583 R 
    g278/A                                                                              +0    3583   
    g278/Z                                     HS65_LS_IVX9             1   3.6   23   +36    3619 F 
  U_S13_7_add_64_8/Z[16] 
GEN[29].U_MULTIi_SHRP/f12[9] 
g132725/A                                                                               +0    3619   
g132725/Z                                      HS65_LS_AND2X4           1   4.1   36   +69    3687 F 
g15928/C                                                                                +0    3688   
g15928/Z                                       HS65_LS_AO12X9           1   3.8   27   +95    3782 F 
GEN[29].U_MULTIi_out_multi_reg[12][9]/D   <<<  HS65_LS_DFPRQX4                          +0    3782   
GEN[29].U_MULTIi_out_multi_reg[12][9]/CP       setup                               0  +107    3890 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)                             capture                                        3990 R 
                                               adjustments                            -100    3890   
-----------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : GEN[22].U_MULTIi_array_sharp_reg[7][4]/CP
End-point    : GEN[29].U_MULTIi_out_multi_reg[12][9]/D
