[14:02:57.468] <TB3>     INFO: *** Welcome to pxar ***
[14:02:57.468] <TB3>     INFO: *** Today: 2016/05/19
[14:02:57.475] <TB3>     INFO: *** Version: b2a7-dirty
[14:02:57.475] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:57.476] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:57.476] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:57.476] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:57.552] <TB3>     INFO:         clk: 4
[14:02:57.553] <TB3>     INFO:         ctr: 4
[14:02:57.553] <TB3>     INFO:         sda: 19
[14:02:57.553] <TB3>     INFO:         tin: 9
[14:02:57.553] <TB3>     INFO:         level: 15
[14:02:57.553] <TB3>     INFO:         triggerdelay: 0
[14:02:57.553] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:57.553] <TB3>     INFO: Log level: DEBUG
[14:02:57.566] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:02:57.581] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:02:57.584] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:02:57.586] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:59.155] <TB3>     INFO: DUT info: 
[14:02:59.155] <TB3>     INFO: The DUT currently contains the following objects:
[14:02:59.155] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:59.155] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:59.155] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:59.155] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:59.155] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.155] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.156] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.156] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:59.156] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:59.157] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:59.158] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28508160
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2110f20
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2087770
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7615d94010
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f761bfff510
[14:02:59.168] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28573696 fPxarMemory = 0x7f7615d94010
[14:02:59.169] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:02:59.170] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:02:59.170] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[14:02:59.170] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:59.572] <TB3>     INFO: enter 'restricted' command line mode
[14:02:59.572] <TB3>     INFO: enter test to run
[14:02:59.572] <TB3>     INFO:   test: FPIXTest no parameter change
[14:02:59.572] <TB3>     INFO:   running: fpixtest
[14:02:59.572] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:59.575] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:59.575] <TB3>     INFO: ######################################################################
[14:02:59.575] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:02:59.575] <TB3>     INFO: ######################################################################
[14:02:59.578] <TB3>     INFO: ######################################################################
[14:02:59.578] <TB3>     INFO: PixTestPretest::doTest()
[14:02:59.578] <TB3>     INFO: ######################################################################
[14:02:59.581] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:59.581] <TB3>     INFO:    PixTestPretest::programROC() 
[14:02:59.581] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:17.600] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:03:17.600] <TB3>     INFO: IA differences per ROC:  19.3 14.5 16.9 17.7 15.3 18.5 17.7 18.5 18.5 20.1 17.7 19.3 19.3 18.5 19.3 19.3
[14:03:17.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:17.668] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:03:17.668] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:17.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[14:03:17.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 25.4688 mA
[14:03:17.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  70 Ia 23.0687 mA
[14:03:18.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  76 Ia 24.6688 mA
[14:03:18.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  73 Ia 23.8687 mA
[14:03:18.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 19.8688 mA
[14:03:18.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana 103 Ia 25.4688 mA
[14:03:18.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  95 Ia 23.0687 mA
[14:03:18.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana 101 Ia 24.6688 mA
[14:03:18.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  98 Ia 23.8687 mA
[14:03:18.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2688 mA
[14:03:18.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 23.8687 mA
[14:03:18.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:03:19.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 23.8687 mA
[14:03:19.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.6688 mA
[14:03:19.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  98 Ia 24.6688 mA
[14:03:19.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  95 Ia 23.8687 mA
[14:03:19.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[14:03:19.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:03:19.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:03:19.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 24.6688 mA
[14:03:19.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.0687 mA
[14:03:19.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  84 Ia 25.4688 mA
[14:03:20.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  76 Ia 23.0687 mA
[14:03:20.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 24.6688 mA
[14:03:20.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.8687 mA
[14:03:20.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[14:03:20.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[14:03:20.604] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[14:03:20.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  70 Ia 23.0687 mA
[14:03:20.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8687 mA
[14:03:20.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[14:03:21.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 25.4688 mA
[14:03:21.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  76 Ia 23.0687 mA
[14:03:21.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 24.6688 mA
[14:03:21.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 23.8687 mA
[14:03:21.410] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.4688 mA
[14:03:21.511] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  70 Ia 23.8687 mA
[14:03:21.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[14:03:21.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[14:03:21.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[14:03:21.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[14:03:22.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.8687 mA
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  73
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  98
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  95
[14:03:22.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[14:03:22.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[14:03:22.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  76
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  70
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:03:22.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  75
[14:03:23.878] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[14:03:23.878] <TB3>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  18.5  18.5  18.5  18.5  18.5  19.3  18.5  18.5  19.3  20.1  19.3  19.3
[14:03:23.913] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:23.913] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:23.913] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:24.049] <TB3>     INFO: Expecting 231680 events.
[14:03:32.276] <TB3>     INFO: 231680 events read in total (7509ms).
[14:03:32.430] <TB3>     INFO: Test took 8514ms.
[14:03:32.633] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 86 and Delta(CalDel) = 62
[14:03:32.636] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 70 and Delta(CalDel) = 56
[14:03:32.640] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 62
[14:03:32.643] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:03:32.647] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 60
[14:03:32.650] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 74 and Delta(CalDel) = 62
[14:03:32.655] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 80 and Delta(CalDel) = 64
[14:03:32.658] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:03:32.662] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:03:32.665] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:03:32.669] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:03:32.672] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 59
[14:03:32.676] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 60
[14:03:32.679] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:03:32.683] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:03:32.686] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:03:32.730] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:32.768] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:32.768] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:32.768] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:32.904] <TB3>     INFO: Expecting 231680 events.
[14:03:41.144] <TB3>     INFO: 231680 events read in total (7525ms).
[14:03:41.149] <TB3>     INFO: Test took 8377ms.
[14:03:41.171] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[14:03:41.487] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[14:03:41.491] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:03:41.495] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:03:41.498] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:03:41.502] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[14:03:41.505] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 165 +/- 32
[14:03:41.509] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:03:41.512] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[14:03:41.519] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:03:41.523] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[14:03:41.527] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[14:03:41.530] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[14:03:41.534] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[14:03:41.538] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:03:41.541] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:03:41.580] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:41.580] <TB3>     INFO: CalDel:      147   130   142   143   142   142   165   143   133   137   136   125   130   138   143   143
[14:03:41.580] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:03:41.587] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:41.587] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:41.587] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:41.588] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:41.588] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:41.588] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:41.588] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:41.588] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:41.589] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:41.589] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:41.589] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:41.589] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:41.589] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:41.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:41.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:41.590] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:41.590] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:41.590] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:41.590] <TB3>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[14:03:41.590] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:41.680] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:41.680] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:41.680] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:41.680] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:41.683] <TB3>     INFO: ######################################################################
[14:03:41.683] <TB3>     INFO: PixTestTiming::doTest()
[14:03:41.683] <TB3>     INFO: ######################################################################
[14:03:41.683] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:41.683] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:41.683] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:41.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:43.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:45.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:48.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:50.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:52.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:54.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:57.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:59.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:04:01.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:04:04.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:04:06.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:04:08.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:04:10.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:04:13.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:04:15.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:04:17.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:19.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:20.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:22.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:23.768] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:25.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:26.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:28.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:29.848] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:31.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:32.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:34.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:35.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:37.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:39.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:40.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:42.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:43.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:45.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:46.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:48.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:49.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:51.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:52.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:54.358] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:56.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:04:58.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:05:01.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:05:03.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:05:05.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:05:08.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:05:10.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:05:12.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:05:14.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:05:17.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:05:19.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:05:21.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:23.914] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:26.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:28.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:30.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:33.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:35.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:37.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:39.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:42.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:44.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:46.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:48.921] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:05:51.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:05:53.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:05:55.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:05:58.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:00.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:02.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:04.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:07.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:09.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:11.658] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:13.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:06:16.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:06:18.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:20.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:23.028] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:25.300] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:06:30.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:06:32.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:06:33.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:06:35.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:06:36.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:06:38.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:06:39.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:06:41.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:06:42.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:06:44.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:06:45.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:06:47.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:06:49.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:06:50.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:06:52.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:06:53.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:06:55.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:06:56.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:06:58.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:06:59.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:07:01.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:07:02.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:07:04.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:07:05.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:07:07.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:07:10.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:07:12.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:07:14.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:07:17.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:07:19.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:07:21.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:07:23.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:07:26.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:07:28.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:07:30.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:07:33.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:07:35.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:07:37.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:07:39.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:07:42.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:07:44.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:07:46.645] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:07:48.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:07:51.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:07:53.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:07:55.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:07:58.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:08:00.670] <TB3>     INFO: TBM Phase Settings: 236
[14:08:00.670] <TB3>     INFO: 400MHz Phase: 3
[14:08:00.671] <TB3>     INFO: 160MHz Phase: 7
[14:08:00.671] <TB3>     INFO: Functional Phase Area: 5
[14:08:00.673] <TB3>     INFO: Test took 258990 ms.
[14:08:00.673] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:08:00.674] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:00.674] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:08:00.674] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:00.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:08:02.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:08:04.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:08:05.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:08:07.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:08:08.833] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:08:10.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:08:11.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:08:15.273] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:08:16.793] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:08:18.314] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:08:19.833] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:08:21.355] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:08:22.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:08:24.397] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:08:25.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:08:27.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:08:28.956] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:08:30.476] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:08:32.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:08:35.022] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:08:37.296] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:08:39.569] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:08:41.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:08:43.364] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:08:44.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:08:46.404] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:08:48.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:08:50.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:08:53.224] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:08:55.497] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:08:57.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:08:59.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:09:00.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:09:02.331] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:09:04.604] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:09:06.877] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:09:09.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:09:11.424] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:09:13.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:09:15.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:09:16.736] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:09:18.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:09:20.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:09:22.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:09:25.079] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:09:27.352] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:09:29.627] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:09:31.147] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:09:32.666] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:09:34.186] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:09:36.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:09:38.734] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:09:41.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:09:43.282] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:09:45.557] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:09:47.075] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:09:48.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:09:50.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:09:51.635] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:09:53.155] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:09:54.675] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:09:56.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:09:57.715] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:09:59.617] <TB3>     INFO: ROC Delay Settings: 228
[14:09:59.617] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:09:59.617] <TB3>     INFO: ROC Port 0 Delay: 4
[14:09:59.617] <TB3>     INFO: ROC Port 1 Delay: 4
[14:09:59.617] <TB3>     INFO: Functional ROC Area: 5
[14:09:59.620] <TB3>     INFO: Test took 118947 ms.
[14:09:59.620] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:09:59.621] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:59.621] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:09:59.621] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:00.759] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e062 c000 a101 8000 40c9 40c9 40c9 40cb 40c9 40c9 40c9 40c9 e062 c000 
[14:10:00.759] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40cb 40cb 40cb 40cb 40cb 40cb 40cb 40cb e022 c000 a102 8040 40cb 40cb 40cb 40c9 40cb 40cb 40cb 40cb e022 c000 
[14:10:00.760] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80b1 40c9 40c9 40c9 40c8 40c9 40c9 40c9 40c9 e022 c000 
[14:10:00.760] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:10:15.074] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:15.075] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:10:29.322] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:29.322] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:10:43.639] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:43.639] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:10:57.983] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:57.983] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:11:12.167] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:12.167] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:11:26.308] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:26.308] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:11:40.389] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:40.389] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:11:54.405] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:54.405] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:12:08.376] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:08.376] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:12:22.399] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:22.778] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:22.795] <TB3>     INFO: Decoding statistics:
[14:12:22.795] <TB3>     INFO:   General information:
[14:12:22.795] <TB3>     INFO: 	 16bit words read:         240000000
[14:12:22.795] <TB3>     INFO: 	 valid events total:       20000000
[14:12:22.795] <TB3>     INFO: 	 empty events:             20000000
[14:12:22.795] <TB3>     INFO: 	 valid events with pixels: 0
[14:12:22.795] <TB3>     INFO: 	 valid pixel hits:         0
[14:12:22.795] <TB3>     INFO:   Event errors: 	           0
[14:12:22.795] <TB3>     INFO: 	 start marker:             0
[14:12:22.795] <TB3>     INFO: 	 stop marker:              0
[14:12:22.795] <TB3>     INFO: 	 overflow:                 0
[14:12:22.795] <TB3>     INFO: 	 invalid 5bit words:       0
[14:12:22.795] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:12:22.795] <TB3>     INFO:   TBM errors: 		           0
[14:12:22.795] <TB3>     INFO: 	 flawed TBM headers:       0
[14:12:22.795] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:12:22.795] <TB3>     INFO: 	 event ID mismatches:      0
[14:12:22.795] <TB3>     INFO:   ROC errors: 		           0
[14:12:22.795] <TB3>     INFO: 	 missing ROC header(s):    0
[14:12:22.795] <TB3>     INFO: 	 misplaced readback start: 0
[14:12:22.795] <TB3>     INFO:   Pixel decoding errors:	   0
[14:12:22.795] <TB3>     INFO: 	 pixel data incomplete:    0
[14:12:22.795] <TB3>     INFO: 	 pixel address:            0
[14:12:22.795] <TB3>     INFO: 	 pulse height fill bit:    0
[14:12:22.795] <TB3>     INFO: 	 buffer corruption:        0
[14:12:22.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.795] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:12:22.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.795] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.796] <TB3>     INFO:    Read back bit status: 1
[14:12:22.796] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.796] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.796] <TB3>     INFO:    Timings are good!
[14:12:22.796] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:22.796] <TB3>     INFO: Test took 143176 ms.
[14:12:22.796] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:12:22.796] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:12:22.796] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:12:22.796] <TB3>     INFO: PixTestTiming::doTest took 521116 ms.
[14:12:22.796] <TB3>     INFO: PixTestTiming::doTest() done
[14:12:22.796] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:12:22.796] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:12:22.796] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:12:22.796] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:12:22.796] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:12:22.797] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:12:22.797] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:12:23.144] <TB3>     INFO: ######################################################################
[14:12:23.144] <TB3>     INFO: PixTestAlive::doTest()
[14:12:23.144] <TB3>     INFO: ######################################################################
[14:12:23.147] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:23.147] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:23.147] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:23.149] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:23.493] <TB3>     INFO: Expecting 41600 events.
[14:12:27.598] <TB3>     INFO: 41600 events read in total (3389ms).
[14:12:27.598] <TB3>     INFO: Test took 4449ms.
[14:12:27.607] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:27.607] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:12:27.607] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:12:27.981] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:12:27.981] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:27.981] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    1    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:27.984] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:27.984] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:27.984] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:27.985] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:28.330] <TB3>     INFO: Expecting 41600 events.
[14:12:31.298] <TB3>     INFO: 41600 events read in total (2253ms).
[14:12:31.298] <TB3>     INFO: Test took 3313ms.
[14:12:31.298] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:31.298] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:12:31.298] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:12:31.299] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:12:31.705] <TB3>     INFO: PixTestAlive::maskTest() done
[14:12:31.705] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:31.708] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:31.708] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:12:31.708] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:31.709] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:12:32.055] <TB3>     INFO: Expecting 41600 events.
[14:12:36.145] <TB3>     INFO: 41600 events read in total (3375ms).
[14:12:36.146] <TB3>     INFO: Test took 4437ms.
[14:12:36.154] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:36.154] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:12:36.154] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:12:36.529] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:12:36.530] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:12:36.530] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:12:36.530] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:12:36.539] <TB3>     INFO: ######################################################################
[14:12:36.539] <TB3>     INFO: PixTestTrim::doTest()
[14:12:36.539] <TB3>     INFO: ######################################################################
[14:12:36.542] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:36.542] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:12:36.542] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:36.621] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:12:36.621] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:12:36.645] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:36.645] <TB3>     INFO:     run 1 of 1
[14:12:36.645] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:36.989] <TB3>     INFO: Expecting 5025280 events.
[14:13:21.838] <TB3>     INFO: 1380688 events read in total (44135ms).
[14:14:05.657] <TB3>     INFO: 2744192 events read in total (87954ms).
[14:14:49.946] <TB3>     INFO: 4117400 events read in total (132244ms).
[14:15:19.206] <TB3>     INFO: 5025280 events read in total (161503ms).
[14:15:19.248] <TB3>     INFO: Test took 162602ms.
[14:15:19.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:19.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:20.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:22.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:23.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:24.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:26.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:27.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:29.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:30.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:31.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:33.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:34.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:36.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:37.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:39.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:40.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:41.991] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232906752
[14:15:41.995] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5717 minThrLimit = 85.563 minThrNLimit = 110.382 -> result = 85.5717 -> 85
[14:15:41.996] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8206 minThrLimit = 88.8162 minThrNLimit = 107 -> result = 88.8206 -> 88
[14:15:41.996] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1804 minThrLimit = 84.1644 minThrNLimit = 105.465 -> result = 84.1804 -> 84
[14:15:41.996] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3672 minThrLimit = 88.3638 minThrNLimit = 113.737 -> result = 88.3672 -> 88
[14:15:41.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8796 minThrLimit = 85.8283 minThrNLimit = 107.087 -> result = 85.8796 -> 85
[14:15:41.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5579 minThrLimit = 82.5487 minThrNLimit = 108.344 -> result = 82.5579 -> 82
[14:15:41.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0511 minThrLimit = 83.0233 minThrNLimit = 104.403 -> result = 83.0511 -> 83
[14:15:41.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0929 minThrLimit = 93.063 minThrNLimit = 118.213 -> result = 93.0929 -> 93
[14:15:41.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2413 minThrLimit = 88.2263 minThrNLimit = 111.411 -> result = 88.2413 -> 88
[14:15:41.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0603 minThrLimit = 95.0348 minThrNLimit = 119.395 -> result = 95.0603 -> 95
[14:15:41.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3023 minThrLimit = 92.2838 minThrNLimit = 119.971 -> result = 92.3023 -> 92
[14:15:41.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7049 minThrLimit = 86.6099 minThrNLimit = 112.109 -> result = 86.7049 -> 86
[14:15:41.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.031 minThrLimit = 105.022 minThrNLimit = 137.016 -> result = 105.031 -> 105
[14:15:42.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4162 minThrLimit = 94.4096 minThrNLimit = 117.612 -> result = 94.4162 -> 94
[14:15:42.001] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.1935 minThrLimit = 82.1559 minThrNLimit = 109.975 -> result = 82.1935 -> 82
[14:15:42.001] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3819 minThrLimit = 85.3818 minThrNLimit = 110.945 -> result = 85.3819 -> 85
[14:15:42.001] <TB3>     INFO: ROC 0 VthrComp = 85
[14:15:42.003] <TB3>     INFO: ROC 1 VthrComp = 88
[14:15:42.003] <TB3>     INFO: ROC 2 VthrComp = 84
[14:15:42.003] <TB3>     INFO: ROC 3 VthrComp = 88
[14:15:42.003] <TB3>     INFO: ROC 4 VthrComp = 85
[14:15:42.003] <TB3>     INFO: ROC 5 VthrComp = 82
[14:15:42.003] <TB3>     INFO: ROC 6 VthrComp = 83
[14:15:42.003] <TB3>     INFO: ROC 7 VthrComp = 93
[14:15:42.003] <TB3>     INFO: ROC 8 VthrComp = 88
[14:15:42.004] <TB3>     INFO: ROC 9 VthrComp = 95
[14:15:42.004] <TB3>     INFO: ROC 10 VthrComp = 92
[14:15:42.004] <TB3>     INFO: ROC 11 VthrComp = 86
[14:15:42.004] <TB3>     INFO: ROC 12 VthrComp = 105
[14:15:42.004] <TB3>     INFO: ROC 13 VthrComp = 94
[14:15:42.004] <TB3>     INFO: ROC 14 VthrComp = 82
[14:15:42.004] <TB3>     INFO: ROC 15 VthrComp = 85
[14:15:42.004] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:15:42.004] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:42.023] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:42.023] <TB3>     INFO:     run 1 of 1
[14:15:42.023] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:42.367] <TB3>     INFO: Expecting 5025280 events.
[14:16:18.878] <TB3>     INFO: 882464 events read in total (35796ms).
[14:16:53.909] <TB3>     INFO: 1763392 events read in total (70827ms).
[14:17:28.896] <TB3>     INFO: 2643960 events read in total (105814ms).
[14:18:05.069] <TB3>     INFO: 3517056 events read in total (141987ms).
[14:18:40.819] <TB3>     INFO: 4385656 events read in total (177738ms).
[14:19:07.007] <TB3>     INFO: 5025280 events read in total (203925ms).
[14:19:07.088] <TB3>     INFO: Test took 205066ms.
[14:19:07.269] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:07.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:09.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:10.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:12.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:13.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:15.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:17.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:18.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:20.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:21.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:23.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:24.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:26.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:27.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:29.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:31.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:32.872] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253571072
[14:19:32.878] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.7499 for pixel 3/77 mean/min/max = 44.2376/32.3565/56.1187
[14:19:32.878] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.7888 for pixel 20/6 mean/min/max = 46.4805/35.162/57.7991
[14:19:32.878] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6448 for pixel 21/12 mean/min/max = 44.3035/31.7651/56.8419
[14:19:32.879] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1225 for pixel 14/73 mean/min/max = 44.9368/33.637/56.2367
[14:19:32.879] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.7653 for pixel 9/51 mean/min/max = 45.7709/32.585/58.9567
[14:19:32.879] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2807 for pixel 22/78 mean/min/max = 44.0993/32.7199/55.4787
[14:19:32.880] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.4305 for pixel 51/76 mean/min/max = 43.4313/31.9017/54.9609
[14:19:32.880] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.8881 for pixel 8/79 mean/min/max = 44.8477/32.608/57.0873
[14:19:32.880] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.3063 for pixel 31/1 mean/min/max = 44.2824/34.028/54.5369
[14:19:32.881] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.5347 for pixel 51/33 mean/min/max = 43.6376/32.3934/54.8818
[14:19:32.881] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.7177 for pixel 23/5 mean/min/max = 43.8447/33.7309/53.9585
[14:19:32.881] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.4018 for pixel 14/4 mean/min/max = 44.9372/32.4124/57.4621
[14:19:32.882] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.8731 for pixel 25/6 mean/min/max = 46.1958/34.4514/57.9402
[14:19:32.882] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.7479 for pixel 2/8 mean/min/max = 45.3063/32.8248/57.7878
[14:19:32.882] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.0042 for pixel 0/5 mean/min/max = 44.1245/32.1635/56.0855
[14:19:32.883] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.2539 for pixel 51/1 mean/min/max = 42.7545/32.2519/53.2572
[14:19:32.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:19:33.018] <TB3>     INFO: Expecting 411648 events.
[14:19:41.026] <TB3>     INFO: 411648 events read in total (7291ms).
[14:19:41.033] <TB3>     INFO: Expecting 411648 events.
[14:19:48.711] <TB3>     INFO: 411648 events read in total (7011ms).
[14:19:48.719] <TB3>     INFO: Expecting 411648 events.
[14:19:56.520] <TB3>     INFO: 411648 events read in total (7130ms).
[14:19:56.531] <TB3>     INFO: Expecting 411648 events.
[14:20:04.350] <TB3>     INFO: 411648 events read in total (7157ms).
[14:20:04.364] <TB3>     INFO: Expecting 411648 events.
[14:20:11.925] <TB3>     INFO: 411648 events read in total (6905ms).
[14:20:11.941] <TB3>     INFO: Expecting 411648 events.
[14:20:19.625] <TB3>     INFO: 411648 events read in total (7025ms).
[14:20:19.644] <TB3>     INFO: Expecting 411648 events.
[14:20:27.314] <TB3>     INFO: 411648 events read in total (7016ms).
[14:20:27.335] <TB3>     INFO: Expecting 411648 events.
[14:20:35.172] <TB3>     INFO: 411648 events read in total (7179ms).
[14:20:35.196] <TB3>     INFO: Expecting 411648 events.
[14:20:43.042] <TB3>     INFO: 411648 events read in total (7205ms).
[14:20:43.068] <TB3>     INFO: Expecting 411648 events.
[14:20:51.205] <TB3>     INFO: 411648 events read in total (7485ms).
[14:20:51.239] <TB3>     INFO: Expecting 411648 events.
[14:20:59.181] <TB3>     INFO: 411648 events read in total (7307ms).
[14:20:59.218] <TB3>     INFO: Expecting 411648 events.
[14:21:07.049] <TB3>     INFO: 411648 events read in total (7198ms).
[14:21:07.085] <TB3>     INFO: Expecting 411648 events.
[14:21:15.120] <TB3>     INFO: 411648 events read in total (7409ms).
[14:21:15.157] <TB3>     INFO: Expecting 411648 events.
[14:21:22.910] <TB3>     INFO: 411648 events read in total (7122ms).
[14:21:22.949] <TB3>     INFO: Expecting 411648 events.
[14:21:30.587] <TB3>     INFO: 411648 events read in total (7003ms).
[14:21:30.630] <TB3>     INFO: Expecting 411648 events.
[14:21:38.253] <TB3>     INFO: 411648 events read in total (6992ms).
[14:21:38.305] <TB3>     INFO: Test took 125422ms.
[14:21:38.800] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4946 < 35 for itrim+1 = 95; old thr = 34.6349 ... break
[14:21:38.828] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6791 < 35 for itrim+1 = 89; old thr = 34.894 ... break
[14:21:38.864] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3415 < 35 for itrim = 99; old thr = 34.1867 ... break
[14:21:38.903] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4687 < 35 for itrim+1 = 106; old thr = 34.8582 ... break
[14:21:38.938] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0621 < 35 for itrim = 113; old thr = 34.4393 ... break
[14:21:38.980] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2267 < 35 for itrim = 99; old thr = 33.9924 ... break
[14:21:39.009] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0862 < 35 for itrim = 89; old thr = 33.5215 ... break
[14:21:39.045] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0864 < 35 for itrim+1 = 99; old thr = 34.792 ... break
[14:21:39.081] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6991 < 35 for itrim+1 = 88; old thr = 34.9678 ... break
[14:21:39.124] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2044 < 35 for itrim+1 = 104; old thr = 34.932 ... break
[14:21:39.168] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6048 < 35 for itrim+1 = 99; old thr = 34.8874 ... break
[14:21:39.213] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1794 < 35 for itrim+1 = 109; old thr = 34.6317 ... break
[14:21:39.262] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9132 < 35 for itrim = 114; old thr = 33.8525 ... break
[14:21:39.297] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0439 < 35 for itrim = 104; old thr = 33.9915 ... break
[14:21:39.340] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3852 < 35 for itrim = 103; old thr = 34.1766 ... break
[14:21:39.382] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2615 < 35 for itrim = 94; old thr = 33.8106 ... break
[14:21:39.459] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:21:39.470] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:39.470] <TB3>     INFO:     run 1 of 1
[14:21:39.470] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:39.819] <TB3>     INFO: Expecting 5025280 events.
[14:22:15.818] <TB3>     INFO: 870240 events read in total (35285ms).
[14:22:51.358] <TB3>     INFO: 1739328 events read in total (70826ms).
[14:23:26.793] <TB3>     INFO: 2608328 events read in total (106261ms).
[14:24:01.756] <TB3>     INFO: 3467664 events read in total (141223ms).
[14:24:36.584] <TB3>     INFO: 4322672 events read in total (176051ms).
[14:25:05.542] <TB3>     INFO: 5025280 events read in total (205009ms).
[14:25:05.624] <TB3>     INFO: Test took 206155ms.
[14:25:05.818] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:06.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:07.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:09.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:10.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:12.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:13.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:16.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:18.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:19.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:21.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:23.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:25.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:26.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:28.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:30.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:31.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:33.495] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270774272
[14:25:33.497] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.714741 .. 82.544772
[14:25:33.574] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 92 (-1/-1) hits flags = 528 (plus default)
[14:25:33.585] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:33.585] <TB3>     INFO:     run 1 of 1
[14:25:33.586] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:33.947] <TB3>     INFO: Expecting 3061760 events.
[14:26:12.243] <TB3>     INFO: 977920 events read in total (37580ms).
[14:26:51.490] <TB3>     INFO: 1954448 events read in total (76829ms).
[14:27:29.023] <TB3>     INFO: 2920952 events read in total (114361ms).
[14:27:34.824] <TB3>     INFO: 3061760 events read in total (120161ms).
[14:27:34.862] <TB3>     INFO: Test took 121276ms.
[14:27:34.952] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:35.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:36.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:37.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:38.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:40.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:41.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:42.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:44.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:45.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:46.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:47.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:49.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:50.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:51.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:52.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:54.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:55.369] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430436352
[14:27:55.450] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.729606 .. 44.158318
[14:27:55.525] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:27:55.535] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:55.535] <TB3>     INFO:     run 1 of 1
[14:27:55.535] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:55.878] <TB3>     INFO: Expecting 1564160 events.
[14:28:39.604] <TB3>     INFO: 1153624 events read in total (43011ms).
[14:28:54.641] <TB3>     INFO: 1564160 events read in total (58048ms).
[14:28:54.654] <TB3>     INFO: Test took 59119ms.
[14:28:54.686] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:54.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:55.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:56.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:57.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:58.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:59.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:00.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:01.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:02.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:03.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:04.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:05.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:06.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:07.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:08.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:09.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:10.914] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294309888
[14:29:10.998] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.983530 .. 40.668896
[14:29:11.072] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:29:11.082] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:11.082] <TB3>     INFO:     run 1 of 1
[14:29:11.082] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:11.425] <TB3>     INFO: Expecting 1331200 events.
[14:29:55.800] <TB3>     INFO: 1183328 events read in total (43660ms).
[14:30:01.338] <TB3>     INFO: 1331200 events read in total (49198ms).
[14:30:01.354] <TB3>     INFO: Test took 50273ms.
[14:30:01.384] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:01.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:02.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:03.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:04.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:05.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:06.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:07.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:07.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:08.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:09.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:10.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:11.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:12.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:13.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:14.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:15.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:16.390] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307687424
[14:30:16.480] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.303351 .. 40.668896
[14:30:16.560] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:30:16.571] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:16.572] <TB3>     INFO:     run 1 of 1
[14:30:16.572] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:16.916] <TB3>     INFO: Expecting 1198080 events.
[14:31:00.674] <TB3>     INFO: 1143568 events read in total (43043ms).
[14:31:03.470] <TB3>     INFO: 1198080 events read in total (45839ms).
[14:31:03.490] <TB3>     INFO: Test took 46919ms.
[14:31:03.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:03.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:04.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:05.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:06.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:07.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:08.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:09.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:10.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:11.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:11.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:12.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:13.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:14.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:15.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:16.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:17.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:18.445] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251551744
[14:31:18.528] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:31:18.528] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:31:18.539] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:18.539] <TB3>     INFO:     run 1 of 1
[14:31:18.539] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:18.882] <TB3>     INFO: Expecting 1364480 events.
[14:31:59.239] <TB3>     INFO: 1075128 events read in total (39642ms).
[14:32:09.989] <TB3>     INFO: 1364480 events read in total (50393ms).
[14:32:10.014] <TB3>     INFO: Test took 51475ms.
[14:32:10.052] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:10.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:11.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:12.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:13.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:14.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:15.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:15.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:16.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:17.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:18.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:19.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:20.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:21.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:22.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:23.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:24.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:25.745] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324464640
[14:32:25.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:32:25.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:32:25.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:32:25.789] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:32:25.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:32:25.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:32:25.791] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:32:25.798] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:32:25.805] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:32:25.812] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:32:25.819] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:32:25.826] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:32:25.833] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:32:25.840] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:32:25.847] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:32:25.854] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:32:25.860] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:32:25.867] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:32:25.874] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:32:25.881] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:32:25.888] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:32:25.895] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:32:25.901] <TB3>     INFO: PixTestTrim::trimTest() done
[14:32:25.901] <TB3>     INFO: vtrim:      95  89  99 106 113  99  89  99  88 104  99 109 114 104 103  94 
[14:32:25.901] <TB3>     INFO: vthrcomp:   85  88  84  88  85  82  83  93  88  95  92  86 105  94  82  85 
[14:32:25.901] <TB3>     INFO: vcal mean:  34.96  34.97  34.99  34.96  34.97  34.96  34.91  35.01  35.00  34.96  34.99  34.96  35.01  34.96  34.96  34.99 
[14:32:25.901] <TB3>     INFO: vcal RMS:    0.78   0.82   0.96   0.94   0.84   0.76   0.78   0.78   0.75   0.81   0.73   0.82   0.79   0.80   0.78   0.73 
[14:32:25.901] <TB3>     INFO: bits mean:   9.67   8.80  10.12   9.65   9.68   9.94   9.93   8.89   9.63   9.88   9.74   9.60   9.14   9.15   9.92  10.42 
[14:32:25.901] <TB3>     INFO: bits RMS:    2.69   2.58   2.45   2.42   2.58   2.54   2.66   2.91   2.40   2.66   2.41   2.65   2.54   2.76   2.60   2.40 
[14:32:25.914] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:25.914] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:32:25.914] <TB3>     INFO:    ----------------------------------------------------------------------
[14:32:25.917] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:32:25.917] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:32:25.928] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:25.929] <TB3>     INFO:     run 1 of 1
[14:32:25.929] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:26.273] <TB3>     INFO: Expecting 4160000 events.
[14:33:11.890] <TB3>     INFO: 1102500 events read in total (44902ms).
[14:33:56.414] <TB3>     INFO: 2192670 events read in total (89426ms).
[14:34:41.165] <TB3>     INFO: 3269415 events read in total (134177ms).
[14:35:18.111] <TB3>     INFO: 4160000 events read in total (171123ms).
[14:35:18.185] <TB3>     INFO: Test took 172256ms.
[14:35:18.332] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:18.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:20.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:22.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:24.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:26.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:28.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:29.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:31.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:33.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:35.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:37.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:39.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:41.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:43.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:44.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:46.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:48.716] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353812480
[14:35:48.717] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:35:48.791] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:35:48.791] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:35:48.801] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:48.801] <TB3>     INFO:     run 1 of 1
[14:35:48.801] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:49.145] <TB3>     INFO: Expecting 3473600 events.
[14:36:36.914] <TB3>     INFO: 1152195 events read in total (47054ms).
[14:37:23.073] <TB3>     INFO: 2284520 events read in total (93213ms).
[14:38:08.605] <TB3>     INFO: 3404840 events read in total (138745ms).
[14:38:11.732] <TB3>     INFO: 3473600 events read in total (141872ms).
[14:38:11.792] <TB3>     INFO: Test took 142991ms.
[14:38:11.908] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:12.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:13.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:15.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:17.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:19.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:20.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:22.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:24.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:25.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:27.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:29.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:31.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:32.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:34.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:36.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:37.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:39.649] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274477056
[14:38:39.649] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:38:39.724] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:38:39.724] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:38:39.735] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:39.735] <TB3>     INFO:     run 1 of 1
[14:38:39.735] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:40.078] <TB3>     INFO: Expecting 3203200 events.
[14:39:29.756] <TB3>     INFO: 1204125 events read in total (48963ms).
[14:40:16.865] <TB3>     INFO: 2380505 events read in total (96072ms).
[14:40:49.984] <TB3>     INFO: 3203200 events read in total (129191ms).
[14:40:50.025] <TB3>     INFO: Test took 130291ms.
[14:40:50.120] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:50.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:51.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:53.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:55.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:56.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:58.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:00.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:01.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:03.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:05.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:06.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:08.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:10.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:11.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:13.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:14.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:16.582] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295919616
[14:41:16.583] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:41:16.658] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:41:16.658] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:41:16.669] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:16.669] <TB3>     INFO:     run 1 of 1
[14:41:16.669] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:17.019] <TB3>     INFO: Expecting 3203200 events.
[14:42:08.311] <TB3>     INFO: 1204090 events read in total (50577ms).
[14:42:55.731] <TB3>     INFO: 2379405 events read in total (97997ms).
[14:43:29.266] <TB3>     INFO: 3203200 events read in total (131532ms).
[14:43:29.305] <TB3>     INFO: Test took 132636ms.
[14:43:29.401] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:29.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:31.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:32.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:34.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:36.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:37.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:39.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:41.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:42.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:44.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:46.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:47.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:49.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:51.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:53.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:54.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:56.330] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249434112
[14:43:56.331] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:43:56.405] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:43:56.405] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:43:56.416] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:56.416] <TB3>     INFO:     run 1 of 1
[14:43:56.416] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:56.767] <TB3>     INFO: Expecting 3224000 events.
[14:44:46.888] <TB3>     INFO: 1199455 events read in total (49406ms).
[14:45:34.556] <TB3>     INFO: 2370990 events read in total (97074ms).
[14:46:09.473] <TB3>     INFO: 3224000 events read in total (131992ms).
[14:46:09.520] <TB3>     INFO: Test took 133104ms.
[14:46:09.609] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:09.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:11.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:13.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:14.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:16.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:18.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:20.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:21.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:23.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:25.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:26.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:28.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:30.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:31.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:33.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:35.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:36.857] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319492096
[14:46:36.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.98315, thr difference RMS: 1.42238
[14:46:36.858] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.74483, thr difference RMS: 1.62386
[14:46:36.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.1517, thr difference RMS: 1.30206
[14:46:36.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.72776, thr difference RMS: 1.24406
[14:46:36.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.05579, thr difference RMS: 1.32653
[14:46:36.859] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.46771, thr difference RMS: 1.29919
[14:46:36.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.39438, thr difference RMS: 1.21345
[14:46:36.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.21722, thr difference RMS: 1.40928
[14:46:36.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.30524, thr difference RMS: 1.21181
[14:46:36.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.2772, thr difference RMS: 1.64158
[14:46:36.860] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.24503, thr difference RMS: 1.2333
[14:46:36.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.29081, thr difference RMS: 1.21874
[14:46:36.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.97227, thr difference RMS: 1.84367
[14:46:36.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.32595, thr difference RMS: 1.54738
[14:46:36.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.98738, thr difference RMS: 1.24576
[14:46:36.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.9165, thr difference RMS: 1.14497
[14:46:36.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.91664, thr difference RMS: 1.40866
[14:46:36.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.87202, thr difference RMS: 1.61709
[14:46:36.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.17562, thr difference RMS: 1.30708
[14:46:36.862] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.75151, thr difference RMS: 1.23936
[14:46:36.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.95424, thr difference RMS: 1.33544
[14:46:36.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.42154, thr difference RMS: 1.2917
[14:46:36.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.30762, thr difference RMS: 1.20658
[14:46:36.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.1593, thr difference RMS: 1.40827
[14:46:36.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.37471, thr difference RMS: 1.20733
[14:46:36.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.22641, thr difference RMS: 1.64018
[14:46:36.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.02741, thr difference RMS: 1.23041
[14:46:36.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.17574, thr difference RMS: 1.21474
[14:46:36.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.94828, thr difference RMS: 1.8026
[14:46:36.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.20608, thr difference RMS: 1.53153
[14:46:36.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.0419, thr difference RMS: 1.23438
[14:46:36.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.91154, thr difference RMS: 1.15192
[14:46:36.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.04828, thr difference RMS: 1.4071
[14:46:36.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.95904, thr difference RMS: 1.59975
[14:46:36.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.3217, thr difference RMS: 1.28896
[14:46:36.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.86974, thr difference RMS: 1.21136
[14:46:36.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.83918, thr difference RMS: 1.33387
[14:46:36.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.56102, thr difference RMS: 1.27674
[14:46:36.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.34751, thr difference RMS: 1.17767
[14:46:36.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.11859, thr difference RMS: 1.38306
[14:46:36.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.45546, thr difference RMS: 1.20536
[14:46:36.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.26615, thr difference RMS: 1.64999
[14:46:36.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.01838, thr difference RMS: 1.23055
[14:46:36.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.24721, thr difference RMS: 1.2132
[14:46:36.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.88705, thr difference RMS: 1.79667
[14:46:36.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.17914, thr difference RMS: 1.55239
[14:46:36.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.07629, thr difference RMS: 1.25046
[14:46:36.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.03492, thr difference RMS: 1.15291
[14:46:36.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.05824, thr difference RMS: 1.37214
[14:46:36.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.023, thr difference RMS: 1.59628
[14:46:36.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.30892, thr difference RMS: 1.26878
[14:46:36.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.99075, thr difference RMS: 1.21474
[14:46:36.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.86062, thr difference RMS: 1.32255
[14:46:36.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.52545, thr difference RMS: 1.26244
[14:46:36.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.37279, thr difference RMS: 1.18465
[14:46:36.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.05872, thr difference RMS: 1.39797
[14:46:36.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.57893, thr difference RMS: 1.21143
[14:46:36.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.38674, thr difference RMS: 1.64656
[14:46:36.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.18358, thr difference RMS: 1.22703
[14:46:36.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.27608, thr difference RMS: 1.20213
[14:46:36.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.94976, thr difference RMS: 1.79437
[14:46:36.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.15942, thr difference RMS: 1.5349
[14:46:36.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.16917, thr difference RMS: 1.18811
[14:46:36.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.17386, thr difference RMS: 1.14181
[14:46:36.990] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:46:36.993] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2040 seconds
[14:46:36.993] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:46:37.712] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:46:37.712] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:46:37.716] <TB3>     INFO: ######################################################################
[14:46:37.716] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:46:37.716] <TB3>     INFO: ######################################################################
[14:46:37.717] <TB3>     INFO:    ----------------------------------------------------------------------
[14:46:37.717] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:46:37.717] <TB3>     INFO:    ----------------------------------------------------------------------
[14:46:37.717] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:46:37.730] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:46:37.730] <TB3>     INFO:     run 1 of 1
[14:46:37.730] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:38.087] <TB3>     INFO: Expecting 59072000 events.
[14:47:06.393] <TB3>     INFO: 1073000 events read in total (27591ms).
[14:47:36.546] <TB3>     INFO: 2141200 events read in total (57744ms).
[14:48:05.536] <TB3>     INFO: 3209800 events read in total (86734ms).
[14:48:34.347] <TB3>     INFO: 4282000 events read in total (115545ms).
[14:49:02.862] <TB3>     INFO: 5350400 events read in total (144060ms).
[14:49:31.230] <TB3>     INFO: 6420000 events read in total (172428ms).
[14:50:00.184] <TB3>     INFO: 7491400 events read in total (201382ms).
[14:50:28.994] <TB3>     INFO: 8559600 events read in total (230192ms).
[14:50:57.888] <TB3>     INFO: 9627800 events read in total (259086ms).
[14:51:26.779] <TB3>     INFO: 10700600 events read in total (287977ms).
[14:51:55.491] <TB3>     INFO: 11769200 events read in total (316689ms).
[14:52:24.191] <TB3>     INFO: 12839000 events read in total (345389ms).
[14:52:52.882] <TB3>     INFO: 13910600 events read in total (374080ms).
[14:53:21.661] <TB3>     INFO: 14979200 events read in total (402859ms).
[14:53:50.414] <TB3>     INFO: 16050200 events read in total (431612ms).
[14:54:19.155] <TB3>     INFO: 17120600 events read in total (460353ms).
[14:54:47.868] <TB3>     INFO: 18189000 events read in total (489066ms).
[14:55:16.625] <TB3>     INFO: 19260000 events read in total (517823ms).
[14:55:45.395] <TB3>     INFO: 20329800 events read in total (546593ms).
[14:56:14.068] <TB3>     INFO: 21398200 events read in total (575266ms).
[14:56:42.817] <TB3>     INFO: 22469000 events read in total (604015ms).
[14:57:11.664] <TB3>     INFO: 23538600 events read in total (632862ms).
[14:57:40.463] <TB3>     INFO: 24606600 events read in total (661661ms).
[14:58:09.244] <TB3>     INFO: 25677000 events read in total (690442ms).
[14:58:38.121] <TB3>     INFO: 26747200 events read in total (719319ms).
[14:59:06.924] <TB3>     INFO: 27815400 events read in total (748122ms).
[14:59:35.630] <TB3>     INFO: 28885800 events read in total (776828ms).
[15:00:04.452] <TB3>     INFO: 29957000 events read in total (805650ms).
[15:00:33.262] <TB3>     INFO: 31025600 events read in total (834460ms).
[15:01:02.110] <TB3>     INFO: 32096400 events read in total (863308ms).
[15:01:30.968] <TB3>     INFO: 33166800 events read in total (892166ms).
[15:01:59.858] <TB3>     INFO: 34235000 events read in total (921056ms).
[15:02:28.555] <TB3>     INFO: 35305800 events read in total (949753ms).
[15:02:57.263] <TB3>     INFO: 36375200 events read in total (978461ms).
[15:03:25.950] <TB3>     INFO: 37443600 events read in total (1007148ms).
[15:03:54.686] <TB3>     INFO: 38513400 events read in total (1035884ms).
[15:04:23.320] <TB3>     INFO: 39584000 events read in total (1064518ms).
[15:04:52.019] <TB3>     INFO: 40652000 events read in total (1093217ms).
[15:05:20.793] <TB3>     INFO: 41721200 events read in total (1121991ms).
[15:05:49.676] <TB3>     INFO: 42792800 events read in total (1150874ms).
[15:06:18.426] <TB3>     INFO: 43860800 events read in total (1179624ms).
[15:06:47.227] <TB3>     INFO: 44928800 events read in total (1208425ms).
[15:07:15.871] <TB3>     INFO: 46001000 events read in total (1237069ms).
[15:07:44.653] <TB3>     INFO: 47069000 events read in total (1265851ms).
[15:08:13.314] <TB3>     INFO: 48136600 events read in total (1294512ms).
[15:08:42.121] <TB3>     INFO: 49205400 events read in total (1323319ms).
[15:09:10.852] <TB3>     INFO: 50275800 events read in total (1352050ms).
[15:09:39.563] <TB3>     INFO: 51344000 events read in total (1380761ms).
[15:10:08.168] <TB3>     INFO: 52412200 events read in total (1409366ms).
[15:10:36.838] <TB3>     INFO: 53483400 events read in total (1438036ms).
[15:11:05.546] <TB3>     INFO: 54551400 events read in total (1466744ms).
[15:11:34.275] <TB3>     INFO: 55619400 events read in total (1495473ms).
[15:12:02.928] <TB3>     INFO: 56689000 events read in total (1524126ms).
[15:12:31.776] <TB3>     INFO: 57759400 events read in total (1552974ms).
[15:13:00.496] <TB3>     INFO: 58827800 events read in total (1581694ms).
[15:13:07.458] <TB3>     INFO: 59072000 events read in total (1588656ms).
[15:13:07.479] <TB3>     INFO: Test took 1589749ms.
[15:13:07.544] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:07.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:07.684] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:08.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:08.926] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:10.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:10.152] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:11.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:11.386] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:12.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:12.576] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:13.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:13.756] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:14.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:14.923] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:16.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:16.123] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:17.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:17.365] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:18.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:18.607] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:19.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:19.840] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:21.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:21.105] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:22.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:22.343] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:23.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:23.595] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:24.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:24.846] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:26.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:26.082] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:13:27.349] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435511296
[15:13:27.385] <TB3>     INFO: PixTestScurves::scurves() done 
[15:13:27.385] <TB3>     INFO: Vcal mean:  35.08  35.11  35.07  35.05  35.06  35.06  34.98  35.09  35.09  35.09  35.08  35.04  35.12  35.07  35.06  35.07 
[15:13:27.385] <TB3>     INFO: Vcal RMS:    0.65   0.68   0.87   0.85   0.72   0.66   0.65   0.64   0.61   0.68   0.60   0.70   0.68   0.67   0.66   0.61 
[15:13:27.385] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:13:27.458] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:13:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:13:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:13:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:13:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:13:27.458] <TB3>     INFO: ######################################################################
[15:13:27.458] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:13:27.458] <TB3>     INFO: ######################################################################
[15:13:27.462] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:27.804] <TB3>     INFO: Expecting 41600 events.
[15:13:31.983] <TB3>     INFO: 41600 events read in total (3456ms).
[15:13:31.984] <TB3>     INFO: Test took 4522ms.
[15:13:31.992] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:31.992] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:13:31.992] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:13:31.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 19, 33] has eff 0/10
[15:13:31.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 19, 33]
[15:13:31.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 11, 55] has eff 0/10
[15:13:31.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 11, 55]
[15:13:32.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:13:32.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:13:32.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:13:32.004] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:13:32.340] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:13:32.693] <TB3>     INFO: Expecting 41600 events.
[15:13:36.831] <TB3>     INFO: 41600 events read in total (3424ms).
[15:13:36.832] <TB3>     INFO: Test took 4492ms.
[15:13:36.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:36.840] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:13:36.840] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.081
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 178
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.131
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 187
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.415
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.559
[15:13:36.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 192
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.943
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.753
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.074
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.003
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [9 ,15] phvalue 173
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.325
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 184
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.856
[15:13:36.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,6] phvalue 183
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.094
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 185
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.471
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 193
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.393
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.865
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 179
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.119
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.935
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 177
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:13:36.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:13:36.848] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:13:36.935] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:13:37.284] <TB3>     INFO: Expecting 41600 events.
[15:13:41.439] <TB3>     INFO: 41600 events read in total (3440ms).
[15:13:41.440] <TB3>     INFO: Test took 4505ms.
[15:13:41.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:41.448] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:13:41.448] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:13:41.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 7
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2236
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3285
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7241
[15:13:41.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 74
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0523
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 91
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7941
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 78
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5794
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 71
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.6418
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 92
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9697
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 63
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9255
[15:13:41.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 85
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0663
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 71
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1996
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 77
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.347
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0155
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,49] phvalue 71
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5754
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5028
[15:13:41.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:13:41.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3799
[15:13:41.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 75
[15:13:41.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[15:13:41.863] <TB3>     INFO: Expecting 2560 events.
[15:13:42.821] <TB3>     INFO: 2560 events read in total (244ms).
[15:13:42.821] <TB3>     INFO: Test took 1363ms.
[15:13:42.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:42.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[15:13:43.329] <TB3>     INFO: Expecting 2560 events.
[15:13:44.285] <TB3>     INFO: 2560 events read in total (241ms).
[15:13:44.286] <TB3>     INFO: Test took 1464ms.
[15:13:44.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:44.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[15:13:44.793] <TB3>     INFO: Expecting 2560 events.
[15:13:45.750] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:45.750] <TB3>     INFO: Test took 1464ms.
[15:13:45.750] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:45.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 3 3
[15:13:46.258] <TB3>     INFO: Expecting 2560 events.
[15:13:47.215] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:47.215] <TB3>     INFO: Test took 1464ms.
[15:13:47.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:47.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 4 4
[15:13:47.723] <TB3>     INFO: Expecting 2560 events.
[15:13:48.680] <TB3>     INFO: 2560 events read in total (243ms).
[15:13:48.680] <TB3>     INFO: Test took 1464ms.
[15:13:48.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:48.680] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 5 5
[15:13:49.188] <TB3>     INFO: Expecting 2560 events.
[15:13:50.144] <TB3>     INFO: 2560 events read in total (241ms).
[15:13:50.145] <TB3>     INFO: Test took 1465ms.
[15:13:50.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:50.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[15:13:50.653] <TB3>     INFO: Expecting 2560 events.
[15:13:51.611] <TB3>     INFO: 2560 events read in total (244ms).
[15:13:51.611] <TB3>     INFO: Test took 1466ms.
[15:13:51.611] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:51.611] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[15:13:52.119] <TB3>     INFO: Expecting 2560 events.
[15:13:53.076] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:53.076] <TB3>     INFO: Test took 1465ms.
[15:13:53.076] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:53.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 8 8
[15:13:53.585] <TB3>     INFO: Expecting 2560 events.
[15:13:54.542] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:54.542] <TB3>     INFO: Test took 1465ms.
[15:13:54.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:54.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:13:55.050] <TB3>     INFO: Expecting 2560 events.
[15:13:56.007] <TB3>     INFO: 2560 events read in total (242ms).
[15:13:56.007] <TB3>     INFO: Test took 1464ms.
[15:13:56.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:56.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 10 10
[15:13:56.515] <TB3>     INFO: Expecting 2560 events.
[15:13:57.473] <TB3>     INFO: 2560 events read in total (243ms).
[15:13:57.473] <TB3>     INFO: Test took 1465ms.
[15:13:57.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:57.474] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:13:57.981] <TB3>     INFO: Expecting 2560 events.
[15:13:58.937] <TB3>     INFO: 2560 events read in total (241ms).
[15:13:58.938] <TB3>     INFO: Test took 1464ms.
[15:13:58.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:13:58.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 49, 12 12
[15:13:59.445] <TB3>     INFO: Expecting 2560 events.
[15:14:00.402] <TB3>     INFO: 2560 events read in total (242ms).
[15:14:00.403] <TB3>     INFO: Test took 1464ms.
[15:14:00.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:00.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[15:14:00.910] <TB3>     INFO: Expecting 2560 events.
[15:14:01.867] <TB3>     INFO: 2560 events read in total (242ms).
[15:14:01.867] <TB3>     INFO: Test took 1464ms.
[15:14:01.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:01.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:14:02.376] <TB3>     INFO: Expecting 2560 events.
[15:14:03.340] <TB3>     INFO: 2560 events read in total (249ms).
[15:14:03.341] <TB3>     INFO: Test took 1473ms.
[15:14:03.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:03.341] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 15 15
[15:14:03.848] <TB3>     INFO: Expecting 2560 events.
[15:14:04.805] <TB3>     INFO: 2560 events read in total (242ms).
[15:14:04.806] <TB3>     INFO: Test took 1465ms.
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:14:04.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:14:04.810] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:05.315] <TB3>     INFO: Expecting 655360 events.
[15:14:16.897] <TB3>     INFO: 655360 events read in total (10867ms).
[15:14:16.909] <TB3>     INFO: Expecting 655360 events.
[15:14:28.551] <TB3>     INFO: 655360 events read in total (11078ms).
[15:14:28.581] <TB3>     INFO: Expecting 655360 events.
[15:14:40.007] <TB3>     INFO: 655360 events read in total (10895ms).
[15:14:40.027] <TB3>     INFO: Expecting 655360 events.
[15:14:51.627] <TB3>     INFO: 655360 events read in total (11040ms).
[15:14:51.650] <TB3>     INFO: Expecting 655360 events.
[15:15:03.226] <TB3>     INFO: 655360 events read in total (11019ms).
[15:15:03.254] <TB3>     INFO: Expecting 655360 events.
[15:15:14.891] <TB3>     INFO: 655360 events read in total (11081ms).
[15:15:14.925] <TB3>     INFO: Expecting 655360 events.
[15:15:26.505] <TB3>     INFO: 655360 events read in total (11040ms).
[15:15:26.543] <TB3>     INFO: Expecting 655360 events.
[15:15:38.165] <TB3>     INFO: 655360 events read in total (11087ms).
[15:15:38.207] <TB3>     INFO: Expecting 655360 events.
[15:15:49.813] <TB3>     INFO: 655360 events read in total (11068ms).
[15:15:49.858] <TB3>     INFO: Expecting 655360 events.
[15:16:01.499] <TB3>     INFO: 655360 events read in total (11110ms).
[15:16:01.549] <TB3>     INFO: Expecting 655360 events.
[15:16:12.965] <TB3>     INFO: 655360 events read in total (10887ms).
[15:16:13.020] <TB3>     INFO: Expecting 655360 events.
[15:16:24.455] <TB3>     INFO: 655360 events read in total (10908ms).
[15:16:24.516] <TB3>     INFO: Expecting 655360 events.
[15:16:36.258] <TB3>     INFO: 655360 events read in total (11216ms).
[15:16:36.320] <TB3>     INFO: Expecting 655360 events.
[15:16:48.001] <TB3>     INFO: 655360 events read in total (11154ms).
[15:16:48.072] <TB3>     INFO: Expecting 655360 events.
[15:16:59.711] <TB3>     INFO: 655360 events read in total (11112ms).
[15:16:59.785] <TB3>     INFO: Expecting 655360 events.
[15:17:11.432] <TB3>     INFO: 655360 events read in total (11119ms).
[15:17:11.511] <TB3>     INFO: Test took 186701ms.
[15:17:11.606] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:11.912] <TB3>     INFO: Expecting 655360 events.
[15:17:23.689] <TB3>     INFO: 655360 events read in total (11062ms).
[15:17:23.700] <TB3>     INFO: Expecting 655360 events.
[15:17:35.358] <TB3>     INFO: 655360 events read in total (11095ms).
[15:17:35.373] <TB3>     INFO: Expecting 655360 events.
[15:17:46.998] <TB3>     INFO: 655360 events read in total (11058ms).
[15:17:47.019] <TB3>     INFO: Expecting 655360 events.
[15:17:58.589] <TB3>     INFO: 655360 events read in total (11019ms).
[15:17:58.615] <TB3>     INFO: Expecting 655360 events.
[15:18:10.270] <TB3>     INFO: 655360 events read in total (11102ms).
[15:18:10.298] <TB3>     INFO: Expecting 655360 events.
[15:18:21.954] <TB3>     INFO: 655360 events read in total (11110ms).
[15:18:21.986] <TB3>     INFO: Expecting 655360 events.
[15:18:33.662] <TB3>     INFO: 655360 events read in total (11128ms).
[15:18:33.699] <TB3>     INFO: Expecting 655360 events.
[15:18:45.356] <TB3>     INFO: 655360 events read in total (11121ms).
[15:18:45.397] <TB3>     INFO: Expecting 655360 events.
[15:18:57.101] <TB3>     INFO: 655360 events read in total (11164ms).
[15:18:57.146] <TB3>     INFO: Expecting 655360 events.
[15:19:08.814] <TB3>     INFO: 655360 events read in total (11130ms).
[15:19:08.866] <TB3>     INFO: Expecting 655360 events.
[15:19:20.552] <TB3>     INFO: 655360 events read in total (11159ms).
[15:19:20.605] <TB3>     INFO: Expecting 655360 events.
[15:19:32.288] <TB3>     INFO: 655360 events read in total (11156ms).
[15:19:32.349] <TB3>     INFO: Expecting 655360 events.
[15:19:44.037] <TB3>     INFO: 655360 events read in total (11161ms).
[15:19:44.098] <TB3>     INFO: Expecting 655360 events.
[15:19:55.760] <TB3>     INFO: 655360 events read in total (11135ms).
[15:19:55.826] <TB3>     INFO: Expecting 655360 events.
[15:20:07.457] <TB3>     INFO: 655360 events read in total (11104ms).
[15:20:07.536] <TB3>     INFO: Expecting 655360 events.
[15:20:19.162] <TB3>     INFO: 655360 events read in total (11100ms).
[15:20:19.241] <TB3>     INFO: Test took 187635ms.
[15:20:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:20:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:20:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:20:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:20:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:20:19.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:20:19.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:20:19.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:20:19.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:20:19.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:20:19.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:20:19.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:20:19.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:20:19.419] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.426] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.433] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.440] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.447] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.453] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.460] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.467] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.474] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.481] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.487] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.494] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.501] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.508] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.515] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:20:19.521] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.528] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:20:19.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:20:19.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:20:19.580] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:20:19.928] <TB3>     INFO: Expecting 41600 events.
[15:20:23.766] <TB3>     INFO: 41600 events read in total (3123ms).
[15:20:23.767] <TB3>     INFO: Test took 4183ms.
[15:20:24.415] <TB3>     INFO: Expecting 41600 events.
[15:20:28.250] <TB3>     INFO: 41600 events read in total (3120ms).
[15:20:28.250] <TB3>     INFO: Test took 4177ms.
[15:20:28.909] <TB3>     INFO: Expecting 41600 events.
[15:20:32.723] <TB3>     INFO: 41600 events read in total (3099ms).
[15:20:32.723] <TB3>     INFO: Test took 4162ms.
[15:20:33.027] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:33.158] <TB3>     INFO: Expecting 2560 events.
[15:20:34.118] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:34.118] <TB3>     INFO: Test took 1091ms.
[15:20:34.120] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:34.628] <TB3>     INFO: Expecting 2560 events.
[15:20:35.586] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:35.586] <TB3>     INFO: Test took 1466ms.
[15:20:35.589] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:36.095] <TB3>     INFO: Expecting 2560 events.
[15:20:37.055] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:37.055] <TB3>     INFO: Test took 1466ms.
[15:20:37.057] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:37.565] <TB3>     INFO: Expecting 2560 events.
[15:20:38.525] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:38.526] <TB3>     INFO: Test took 1469ms.
[15:20:38.530] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:39.034] <TB3>     INFO: Expecting 2560 events.
[15:20:39.992] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:39.992] <TB3>     INFO: Test took 1462ms.
[15:20:39.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:40.501] <TB3>     INFO: Expecting 2560 events.
[15:20:41.459] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:41.460] <TB3>     INFO: Test took 1466ms.
[15:20:41.462] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:41.969] <TB3>     INFO: Expecting 2560 events.
[15:20:42.928] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:42.929] <TB3>     INFO: Test took 1467ms.
[15:20:42.931] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:43.436] <TB3>     INFO: Expecting 2560 events.
[15:20:44.396] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:44.396] <TB3>     INFO: Test took 1465ms.
[15:20:44.398] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:44.905] <TB3>     INFO: Expecting 2560 events.
[15:20:45.865] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:45.866] <TB3>     INFO: Test took 1468ms.
[15:20:45.868] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:46.374] <TB3>     INFO: Expecting 2560 events.
[15:20:47.334] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:47.334] <TB3>     INFO: Test took 1466ms.
[15:20:47.336] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:47.843] <TB3>     INFO: Expecting 2560 events.
[15:20:48.803] <TB3>     INFO: 2560 events read in total (245ms).
[15:20:48.804] <TB3>     INFO: Test took 1468ms.
[15:20:48.806] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:49.313] <TB3>     INFO: Expecting 2560 events.
[15:20:50.271] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:50.272] <TB3>     INFO: Test took 1466ms.
[15:20:50.273] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:50.780] <TB3>     INFO: Expecting 2560 events.
[15:20:51.739] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:51.739] <TB3>     INFO: Test took 1466ms.
[15:20:51.743] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:52.248] <TB3>     INFO: Expecting 2560 events.
[15:20:53.207] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:53.207] <TB3>     INFO: Test took 1464ms.
[15:20:53.210] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:53.715] <TB3>     INFO: Expecting 2560 events.
[15:20:54.673] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:54.673] <TB3>     INFO: Test took 1464ms.
[15:20:54.675] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:55.182] <TB3>     INFO: Expecting 2560 events.
[15:20:56.142] <TB3>     INFO: 2560 events read in total (244ms).
[15:20:56.142] <TB3>     INFO: Test took 1467ms.
[15:20:56.144] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:56.651] <TB3>     INFO: Expecting 2560 events.
[15:20:57.609] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:57.610] <TB3>     INFO: Test took 1466ms.
[15:20:57.612] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:58.119] <TB3>     INFO: Expecting 2560 events.
[15:20:59.076] <TB3>     INFO: 2560 events read in total (243ms).
[15:20:59.077] <TB3>     INFO: Test took 1465ms.
[15:20:59.079] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:59.586] <TB3>     INFO: Expecting 2560 events.
[15:21:00.545] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:00.546] <TB3>     INFO: Test took 1467ms.
[15:21:00.549] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:01.055] <TB3>     INFO: Expecting 2560 events.
[15:21:02.014] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:02.014] <TB3>     INFO: Test took 1465ms.
[15:21:02.016] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:02.523] <TB3>     INFO: Expecting 2560 events.
[15:21:03.481] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:03.481] <TB3>     INFO: Test took 1465ms.
[15:21:03.483] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:03.991] <TB3>     INFO: Expecting 2560 events.
[15:21:04.950] <TB3>     INFO: 2560 events read in total (243ms).
[15:21:04.950] <TB3>     INFO: Test took 1467ms.
[15:21:04.953] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:05.460] <TB3>     INFO: Expecting 2560 events.
[15:21:06.418] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:06.419] <TB3>     INFO: Test took 1466ms.
[15:21:06.422] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:06.928] <TB3>     INFO: Expecting 2560 events.
[15:21:07.886] <TB3>     INFO: 2560 events read in total (243ms).
[15:21:07.886] <TB3>     INFO: Test took 1464ms.
[15:21:07.888] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:08.395] <TB3>     INFO: Expecting 2560 events.
[15:21:09.353] <TB3>     INFO: 2560 events read in total (242ms).
[15:21:09.353] <TB3>     INFO: Test took 1465ms.
[15:21:09.355] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:09.862] <TB3>     INFO: Expecting 2560 events.
[15:21:10.822] <TB3>     INFO: 2560 events read in total (245ms).
[15:21:10.822] <TB3>     INFO: Test took 1467ms.
[15:21:10.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:11.332] <TB3>     INFO: Expecting 2560 events.
[15:21:12.291] <TB3>     INFO: 2560 events read in total (245ms).
[15:21:12.291] <TB3>     INFO: Test took 1465ms.
[15:21:12.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:12.801] <TB3>     INFO: Expecting 2560 events.
[15:21:13.762] <TB3>     INFO: 2560 events read in total (246ms).
[15:21:13.762] <TB3>     INFO: Test took 1469ms.
[15:21:13.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:14.271] <TB3>     INFO: Expecting 2560 events.
[15:21:15.230] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:15.231] <TB3>     INFO: Test took 1467ms.
[15:21:15.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:15.739] <TB3>     INFO: Expecting 2560 events.
[15:21:16.697] <TB3>     INFO: 2560 events read in total (243ms).
[15:21:16.698] <TB3>     INFO: Test took 1464ms.
[15:21:16.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:17.207] <TB3>     INFO: Expecting 2560 events.
[15:21:18.166] <TB3>     INFO: 2560 events read in total (244ms).
[15:21:18.167] <TB3>     INFO: Test took 1467ms.
[15:21:18.170] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:18.676] <TB3>     INFO: Expecting 2560 events.
[15:21:19.634] <TB3>     INFO: 2560 events read in total (243ms).
[15:21:19.635] <TB3>     INFO: Test took 1465ms.
[15:21:20.666] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:21:20.666] <TB3>     INFO: PH scale (per ROC):    83  75  77  81  79  88  79  80  77  82  91  80  81  79  88  81
[15:21:20.666] <TB3>     INFO: PH offset (per ROC):  175 165 175 158 172 171 158 180 165 175 166 159 174 177 172 171
[15:21:20.844] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:21:20.847] <TB3>     INFO: ######################################################################
[15:21:20.847] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:21:20.847] <TB3>     INFO: ######################################################################
[15:21:20.847] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:21:20.860] <TB3>     INFO: scanning low vcal = 10
[15:21:21.213] <TB3>     INFO: Expecting 41600 events.
[15:21:24.938] <TB3>     INFO: 41600 events read in total (3010ms).
[15:21:24.939] <TB3>     INFO: Test took 4079ms.
[15:21:24.940] <TB3>     INFO: scanning low vcal = 20
[15:21:25.446] <TB3>     INFO: Expecting 41600 events.
[15:21:29.170] <TB3>     INFO: 41600 events read in total (3009ms).
[15:21:29.171] <TB3>     INFO: Test took 4231ms.
[15:21:29.173] <TB3>     INFO: scanning low vcal = 30
[15:21:29.679] <TB3>     INFO: Expecting 41600 events.
[15:21:33.431] <TB3>     INFO: 41600 events read in total (3038ms).
[15:21:33.431] <TB3>     INFO: Test took 4258ms.
[15:21:33.433] <TB3>     INFO: scanning low vcal = 40
[15:21:33.941] <TB3>     INFO: Expecting 41600 events.
[15:21:38.204] <TB3>     INFO: 41600 events read in total (3547ms).
[15:21:38.205] <TB3>     INFO: Test took 4772ms.
[15:21:38.208] <TB3>     INFO: scanning low vcal = 50
[15:21:38.629] <TB3>     INFO: Expecting 41600 events.
[15:21:42.881] <TB3>     INFO: 41600 events read in total (3537ms).
[15:21:42.882] <TB3>     INFO: Test took 4673ms.
[15:21:42.885] <TB3>     INFO: scanning low vcal = 60
[15:21:43.308] <TB3>     INFO: Expecting 41600 events.
[15:21:47.571] <TB3>     INFO: 41600 events read in total (3548ms).
[15:21:47.571] <TB3>     INFO: Test took 4686ms.
[15:21:47.574] <TB3>     INFO: scanning low vcal = 70
[15:21:47.998] <TB3>     INFO: Expecting 41600 events.
[15:21:52.260] <TB3>     INFO: 41600 events read in total (3547ms).
[15:21:52.261] <TB3>     INFO: Test took 4687ms.
[15:21:52.264] <TB3>     INFO: scanning low vcal = 80
[15:21:52.685] <TB3>     INFO: Expecting 41600 events.
[15:21:56.957] <TB3>     INFO: 41600 events read in total (3557ms).
[15:21:56.958] <TB3>     INFO: Test took 4694ms.
[15:21:56.961] <TB3>     INFO: scanning low vcal = 90
[15:21:57.382] <TB3>     INFO: Expecting 41600 events.
[15:22:01.650] <TB3>     INFO: 41600 events read in total (3553ms).
[15:22:01.651] <TB3>     INFO: Test took 4690ms.
[15:22:01.654] <TB3>     INFO: scanning low vcal = 100
[15:22:02.080] <TB3>     INFO: Expecting 41600 events.
[15:22:06.460] <TB3>     INFO: 41600 events read in total (3666ms).
[15:22:06.460] <TB3>     INFO: Test took 4806ms.
[15:22:06.463] <TB3>     INFO: scanning low vcal = 110
[15:22:06.885] <TB3>     INFO: Expecting 41600 events.
[15:22:11.157] <TB3>     INFO: 41600 events read in total (3557ms).
[15:22:11.158] <TB3>     INFO: Test took 4695ms.
[15:22:11.161] <TB3>     INFO: scanning low vcal = 120
[15:22:11.584] <TB3>     INFO: Expecting 41600 events.
[15:22:15.846] <TB3>     INFO: 41600 events read in total (3547ms).
[15:22:15.846] <TB3>     INFO: Test took 4685ms.
[15:22:15.849] <TB3>     INFO: scanning low vcal = 130
[15:22:16.273] <TB3>     INFO: Expecting 41600 events.
[15:22:20.524] <TB3>     INFO: 41600 events read in total (3536ms).
[15:22:20.524] <TB3>     INFO: Test took 4675ms.
[15:22:20.528] <TB3>     INFO: scanning low vcal = 140
[15:22:20.947] <TB3>     INFO: Expecting 41600 events.
[15:22:25.220] <TB3>     INFO: 41600 events read in total (3558ms).
[15:22:25.221] <TB3>     INFO: Test took 4693ms.
[15:22:25.224] <TB3>     INFO: scanning low vcal = 150
[15:22:25.646] <TB3>     INFO: Expecting 41600 events.
[15:22:29.910] <TB3>     INFO: 41600 events read in total (3549ms).
[15:22:29.910] <TB3>     INFO: Test took 4686ms.
[15:22:29.913] <TB3>     INFO: scanning low vcal = 160
[15:22:30.336] <TB3>     INFO: Expecting 41600 events.
[15:22:34.617] <TB3>     INFO: 41600 events read in total (3565ms).
[15:22:34.618] <TB3>     INFO: Test took 4705ms.
[15:22:34.621] <TB3>     INFO: scanning low vcal = 170
[15:22:35.042] <TB3>     INFO: Expecting 41600 events.
[15:22:39.305] <TB3>     INFO: 41600 events read in total (3548ms).
[15:22:39.306] <TB3>     INFO: Test took 4685ms.
[15:22:39.310] <TB3>     INFO: scanning low vcal = 180
[15:22:39.731] <TB3>     INFO: Expecting 41600 events.
[15:22:43.994] <TB3>     INFO: 41600 events read in total (3548ms).
[15:22:43.996] <TB3>     INFO: Test took 4686ms.
[15:22:43.999] <TB3>     INFO: scanning low vcal = 190
[15:22:44.427] <TB3>     INFO: Expecting 41600 events.
[15:22:48.694] <TB3>     INFO: 41600 events read in total (3552ms).
[15:22:48.695] <TB3>     INFO: Test took 4696ms.
[15:22:48.699] <TB3>     INFO: scanning low vcal = 200
[15:22:49.118] <TB3>     INFO: Expecting 41600 events.
[15:22:53.354] <TB3>     INFO: 41600 events read in total (3521ms).
[15:22:53.355] <TB3>     INFO: Test took 4656ms.
[15:22:53.358] <TB3>     INFO: scanning low vcal = 210
[15:22:53.786] <TB3>     INFO: Expecting 41600 events.
[15:22:58.048] <TB3>     INFO: 41600 events read in total (3547ms).
[15:22:58.049] <TB3>     INFO: Test took 4691ms.
[15:22:58.052] <TB3>     INFO: scanning low vcal = 220
[15:22:58.479] <TB3>     INFO: Expecting 41600 events.
[15:23:02.723] <TB3>     INFO: 41600 events read in total (3529ms).
[15:23:02.724] <TB3>     INFO: Test took 4672ms.
[15:23:02.730] <TB3>     INFO: scanning low vcal = 230
[15:23:03.152] <TB3>     INFO: Expecting 41600 events.
[15:23:07.394] <TB3>     INFO: 41600 events read in total (3527ms).
[15:23:07.395] <TB3>     INFO: Test took 4665ms.
[15:23:07.400] <TB3>     INFO: scanning low vcal = 240
[15:23:07.828] <TB3>     INFO: Expecting 41600 events.
[15:23:12.086] <TB3>     INFO: 41600 events read in total (3543ms).
[15:23:12.086] <TB3>     INFO: Test took 4686ms.
[15:23:12.089] <TB3>     INFO: scanning low vcal = 250
[15:23:12.515] <TB3>     INFO: Expecting 41600 events.
[15:23:16.761] <TB3>     INFO: 41600 events read in total (3531ms).
[15:23:16.762] <TB3>     INFO: Test took 4672ms.
[15:23:16.766] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:23:17.189] <TB3>     INFO: Expecting 41600 events.
[15:23:21.450] <TB3>     INFO: 41600 events read in total (3546ms).
[15:23:21.451] <TB3>     INFO: Test took 4685ms.
[15:23:21.454] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:23:21.875] <TB3>     INFO: Expecting 41600 events.
[15:23:26.154] <TB3>     INFO: 41600 events read in total (3564ms).
[15:23:26.154] <TB3>     INFO: Test took 4700ms.
[15:23:26.158] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:23:26.577] <TB3>     INFO: Expecting 41600 events.
[15:23:30.849] <TB3>     INFO: 41600 events read in total (3556ms).
[15:23:30.849] <TB3>     INFO: Test took 4691ms.
[15:23:30.853] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:23:31.274] <TB3>     INFO: Expecting 41600 events.
[15:23:35.541] <TB3>     INFO: 41600 events read in total (3552ms).
[15:23:35.542] <TB3>     INFO: Test took 4689ms.
[15:23:35.545] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:23:35.969] <TB3>     INFO: Expecting 41600 events.
[15:23:40.236] <TB3>     INFO: 41600 events read in total (3552ms).
[15:23:40.237] <TB3>     INFO: Test took 4692ms.
[15:23:40.788] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:23:40.791] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:23:40.792] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:23:40.792] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:23:40.792] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:23:40.792] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:23:40.793] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:23:40.794] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:23:40.794] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:23:40.794] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:23:40.794] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:23:40.794] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:24:19.098] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:24:19.098] <TB3>     INFO: non-linearity mean:  0.952 0.960 0.954 0.955 0.953 0.949 0.957 0.959 0.961 0.962 0.958 0.962 0.955 0.958 0.948 0.953
[15:24:19.098] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.005 0.007 0.006 0.007 0.005 0.005 0.005 0.006 0.006 0.007 0.005 0.007 0.007
[15:24:19.098] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:24:19.122] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:24:19.145] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:24:19.167] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:24:19.190] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:24:19.213] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:24:19.236] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:24:19.259] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:24:19.282] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:24:19.304] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:24:19.327] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:24:19.350] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:24:19.373] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:24:19.396] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:24:19.419] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:24:19.442] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-24_FPIXTest-17C-Nebraska-160519-1359_2016-05-19_13h59m_1463684391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:24:19.465] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:24:19.465] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:24:19.472] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:24:19.472] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:24:19.475] <TB3>     INFO: ######################################################################
[15:24:19.475] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:24:19.475] <TB3>     INFO: ######################################################################
[15:24:19.478] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:24:19.489] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:19.489] <TB3>     INFO:     run 1 of 1
[15:24:19.489] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:19.833] <TB3>     INFO: Expecting 3120000 events.
[15:25:11.249] <TB3>     INFO: 1296555 events read in total (50701ms).
[15:26:01.720] <TB3>     INFO: 2591620 events read in total (101173ms).
[15:26:22.302] <TB3>     INFO: 3120000 events read in total (121755ms).
[15:26:22.349] <TB3>     INFO: Test took 122861ms.
[15:26:22.431] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:22.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:23.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:25.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:26.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:28.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:29.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:26:30.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:26:32.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:26:33.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:26:35.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:36.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:37.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:39.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:40.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:42.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:43.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:45.118] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377704448
[15:26:45.149] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:26:45.150] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9398, RMS = 0.976349
[15:26:45.150] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:26:45.150] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:26:45.150] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8545, RMS = 1.41718
[15:26:45.150] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1451, RMS = 1.8256
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6709, RMS = 1.76186
[15:26:45.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4519, RMS = 0.902595
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9176, RMS = 1.67951
[15:26:45.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5418, RMS = 1.2615
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2692, RMS = 1.9077
[15:26:45.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:26:45.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:26:45.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2706, RMS = 1.08661
[15:26:45.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:26:45.155] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:26:45.155] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1675, RMS = 1.59473
[15:26:45.155] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6067, RMS = 0.868443
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5392, RMS = 1.1306
[15:26:45.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3184, RMS = 0.993792
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.473, RMS = 1.35309
[15:26:45.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0051, RMS = 1.25095
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6106, RMS = 1.36963
[15:26:45.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0797, RMS = 1.11724
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1547, RMS = 0.935222
[15:26:45.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5115, RMS = 1.10693
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3358, RMS = 1.46615
[15:26:45.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4613, RMS = 1.27044
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8283, RMS = 1.71558
[15:26:45.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:26:45.162] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:26:45.162] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4039, RMS = 1.66045
[15:26:45.162] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:26:45.162] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:26:45.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1417, RMS = 1.59705
[15:26:45.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4013, RMS = 2.00892
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.2593, RMS = 1.78716
[15:26:45.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6246, RMS = 1.096
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2657, RMS = 1.02616
[15:26:45.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.748, RMS = 1.66191
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4433, RMS = 1.82499
[15:26:45.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4945, RMS = 1.00888
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3923, RMS = 1.2271
[15:26:45.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:26:45.171] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:26:45.171] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:45.171] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:26:45.271] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:26:45.271] <TB3>     INFO: enter test to run
[15:26:45.271] <TB3>     INFO:   test:  no parameter change
[15:26:45.272] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[15:26:45.274] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:26:45.274] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:26:45.274] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:26:45.825] <TB3>    QUIET: Connection to board 24 closed.
[15:26:45.826] <TB3>     INFO: pXar: this is the end, my friend
[15:26:45.826] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
