`define ADD 5'd1    //æ“ä½œæ•°ç›¸åŠ?
`define SUB 5'd2    //æ“ä½œæ•°ç›¸å‡?
`define XOR 5'd3    //æŒ‰ä½å¼‚æˆ–
`define OR 5'd4     //æŒ‰ä½æˆ?
`define AND 5'd5    //æŒ‰ä½ä¸?
`define SLL 5'd6    //å·¦ç§»ä½?
`define SRL 5'd7    //é€»è¾‘å³ç§»
`define SRA 5'd8    //ç®—æœ¯å³ç§»
`define SLT 5'd9    //æœ‰ç¬¦å·æ¯”è¾?
`define SLTU 5'd10  //æ— ç¬¦å·æ¯”è¾?
`define BEQ 5'd11   //ç­‰äºè·³è½¬
`define BNE 5'd12   //ä¸ç­‰äºè·³è½?
`define BLT 5'd13   //æœ‰ç¬¦å·å°äºè·³è½?
`define BGE 5'd14   //æœ‰ç¬¦å·ä¸å°äºè·³è½¬
`define BLTU 5'd15  //æ— ç¬¦å·å°äºè·³è½?
`define BGEU 5'd16  //æ— ç¬¦å·ä¸å°äºè·³è½¬
`define PC 5'd17    //æ“ä½œpc
`define LUI 5'd18   //ç«‹å³æ•°é«˜ä½åŠ è½?
`define AUIPC 5'd19 //ç«‹å³æ•°ä¸pcç›¸åŠ 

module ALU (
    input [4:0] ALU_ctrl,
    input [31:0] pc_in,
    input [31:0] num1,
    input [31:0] num2,
    output reg [31:0] ALU_out,
    output reg jump
);


    always @(*) begin
        case (ALU_ctrl)
            `ADD: ALU_out = num1 + num2;
            `SUB: ALU_out = num1 - num2;
            `XOR: ALU_out = num1 ^ num2;
            `OR: ALU_out = num1 | num2;
            `AND: ALU_out = num1 & num2;
            `SLL: ALU_out = num1 << num2;
            `SRL: ALU_out = num1 >> num2;
            `SRA: ALU_out = num1 >>> num2;
            `SLT: ALU_out = ($signed(num1) < $signed(num2)) ? 32'd1 : 32'd0;
            `SLTU: ALU_out = (num1 < num2) ? 1 : 0;
            `BEQ: jump = (num1 == num2);
            `BNE: jump = (num1 != num2);
            `BLT: jump = ($signed(num1) < $signed(num2));
            `BGE: jump = ($signed(num1) >= $signed(num2));
            `BLTU: jump = (num1 < num2);
            `BGEU: jump = (num1 >= num2);
            `PC: ALU_out = pc_in + 4;
            `LUI: ALU_out = num2;
            `AUIPC: ALU_out = pc_in + num2;
            default: begin
                ALU_out = 0;
                jump = 0;
            end
        endcase
    end

endmodule
