Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

skippy-uct::  Thu Feb 11 16:00:40 2016

par -w -intstyle ise -ol high -xe n -mt off gpmc_test_top_map.ncd
gpmc_test_top.ncd gpmc_test_top.pcf 


Constraints file: gpmc_test_top.pcf.
Loading device for application Rf_Device from file '6slx150t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "gpmc_test_top" is an NCD, version 3.2, device xc6slx150t, package fgg676, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,176 out of 184,304    1%
    Number used as Flip Flops:               3,174
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      3,042 out of  92,152    3%
    Number used as logic:                    2,114 out of  92,152    2%
      Number using O6 output only:           1,680
      Number using O5 output only:             104
      Number using O5 and O6:                  330
      Number used as ROM:                        0
    Number used as Memory:                     695 out of  21,680    3%
      Number used as Dual Port RAM:            280
        Number using O6 output only:           280
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           415
        Number using O6 output only:           384
        Number using O5 output only:             0
        Number using O5 and O6:                 31
    Number used exclusively as route-thrus:    233
      Number with same-slice register load:     84
      Number with same-slice carry load:       149
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,419 out of  23,038    6%
  Number of MUXCYs used:                       648 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        4,113
    Number with an unused Flip Flop:         1,185 out of   4,113   28%
    Number with an unused LUT:               1,071 out of   4,113   26%
    Number of fully used LUT-FF pairs:       1,857 out of   4,113   45%
    Number of slice register sites lost
      to control set restrictions:               0 out of 184,304    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       127 out of     396   32%
    Number of LOCed IOBs:                      118 out of     127   92%
    IOB Flip Flops:                             89

Specific Feature Utilization:
  Number of RAMB16BWERs:                        82 out of     268   30%
  Number of RAMB8BWERs:                          3 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      2
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0%
  Number of ILOGIC2/ISERDES2s:                  31 out of     586    5%
    Number used as ILOGIC2s:                    31
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                  57 out of     586    9%
    Number used as OLOGIC2s:                    57
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal UDP_1GbE_inst/Ethernet_MAC_top/GND_11_o_GND_11_o_sub_2_OUT<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/Ethernet_MAC_top/Msub_GND_11_o_GND_11_o_sub_2_OUT_cy<14> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal gpmc_a<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_a<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_a<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_a<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_a<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_a<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gpmc_n_wp_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GIGE_COL_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GIGE_CRS_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/Rx_mac_BE<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/Rx_mac_BE<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/UPDATE<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal UDP_1GbE_inst/vio_inst/U0/I_VIO/reset_f_edge/iDOUT<1> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29411 unrouted;      REAL time: 11 secs 

Phase  2  : 19614 unrouted;      REAL time: 18 secs 

Phase  3  : 5983 unrouted;      REAL time: 30 secs 

Phase  4  : 5990 unrouted; (Setup:102869, Hold:387049, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: gpmc_test_top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:97853, Hold:372321, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:97853, Hold:372321, Component Switching Limit:0)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Setup:97853, Hold:372321, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Phase  8  : 0 unrouted; (Setup:97853, Hold:372321, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Phase  9  : 0 unrouted; (Setup:97853, Hold:372321, Component Switching Limit:0)     REAL time: 1 mins 2 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 35 connections. The top 20 such instances are printed below. The
   router will continue and try to fix it
	UDP_1GbE_inst/state_ethernet_FSM_FFd2:BQ -> Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B4 -5004
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:BMUX -> udp_tx_pkt_vld_r:B1 -5004
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<16>:CE -5004
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<7>:CE -4863
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<38>:CE -4854
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<3>:CE -4781
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<41>:CE -4756
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<8>:CE -4663
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<34>:CE -4621
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<26>:CE -4608
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<42>:CE -4603
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<46>:CE -4464
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<18>:CE -4464
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<11>:CE -4337
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<22>:CE -4336
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_vld_r:C3 -4296
	udp_tx_pkt_vld_r:B -> udp_tx_pkt_data<47>:CE -4022
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<15>:CE -3979
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<23>:CE -3537
	Mmux_GND_7_o_GND_7_o_MUX_3975_o11:B -> tx_delay_cnt<19>:CE -3479


Phase 10  : 0 unrouted; (Setup:97853, Hold:22974, Component Switching Limit:0)     REAL time: 16 mins 16 secs 

Phase 11  : 0 unrouted; (Setup:97853, Hold:22974, Component Switching Limit:0)     REAL time: 16 mins 17 secs 
Total REAL time to Router completion: 16 mins 17 secs 
Total CPU time to Router completion: 16 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/Ethern |              |      |      |            |             |
|et_MAC_top/MAC_tx_cl |              |      |      |            |             |
|               k_div | BUFGMUX_X3Y13| No   |  119 |  0.272     |  1.927      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_100mhz |  BUFGMUX_X2Y2| No   |  614 |  0.907     |  2.552      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_125mhz |  BUFGMUX_X2Y3| No   |  113 |  0.827     |  2.662      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/Ethern |              |      |      |            |             |
|et_MAC_top/MAC_rx_cl |              |      |      |            |             |
|               k_div | BUFGMUX_X2Y12| No   |   97 |  0.102     |  1.923      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/CONTRO |              |      |      |            |             |
|               L0<0> |  BUFGMUX_X2Y1| No   |  168 |  0.339     |  1.985      |
+---------------------+--------------+------+------+------------+-------------+
|  sys_clk_100MHz_ext |         Local|      |   50 |  7.020     | 14.594      |
+---------------------+--------------+------+------+------------+-------------+
|        gpmc_clk_i_b |         Local|      |  146 |  9.398     | 12.078      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/CONTRO |              |      |      |            |             |
|              L1<13> |         Local|      |    5 |  0.000     |  1.352      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/Rx_clk |              |      |      |            |             |
|                     |         Local|      |   18 |  3.343     |  5.734      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/CONTRO |              |      |      |            |             |
|              L0<13> |         Local|      |    5 |  0.000     |  0.589      |
+---------------------+--------------+------+------+------------+-------------+
|      sys_clk_100MHz |         Local|      |   21 |  2.986     | 11.229      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/Ethern |              |      |      |            |             |
|et_MAC_top/U_eth_mii |              |      |      |            |             |
|        m/clkgen/Mdc |         Local|      |    4 |  0.062     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+
|    GIGE_TX_CLK_IBUF |         Local|      |    1 |  0.000     |  4.037      |
+---------------------+--------------+------+------+------------+-------------+
|UDP_1GbE_inst/icon_i |              |      |      |            |             |
|  nst/U0/iUPDATE_OUT |         Local|      |    1 |  0.000     |  2.862      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 120827 (Setup: 97853, Hold: 22974, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk"  | SETUP       |     0.460ns|     9.540ns|       0|           0
  10 ns HIGH 50%                            | HOLD        |    -3.120ns|            |       8|       22974
----------------------------------------------------------------------------------------------------------
* TS_clk_manager_inst_dcm_inst_clkout1 = PE | SETUP       |    -3.044ns|    25.220ns|      49|       97528
  RIOD TIMEGRP         "clk_manager_inst_dc | HOLD        |     0.268ns|            |       0|           0
  m_inst_clkout1" TS_sys_clk HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clk_manager_inst_dcm_inst_clkout0 = PE | SETUP       |    -0.164ns|     8.656ns|       2|         325
  RIOD TIMEGRP         "clk_manager_inst_dc | HOLD        |     0.244ns|            |       0|           0
  m_inst_clkout0" TS_sys_clk / 1.25 HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GIGE_RX_CLK = PERIOD TIMEGRP "GIGE_RX_ | SETUP       |     0.356ns|     7.644ns|       0|           0
  CLK" 8 ns HIGH 50%                        | HOLD        |     0.268ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_ext = PERIOD TIMEGRP "TM_sys_c | SETUP       |     0.915ns|     9.085ns|       0|           0
  lk_ext" 10 ns HIGH 50%                    | HOLD        |     0.268ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_GIGE_MDC = PERIOD TIMEGRP "GIGE_MDC" 2 | N/A         |         N/A|         N/A|     N/A|         N/A
  .5 MHz HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     10.000ns|      9.540ns|     25.220ns|            8|           51|         2971|       102662|
| TS_clk_manager_inst_dcm_inst_c|     10.000ns|     25.220ns|          N/A|           49|            0|        79775|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_clk_manager_inst_dcm_inst_c|      8.000ns|      8.656ns|          N/A|            2|            0|        22887|            0|
| lkout0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 22 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 16 mins 19 secs 
Total CPU time to PAR completion: 16 mins 20 secs 

Peak Memory Usage:  1846 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 59 errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 0

Writing design to file gpmc_test_top.ncd



PAR done!
