5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd define1.vcd -o define1.cdd -v define1.v -D RUNTEST
3 0 main main define1.v 2 21
2 1 9 120012 2 1 c 0 0 b
2 2 9 b000e 1 0 20004 0 0 1 1 0
2 3 9 b0012 3 9 200cc 1 2 1 0 102
2 4 9 70007 0 1 400 0 0 a
2 5 9 70012 3 35 f00e 3 4
1 a 0 4 30005 1 0 102
1 b 0 5 30008 1 0 102
4 5 5 5
