-- ****************************************************************************
--
--  Trace file: gesamtkonzept_p_regler.trc
--
--  RTI1202 7.7 (02-Nov-2016)
--  Fri Feb 19 14:50:56 2021
--
--  Copyright 2021, dSPACE GmbH. All rights reserved.
--
-- ****************************************************************************
--
--  Used options:
--    TRCGenerateVirtualBlocks      = 0
--    TRCGenerateLabels             = 0
--    TRCGenerateStates             = 0
--    TRCGenerateDerivatives        = 0
--    TRCGenerateParamValues        = 0
--    TRCGenerateApplicationKeyword = 0
--    TRCOnlyGlobals                = 0
--    TRCIsOmitVdOn                 = 0
--
--  Trace file format: 3

-- ******** Keywords **********************************************************
-- _application "gesamtkonzept_p_regler.map"

_genname     "RTI"
_genversion  "7.7"
_gendate     "02/19/2021 14:50:59"
_description ""
_author      "RTI1202 7.7 (02-Nov-2016)"
_model       "gesamtkonzept_p_regler"

-- Default data type formats
_floating_point_type(64,IEEE)
_integer_type(32)

-- No Data Capture blocks within model: use base sample time as sampling period
sampling_period[0]
{
  value:       0.001
  alias:       "HostService"
  increment:   0.001
  unit:        "s"
}



-- Type definitions for structures

typedef gesamtkonzept_p_regler_struct_fjV6IdSatgurDUg9jrdNzD_box_sequence_13 flt(64,IEEE)[5]

struct gesamtkonzept_p_regler_struct_fjV6IdSatgurDUg9jrdNzD
{
  array-incr: 288       
}
    L_0 
    {
      type:    flt(64,IEEE)
      offs:    0
    }
    init_x1 
    {
      type:    flt(64,IEEE)
      offs:    8
    }
    phi_0 
    {
      type:    flt(64,IEEE)
      offs:    16
    }
    T_K 
    {
      type:    flt(64,IEEE)
      offs:    24
    }
    T_G 
    {
      type:    flt(64,IEEE)
      offs:    32
    }
    K_K 
    {
      type:    flt(64,IEEE)
      offs:    40
    }
    K_G 
    {
      type:    flt(64,IEEE)
      offs:    48
    }
    r_K 
    {
      type:    flt(64,IEEE)
      offs:    56
    }
    r_G 
    {
      type:    flt(64,IEEE)
      offs:    64
    }
    ue_dreh 
    {
      type:    flt(64,IEEE)
      offs:    72
    }
    ue_K 
    {
      type:    flt(64,IEEE)
      offs:    80
    }
    ue_G 
    {
      type:    flt(64,IEEE)
      offs:    88
    }
    d 
    {
      type:    flt(64,IEEE)
      offs:    96
    }
    box_sequence 
    {
      type:    gesamtkonzept_p_regler_struct_fjV6IdSatgurDUg9jrdNzD_box_sequence_13
      offs:    104
    }
    g 
    {
      type:    flt(64,IEEE)
      offs:    144
    }
    baseline_to_left_switch 
    {
      type:    flt(64,IEEE)
      offs:    152
    }
    first_box_to_baseline 
    {
      type:    flt(64,IEEE)
      offs:    160
    }
    distance_between_boxes 
    {
      type:    flt(64,IEEE)
      offs:    168
    }
    goal_to_last_box 
    {
      type:    flt(64,IEEE)
      offs:    176
    }
    box_height 
    {
      type:    flt(64,IEEE)
      offs:    184
    }
    box_width 
    {
      type:    flt(64,IEEE)
      offs:    192
    }
    box_lid_width 
    {
      type:    flt(64,IEEE)
      offs:    200
    }
    add_height_to_midpoints 
    {
      type:    flt(64,IEEE)
      offs:    208
    }
    grab_box_delta 
    {
      type:    flt(64,IEEE)
      offs:    216
    }
    total_rail_length 
    {
      type:    flt(64,IEEE)
      offs:    224
    }
    init_x_pos 
    {
      type:    flt(64,IEEE)
      offs:    232
    }
    init_y_pos 
    {
      type:    flt(64,IEEE)
      offs:    240
    }
    min_gripper_to_ground 
    {
      type:    flt(64,IEEE)
      offs:    248
    }
    gripper_max_length 
    {
      type:    flt(64,IEEE)
      offs:    256
    }
    k_AWG_K 
    {
      type:    flt(64,IEEE)
      offs:    264
    }
    k_AWG_G 
    {
      type:    flt(64,IEEE)
      offs:    272
    }
    eta_K 
    {
      type:    flt(64,IEEE)
      offs:    280
    }
endstruct

struct gesamtkonzept_p_regler_struct_V3XwXYNi6dhvgEezMVGCoF
{
  array-incr: 8         
}
    P 
    {
      type:    flt(64,IEEE)
      offs:    0
    }
endstruct

struct gesamtkonzept_p_regler_struct_isB4Cw3Ovpp8VfzP6RUqbD
{
  array-incr: 4         
}
    OutputPortsWidth 
    {
      type:    int(32)
      offs:    0
    }
endstruct

typedef gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0 flt(64,IEEE)[2]

struct gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D
{
  array-incr: 32        
}
    num 
    {
      type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0
      offs:    0
    }
    denom 
    {
      type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0
      offs:    16
    }
endstruct

typedef gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2 flt(64,IEEE)[3]

struct gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH
{
  array-incr: 176       
}
    num 
    {
      type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0
      offs:    0
    }
    denom 
    {
      type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0
      offs:    16
    }
    tf_0p1_num 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    32
    }
    tf_0p1_denom 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    56
    }
    tf_0p5_num 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    80
    }
    tf_0p5_denom 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    104
    }
    tf_1p0_num 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    128
    }
    tf_1p0_denom 
    {
      type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2
      offs:    152
    }
endstruct


-- Type definitions for arrays
typedef gesamtkonzept_p_regler_ArrayDT0_3_3_Col col flt(64,IEEE)[3][3]
typedef gesamtkonzept_p_regler_ArrayDT0_1_3_Col col flt(64,IEEE)[1][3]
typedef gesamtkonzept_p_regler_ArrayDT0_3_1_Col col flt(64,IEEE)[3][1]
typedef gesamtkonzept_p_regler_ArrayDT1_3_3_Col col flt(32,IEEE)[3][3]
typedef gesamtkonzept_p_regler_ArrayDT5_48 uint(16)[48]
typedef gesamtkonzept_p_regler_ArrayDT5_5 uint(16)[5]
typedef gesamtkonzept_p_regler_ArrayDT5_2 uint(16)[2]
typedef gesamtkonzept_p_regler_ArrayDT0_50 flt(64,IEEE)[50]


-- ******** Simulation control variables **************************************

finalTime
{
 type:  flt(64,IEEE)*
 alias: "finalTime"
 desc:  "Simulation stop time. When reached, simState switches to STOP."
 flags:  READONLY
 unit:  "s"
 addr:    0x4804aef4
}

currentTime
{
 type:  flt(64,IEEE)*
 alias: "currentTime"
 desc:  "Current simulation time. Increments with execution of Timer Task 1."
 flags: READONLY
 unit:  "s"
 addr:    0x4804aef0
}

modelStepSize
{
 type:  flt(64,IEEE)
 alias: "modelStepSize"
 desc:  "Fixed step size of the model, sample time of Timer Task 1."
 flags: READONLY
 unit:  "s"
 addr:    0x4804aef8
}

simState
{
 type:  int(32)
 alias: "simState"
 desc:  "Simulation state: STOP=0 RUN=2"
 unit:  "-"
 addr:    0x480480a8
}

p_msg_last_error_no
{
 type:  uint(32)*
 alias: "errorNumber"
 desc:  "Error number of last error message (zero if no error)."
 unit:  "-"
 flags: READONLY
 addr:    0x480464a4
}

p_dsts_sum_of_reset_time
{
 type:  flt(64,IEEE)*
 alias: "sumOfResetTime"
 desc:  "Internal variable for summing up reset time."
 unit:  "s"
 flags: READONLY|HIDDEN
 addr:    0x480464a0
}


-- ******** Task Information variables ****************************************
group "Task Info"
{
 flags: COLLAPSED
}
  group "Timer Task 1"
  {
   flags: COLLAPSED
  }

  pRti_TIMERA_STime
  {
   type:  flt(64,IEEE)*
   alias: "sampleTime"
   flags: READONLY
		 addr:    0x4804af20
		}
  pRti_TIMERA_TTime
  {
   type:  flt(64,IEEE)*
   alias: "turnaroundTime"
   flags: READONLY
		 addr:    0x4804af24
		}
  pRti_TIMERA_TState
  {
   type:  int(32)*
   alias: "state"
   flags: READONLY
		 addr:    0x4804af28
		}
  pRti_TIMERA_OType
  {
   type:  int(32)*
   alias: "overrunCheckType"
   flags: READONLY
		 addr:    0x4804af2c
		}
  pRti_TIMERA_OMax
  {
   type:  int(32)*
   alias: "overrunQueueMax"
   flags: READONLY
 addr:    0x4804af30
}
  pRti_TIMERA_ORpt
  {
   type:  int(32)*
   alias: "overrunQueueCount"
   flags: READONLY
 addr:    0x4804af34
}
  pRti_TIMERA_OCnt
  {
   type:  int(32)*
   alias: "overrunCount"
   flags: READONLY
		 addr:    0x4804af38
		}
  pRti_TIMERA_TCnt
  {
   type:  flt(64,IEEE)*
   alias: "taskCallCount"
   flags: READONLY
		 addr:    0x4804af3c
		}
  pRti_TIMERA_Prio
  {
   type:  int(32)*
   alias: "priority"
   flags: READONLY
 addr:    0x4804af40
}
  endgroup


endgroup


-- ******** Model variables ***************************************************

group "Model Root"
	group "Sollgröße Winkel" -- block-group
	{
	 block: "Constant"
	}
		-- Skipping output Out1
		p_1_gesamtkonzept_p_regler_real_T_3[19]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Value"
		 flags:   PARAM
 addr:    0x4804ae88
}


	endgroup -- block-group "Sollgröße Winkel"

	group "Derivative1" -- block-group
	{
	 block: "Derivative"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[43]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


	endgroup -- block-group "Derivative1"

	group "Derivative2" -- block-group
	{
	 block: "Derivative"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[44]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


	endgroup -- block-group "Derivative2"

	group "Derivative3" -- block-group
	{
	 block: "Derivative"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[46]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


	endgroup -- block-group "Derivative3"

	group "Umrechnung\nSpannung_Strecke" -- block-group
	{
	 block: "Gain"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[26]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_1_gesamtkonzept_p_regler_real_T_3[20]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
		 addr:    0x4804ae88
		}


	endgroup -- block-group "Umrechnung\nSpannung_Strecke"

	group "Umrechnung\nStrecke_Spannung" -- block-group
	{
	 block: "Gain"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[27]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_1_gesamtkonzept_p_regler_real_T_3[21]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804ae88
}


	endgroup -- block-group "Umrechnung\nStrecke_Spannung"

	group "Umrechnung\nStrecke_Spannung 3" -- block-group
	{
	 block: "Gain"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[42]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_1_gesamtkonzept_p_regler_real_T_3[32]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Gain"
		 flags:   PARAM
 addr:    0x4804ae88
}


	endgroup -- block-group "Umrechnung\nStrecke_Spannung 3"

	group "Sum1" -- block-group
	{
	 block: "Sum"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[33]
		{
		 type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


	endgroup -- block-group "Sum1"

	group "angle_butter" -- block-group
	{
	 block: "TransferFcn"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[133]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		trcref0_angle_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "angle_butter"
		 refelem:  ".num"
		 alias:    "angle_butter.num"
		}
		trcref1_angle_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "angle_butter"
		 refelem:  ".denom"
		 alias:    "angle_butter.denom"
}
		trcref0_Numerator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "angle_butter"
		 refelem:  ".num"
		 alias:    "Numerator"
		 flags:    DEPRECATED|HIDDEN
		}
		trcref1_Denominator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "angle_butter"
		 refelem:  ".denom"
		 alias:    "Denominator"
		 flags:    DEPRECATED|HIDDEN
		}


	endgroup -- block-group "angle_butter"

	group "hub_butter" -- block-group
	{
	 block: "TransferFcn"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[134]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		trcref0_weg_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".num"
		 alias:    "weg_butter.num"
}
		trcref1_weg_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".denom"
		 alias:    "weg_butter.denom"
		}
		trcref0_Numerator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".num"
		 alias:    "Numerator"
		 flags:    DEPRECATED|HIDDEN
		}
		trcref1_Denominator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".denom"
		 alias:    "Denominator"
		 flags:    DEPRECATED|HIDDEN
		}


	endgroup -- block-group "hub_butter"

	group "weg_butter" -- block-group
	{
	 block: "TransferFcn"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[135]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		trcref0_weg_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".num"
		 alias:    "weg_butter.num"
}
		trcref1_weg_butter
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".denom"
		 alias:    "weg_butter.denom"
		}
		trcref0_Numerator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".num"
		 alias:    "Numerator"
		 flags:    DEPRECATED|HIDDEN
		}
		trcref1_Denominator
		{
		 refgroup: "/Tunable Parameters"
		 refvar:   "weg_butter"
		 refelem:  ".denom"
		 alias:    "Denominator"
		 flags:    DEPRECATED|HIDDEN
}


	endgroup -- block-group "weg_butter"

	group "ADC_yUout" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804ae64
		}



	endgroup -- block-group "ADC_yUout"

	group "DAC_Motor_Hub" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[24]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804ae64
}



	endgroup -- block-group "DAC_Motor_Hub"

	group "DAC_Motor_Weg" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_3[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804ae70
		}



	endgroup -- block-group "DAC_Motor_Weg"

	group "Delay 1" -- block-group
	{
	 block: "Delay"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[4]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_1_gesamtkonzept_p_regler_uint32_T_6[0]
		{
		 type:    uint(32)*
		 alias:   "DelayLength"
		 flags:   PARAM
		 addr:    0x4804ae94
		}
		p_1_gesamtkonzept_p_regler_real_T_3[5]
		{
		 type:    flt(64,IEEE)*
		 alias:   "InitialCondition"
		 flags:   PARAM
		 addr:    0x4804ae88
		}


	endgroup -- block-group "Delay 1"

	group "Delay 2" -- block-group
	{
	 block: "Delay"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[5]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_1_gesamtkonzept_p_regler_uint32_T_6[1]
		{
		 type:    uint(32)*
		 alias:   "DelayLength"
		 flags:   PARAM
 addr:    0x4804ae94
}
		p_1_gesamtkonzept_p_regler_real_T_3[6]
		{
		 type:    flt(64,IEEE)*
		 alias:   "InitialCondition"
		 flags:   PARAM
		 addr:    0x4804ae88
		}


	endgroup -- block-group "Delay 2"

	group "Delay 3" -- block-group
	{
	 block: "Delay"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[6]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_1_gesamtkonzept_p_regler_uint32_T_6[2]
		{
		 type:    uint(32)*
		 alias:   "DelayLength"
		 flags:   PARAM
		 addr:    0x4804ae94
		}
		p_1_gesamtkonzept_p_regler_real_T_3[7]
		{
		 type:    flt(64,IEEE)*
		 alias:   "InitialCondition"
		 flags:   PARAM
		 addr:    0x4804ae88
		}


	endgroup -- block-group "Delay 3"

	group "Delay 4" -- block-group
	{
	 block: "Delay"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[7]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Out1"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_1_gesamtkonzept_p_regler_uint32_T_6[3]
		{
		 type:    uint(32)*
		 alias:   "DelayLength"
		 flags:   PARAM
 addr:    0x4804ae94
}
		p_1_gesamtkonzept_p_regler_real_T_3[8]
		{
		 type:    flt(64,IEEE)*
		 alias:   "InitialCondition"
		 flags:   PARAM
		 addr:    0x4804ae88
		}


	endgroup -- block-group "Delay 4"

	group "Führungsgrößen" -- block-group
	{
	 block: "Scope"
	}
		-- Skipping input



	endgroup -- block-group "Führungsgrößen"

	group "Position (x-Richtung)" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[42]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
		 addr:    0x4804ae64
		}



	endgroup -- block-group "Position (x-Richtung)"

	group "Winkel umgerechnet" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[136]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804ae64
}



	endgroup -- block-group "Winkel umgerechnet"

	group "Winkel_korrigiert" -- block-group
	{
	 block: "Scope"
	}
		p_0_gesamtkonzept_p_regler_real_T_0[136]
		{
		 type:    flt(64,IEEE)*
		 alias:   "In1"
		 flags:   READONLY
 addr:    0x4804ae64
}



	endgroup -- block-group "Winkel_korrigiert"

  
  
	group "AWG_Weg" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[150]
		{
		 type:    flt(64,IEEE)*
		 alias:   "xUout_korrigiert"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		group "Clock" -- block-group
		{
		 block: "Clock"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[3]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		endgroup -- block-group "Clock"

		group "ADC_Taster_Schiene" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[2]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae64
}



		endgroup -- block-group "ADC_Taster_Schiene"

		group "ADC_xUout" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[1]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "ADC_xUout"

		group "ADC_xUout_offset_abgleich" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[150]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "ADC_xUout_offset_abgleich"

		group "Offset Abgleich" -- block-group
		{
		 block: "MATLABSystem"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[150]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		endgroup -- block-group "Offset Abgleich"

  
  
		group "Taster_Schiene" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[2]
			{
			 type:    flt(64,IEEE)*
			 alias:   "ADC"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}

		endgroup -- subsystem-group "Taster_Schiene"
  
  
		group "xUout" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[1]
			{
			 type:    flt(64,IEEE)*
			 alias:   "ADC"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}

		endgroup -- subsystem-group "xUout"


	endgroup -- subsystem-group "AWG_Weg"
  
  
	group "Ablaufsteuerung" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[147]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Laufkatze_AWG_ADC_Soll"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_0_gesamtkonzept_p_regler_real_T_0[148]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Hubmotor_AWG_ADC_Soll"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_0_gesamtkonzept_p_regler_real_T_0[149]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Magnet"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_0_gesamtkonzept_p_regler_boolean_T_2[1]
		{
		 type:    uint(8)*
		 alias:   "Regler_An"
		 range:   < 0 ; 1 >
		 bitmask: 0x01
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}


		group "Clock" -- block-group
		{
		 block: "Clock"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[8]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		endgroup -- block-group "Clock"

		group "AutClassDef" -- block-group
		{
		 block: "MATLABSystem"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[147]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_0_gesamtkonzept_p_regler_real_T_0[148]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out2"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_0_gesamtkonzept_p_regler_real_T_0[149]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out3"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[1]
			{
			 type:    uint(8)*
			 alias:   "Out4"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}
			p_0_gesamtkonzept_p_regler_boolean_T_2[2]
			{
			 type:    uint(8)*
			 alias:   "Out5"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}
			p_0_gesamtkonzept_p_regler_boolean_T_2[3]
			{
			 type:    uint(8)*
			 alias:   "Out6"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae6c
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[4]
			{
			 type:    uint(8)*
			 alias:   "Out7"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae6c
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[5]
			{
			 type:    uint(8)*
			 alias:   "Out8"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}
			p_0_gesamtkonzept_p_regler_boolean_T_2[6]
			{
			 type:    uint(8)*
			 alias:   "Out9"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}
			p_0_gesamtkonzept_p_regler_boolean_T_2[7]
			{
			 type:    uint(8)*
			 alias:   "Out10"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae6c
		}
			p_1_gesamtkonzept_p_regler_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "start_time"
			 flags:   PARAM
 addr:    0x4804ae88
}
			p_1_gesamtkonzept_p_regler_boolean_T_9[0]
			{
			 type:    uint(8)*
			 alias:   "add_midpoints"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   PARAM
		 addr:    0x4804aea0
		}
			p_1_gesamtkonzept_p_regler_real_T_3[1]
			{
			 type:    flt(64,IEEE)*
			 alias:   "midpoint_height"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "AutClassDef"

		group "angle" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[6]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "angle"

		group "angle_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[6]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804ae6c
		}



		endgroup -- block-group "angle_OK"

		group "angle_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[7]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "angle_speed"

		group "angle_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[7]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
 addr:    0x4804ae6c
}



		endgroup -- block-group "angle_speed_OK"

		group "horiz_pos" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[150]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "horiz_pos"

		group "horiz_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[4]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "horiz_speed"

		group "magnet" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[149]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "magnet"

		group "regler_an" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[1]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
 addr:    0x4804ae6c
}



		endgroup -- block-group "regler_an"

		group "vert_pos" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae64
}



		endgroup -- block-group "vert_pos"

		group "vert_speed" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[5]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "vert_speed"

		group "x_pos_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[2]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804ae6c
		}



		endgroup -- block-group "x_pos_OK"

		group "x_soll" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[147]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "x_soll"

		group "x_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[3]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804ae6c
		}



		endgroup -- block-group "x_speed_OK"

		group "y_pos_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[4]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
 addr:    0x4804ae6c
}



		endgroup -- block-group "y_pos_OK"

		group "y_soll" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[148]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae64
}



		endgroup -- block-group "y_soll"

		group "y_speed_OK" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_boolean_T_2[5]
			{
			 type:    uint(8)*
			 alias:   "In1"
			 range:   < 0 ; 1 >
			 bitmask: 0x01
			 flags:   READONLY
		 addr:    0x4804ae6c
		}



		endgroup -- block-group "y_speed_OK"



	endgroup -- subsystem-group "Ablaufsteuerung"
  
  
	group "DAC_Hub_Ansteuerung" -- subsystem-group


	endgroup -- subsystem-group "DAC_Hub_Ansteuerung"
  
  
	group "DAC_Magnet_Ansteuerung" -- subsystem-group


	endgroup -- subsystem-group "DAC_Magnet_Ansteuerung"
  
  
	group "DAC_Weg_Ansteuerung" -- subsystem-group


	endgroup -- subsystem-group "DAC_Weg_Ansteuerung"
  
  
	group "RTI Data" -- subsystem-group


	endgroup -- subsystem-group "RTI Data"
  
  
	group "Radians\nto Degrees" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[45]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Degrees\nout"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


		group "Gain" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[45]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[33]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
		 addr:    0x4804ae88
		}


		endgroup -- block-group "Gain"



	endgroup -- subsystem-group "Radians\nto Degrees"
  
  
	group "Regler_Hub" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[129]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Seillänge"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_0_gesamtkonzept_p_regler_real_T_0[16]
		{
		 type:    flt(64,IEEE)*
		 alias:   "geschätzte Geschwindigkeit"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
		p_0_gesamtkonzept_p_regler_real_T_0[24]
		{
		 type:    flt(64,IEEE)*
		 alias:   "DAC_Hub"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


		group "Initial State\nGeschwindigkeit, Störgröße" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_gesamtkonzept_p_regler_real_T_3[9]
			{
			 type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Initial State\nGeschwindigkeit, Störgröße"

		group "Initial State\nGeschwindigkeit, Störgröße1" -- block-group
		{
		 block: "Constant"
		}
			-- Skipping output Out1
			p_1_gesamtkonzept_p_regler_real_T_3[34]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Value"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Initial State\nGeschwindigkeit, Störgröße1"

		group "Störgrößenaufschaltung1" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[18]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[11]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Störgrößenaufschaltung1"

		group "Umrechnung\nVZ Hub" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[24]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_1_gesamtkonzept_p_regler_real_T_3[16]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
		 addr:    0x4804ae88
		}


		endgroup -- block-group "Umrechnung\nVZ Hub"

		group "Umrechnung\nVZ Hub 1" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[128]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[87]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Umrechnung\nVZ Hub 1"

		group "Rate Limiter" -- block-group
		{
		 block: "RateLimiter"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[22]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_1_gesamtkonzept_p_regler_real_T_3[12]
			{
			 type:    flt(64,IEEE)*
			 alias:   "RisingSlewLimit"
			 flags:   PARAM
		 addr:    0x4804ae88
		}
			p_1_gesamtkonzept_p_regler_real_T_3[13]
			{
			 type:    flt(64,IEEE)*
			 alias:   "FallingSlewLimit"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Rate Limiter"

		group "Stellgrößen-\nbeschränkung1" -- block-group
		{
		 block: "Saturate"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[23]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[14]
			{
			 type:    flt(64,IEEE)*
			 alias:   "UpperLimit"
			 flags:   PARAM
		 addr:    0x4804ae88
		}
			p_1_gesamtkonzept_p_regler_real_T_3[15]
			{
			 type:    flt(64,IEEE)*
			 alias:   "LowerLimit"
			 flags:   PARAM
		 addr:    0x4804ae88
		}


		endgroup -- block-group "Stellgrößen-\nbeschränkung1"

		group "Sum" -- block-group
		{
		 block: "Sum"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[19]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


		endgroup -- block-group "Sum"

		group "Sum5" -- block-group
		{
		 block: "Sum"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[129]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		endgroup -- block-group "Sum5"

		group "Sum6" -- block-group
		{
		 block: "Sum"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[21]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


		endgroup -- block-group "Sum6"

		group "Ausgangsgröße\n(Spannung)" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae64
}



		endgroup -- block-group "Ausgangsgröße\n(Spannung)"

		group "Regelabweichung" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_5[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae78
}



		endgroup -- block-group "Regelabweichung"

		group "Stellgröße" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[23]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "Stellgröße"

		group "geschätzte\nStörgröße" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[17]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "geschätzte\nStörgröße"

		group "unbeschränkte\nStellgröße" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[21]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae64
}



		endgroup -- block-group "unbeschränkte\nStellgröße"

  
  
		group "Initial State" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[144]
			{
			 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
			 alias:   "Out"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			group "In" -- block-group
			{
			 block: "Inport"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[144]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			endgroup -- block-group "In"



		endgroup -- subsystem-group "Initial State"
  
  
		group "Kalman Filter1" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[15]
			{
			 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
			 alias:   "xhat"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			group "A" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[35]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "A"

			group "B" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[44]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "B"

			group "C" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[47]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "C"

			group "D" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[66]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "D"

			group "Enable" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_boolean_T_9[1]
				{
				 type:    uint(8)*
				 alias:   "Value"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   PARAM
 addr:    0x4804aea0
}


			endgroup -- block-group "Enable"

			group "G" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[67]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "G"

			group "H" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[70]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "H"

			group "N" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[71]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "N"

			group "P0" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[72]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "P0"

			group "Q" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[81]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "Q"

			group "R" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[82]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "R"

			group "DataTypeConversionEnable" -- block-group
			{
			 block: "DataTypeConversion"
			}
				p_0_gesamtkonzept_p_regler_boolean_T_2[0]
				{
				 type:    uint(8)*
				 alias:   "Out1"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae6c
		}


			endgroup -- block-group "DataTypeConversionEnable"

			group "MemoryX" -- block-group
			{
			 block: "Integrator"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[12]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "MemoryX"

			group "ReshapeX0" -- block-group
			{
			 block: "Reshape"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[9]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "ReshapeX0"

			group "Reshapeu" -- block-group
			{
			 block: "Reshape"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[68]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			endgroup -- block-group "Reshapeu"

			group "Reshapexhat" -- block-group
			{
			 block: "Reshape"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[15]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "Reshapexhat"

			group "Reshapey" -- block-group
			{
			 block: "Reshape"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[117]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "Reshapey"

			group "Reshapeyhat" -- block-group
			{
			 block: "Reshape"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[127]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "Reshapeyhat"

			group "ManualSwitchPZ" -- block-group
			{
			 block: "ManualSwitch"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[102]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
			 addr:    0x4804ae64
			}
				p_1_gesamtkonzept_p_regler_uint8_T_8[0]
				{
				 type:    uint(8)*
				 alias:   "CurrentSetting"
				 flags:   PARAM
 addr:    0x4804ae9c
}


			endgroup -- block-group "ManualSwitchPZ"

  
  
			group "CalculatePL" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[50]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "M"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_0_gesamtkonzept_p_regler_real_T_0[47]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "L"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
				p_0_gesamtkonzept_p_regler_real_T_0[54]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "Z"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_0_gesamtkonzept_p_regler_real_T_0[53]
				{
				 type:    flt(64,IEEE)*
				 alias:   "P"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "ConstantP" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_gesamtkonzept_p_regler_real_T_3[50]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804ae88
}


				endgroup -- block-group "ConstantP"

				group "CovarianceZ" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_gesamtkonzept_p_regler_real_T_3[51]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "Value"
					 flags:   PARAM
		 addr:    0x4804ae88
		}


				endgroup -- block-group "CovarianceZ"

				group "KalmanGainL" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_gesamtkonzept_p_regler_real_T_3[60]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804ae88
}


				endgroup -- block-group "KalmanGainL"

				group "KalmanGainM" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_gesamtkonzept_p_regler_real_T_3[63]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804ae88
}


				endgroup -- block-group "KalmanGainM"

  
  
				group "DataTypeConversionL" -- subsystem-group

					p_0_gesamtkonzept_p_regler_real_T_0[47]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
			 addr:    0x4804ae64
			}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[47]
						{
						 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[63]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
						 alias:   "In1"
						 flags:   READONLY
		 addr:    0x4804ae64
		}
						p_0_gesamtkonzept_p_regler_real_T_0[47]
						{
						 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
						 alias:   "In2"
						 flags:   READONLY
		 addr:    0x4804ae64
		}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionL"
  
  
				group "DataTypeConversionM" -- subsystem-group

					p_0_gesamtkonzept_p_regler_real_T_0[50]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[50]
						{
						 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[63]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804ae64
}
						p_0_gesamtkonzept_p_regler_real_T_0[50]
						{
						 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
						 alias:   "In2"
						 flags:   READONLY
 addr:    0x4804ae64
}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionM"
  
  
				group "DataTypeConversionP" -- subsystem-group

					p_0_gesamtkonzept_p_regler_real_T_0[53]
					{
					 type:    flt(64,IEEE)*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[53]
						{
						 type:    flt(64,IEEE)*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[63]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804ae64
}
						p_0_gesamtkonzept_p_regler_real_T_0[53]
						{
						 type:    flt(64,IEEE)*
						 alias:   "In2"
						 flags:   READONLY
 addr:    0x4804ae64
}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionP"
  
  
				group "DataTypeConversionZ" -- subsystem-group

					p_0_gesamtkonzept_p_regler_real_T_0[54]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "y"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					group "Conversion" -- block-group
					{
					 block: "DataTypeConversion"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[54]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					endgroup -- block-group "Conversion"

					group "Data Type\nDuplicate" -- block-group
					{
					 block: "DataTypeDuplicate"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[63]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
						 alias:   "In1"
						 flags:   READONLY
 addr:    0x4804ae64
}
						p_0_gesamtkonzept_p_regler_real_T_0[54]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
						 alias:   "In2"
						 flags:   READONLY
		 addr:    0x4804ae64
		}



					endgroup -- block-group "Data Type\nDuplicate"



				endgroup -- subsystem-group "DataTypeConversionZ"


			endgroup -- subsystem-group "CalculatePL"
  
  
			group "CalculateYhat" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[70]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Product" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[66]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Product"

				group "Product1" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[69]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Product1"

				group "Add1" -- block-group
				{
				 block: "Sum"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[70]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Add1"



			endgroup -- subsystem-group "CalculateYhat"
  
  
			group "DataTypeConversionA" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[71]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[71]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[71]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionA"
  
  
			group "DataTypeConversionB" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[80]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[80]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[80]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae64
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionB"
  
  
			group "DataTypeConversionC" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[63]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[63]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[63]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_1_3_Col*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionC"
  
  
			group "DataTypeConversionD" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[67]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
			 addr:    0x4804ae64
			}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[67]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[67]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionD"
  
  
			group "DataTypeConversionG" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[83]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[83]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[83]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionG"
  
  
			group "DataTypeConversionH" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[86]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[86]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[86]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionH"
  
  
			group "DataTypeConversionN" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[87]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[87]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[87]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
			 addr:    0x4804ae64
			}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionN"
  
  
			group "DataTypeConversionP" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real32_T_1[0]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT1_3_3_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae68
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real32_T_1[0]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT1_3_3_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae68
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}

					-- Skipping inport In1

					p_0_gesamtkonzept_p_regler_real32_T_1[0]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT1_3_3_Col*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae68
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionP"
  
  
			group "DataTypeConversionP0" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[88]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[88]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[88]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionP0"
  
  
			group "DataTypeConversionQ" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[97]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[97]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
			 addr:    0x4804ae64
			}
					p_0_gesamtkonzept_p_regler_real_T_0[97]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionQ"
  
  
			group "DataTypeConversionR" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[98]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[98]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804ae64
		}
					p_0_gesamtkonzept_p_regler_real_T_0[98]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae64
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionR"
  
  
			group "DataTypeConversionReset" -- subsystem-group

				p_0_gesamtkonzept_p_regler_boolean_T_2[1]
				{
				 type:    uint(8)*
				 alias:   "u_"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}




			endgroup -- subsystem-group "DataTypeConversionReset"
  
  
			group "DataTypeConversionX" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[99]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "Conversion" -- block-group
				{
				 block: "DataTypeConversion"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[99]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Conversion"

				group "Data Type\nDuplicate" -- block-group
				{
				 block: "DataTypeDuplicate"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[47]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[99]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae64
}



				endgroup -- block-group "Data Type\nDuplicate"



			endgroup -- subsystem-group "DataTypeConversionX"
  
  
			group "DataTypeConversionX0" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[144]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}




			endgroup -- subsystem-group "DataTypeConversionX0"
  
  
			group "DataTypeConversionu" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_4[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae74
		}




			endgroup -- subsystem-group "DataTypeConversionu"
  
  
			group "MemoryP" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[88]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "P_"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}




			endgroup -- subsystem-group "MemoryP"
  
  
			group "Observer" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[124]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "x[k+1|k]"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "A[k]*xhat[k|k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[111]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "A[k]*xhat[k|k-1]"

				group "B[k]*u[k]" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[114]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "B[k]*u[k]"

				group "C[k]*xhat[k|k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[118]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "C[k]*xhat[k|k-1]"

				group "D[k-1]*u[k-1]" -- block-group
				{
				 block: "Product"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[119]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "D[k-1]*u[k-1]"

				group "Reshape" -- block-group
				{
				 block: "Reshape"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[124]
					{
					 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


				endgroup -- block-group "Reshape"

				group "Add" -- block-group
				{
				 block: "Sum"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[121]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Add"

				group "Add1" -- block-group
				{
				 block: "Sum"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[120]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "Add1"

  
  
				group "MeasurementUpdate" -- subsystem-group

					p_0_gesamtkonzept_p_regler_real_T_0[141]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "L*(y[k]-yhat[k|k-1])"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


					group "Product3" -- block-group
					{
					 block: "Product"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[141]
						{
						 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


					endgroup -- block-group "Product3"

					group "Sum" -- block-group
					{
					 block: "Sum"
					}
						p_0_gesamtkonzept_p_regler_real_T_0[140]
						{
						 type:    flt(64,IEEE)*
						 alias:   "Out1"
						 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


					endgroup -- block-group "Sum"



				endgroup -- subsystem-group "MeasurementUpdate"


			endgroup -- subsystem-group "Observer"
  
  
			group "ReducedQRN" -- subsystem-group

				-- Skipping output Qbar
				-- Skipping output Rbar
				-- Skipping output Nbar


				group "Constant" -- block-group
				{
				 block: "Constant"
				}
					-- Skipping output Out1
					p_1_gesamtkonzept_p_regler_real32_T_4[0]
					{
					 type:    flt(32,IEEE)*
					 alias:   "Value"
					 flags:   PARAM
 addr:    0x4804ae8c
}


				endgroup -- block-group "Constant"



			endgroup -- subsystem-group "ReducedQRN"
  
  
			group "ScalarExpansionP0" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[88]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_3_Col*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}




			endgroup -- subsystem-group "ScalarExpansionP0"
  
  
			group "ScalarExpansionQ" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[97]
				{
				 type:    flt(64,IEEE)*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}




			endgroup -- subsystem-group "ScalarExpansionQ"
  
  
			group "ScalarExpansionR" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[98]
				{
				 type:    flt(64,IEEE)*
				 alias:   "u_"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}




			endgroup -- subsystem-group "ScalarExpansionR"
  
  
			group "UseCurrentEstimator" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[12]
				{
				 type:    gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_tf_0p1_num_2*
				 alias:   "xhat"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}




			endgroup -- subsystem-group "UseCurrentEstimator"
  
  
			group "checkA" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkA"
  
  
			group "checkB" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkB"
  
  
			group "checkC" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkC"
  
  
			group "checkD" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkD"
  
  
			group "checkEnable" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkEnable"
  
  
			group "checkG" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkG"
  
  
			group "checkH" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkH"
  
  
			group "checkN" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkN"
  
  
			group "checkP0" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkP0"
  
  
			group "checkQ" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkQ"
  
  
			group "checkR" -- subsystem-group

				-- Skipping output u_




			endgroup -- subsystem-group "checkR"
  
  
			group "checkReset" -- subsystem-group

				p_0_gesamtkonzept_p_regler_boolean_T_2[1]
				{
				 type:    uint(8)*
				 alias:   "y"
				 range:   < 0 ; 1 >
				 bitmask: 0x01
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804ae64
		}
					p_0_gesamtkonzept_p_regler_boolean_T_2[1]
					{
					 type:    uint(8)*
					 alias:   "In2"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   READONLY
			 addr:    0x4804ae6c
			}


					p_1_gesamtkonzept_p_regler_uint16_T_7[0]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_48*
					 alias:   "P1"
					 flags:   PARAM
		 addr:    0x4804ae98
		}
					p_1_gesamtkonzept_p_regler_uint16_T_7[48]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_5*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804ae98
}
					p_1_gesamtkonzept_p_regler_boolean_T_9[2]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
		 addr:    0x4804aea0
		}
					p_1_gesamtkonzept_p_regler_real_T_3[83]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
		 addr:    0x4804ae88
		}
					p_1_gesamtkonzept_p_regler_int32_T_5[0]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[1]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[2]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[3]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
		 addr:    0x4804ae90
		}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checkReset"
  
  
			group "checkX0" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[144]
				{
				 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804ae64
		}
					p_0_gesamtkonzept_p_regler_real_T_0[144]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT0_3_1_Col*
					 alias:   "In2"
					 flags:   READONLY
		 addr:    0x4804ae64
		}


					p_1_gesamtkonzept_p_regler_uint16_T_7[53]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_48*
					 alias:   "P1"
					 flags:   PARAM
 addr:    0x4804ae98
}
					p_1_gesamtkonzept_p_regler_uint16_T_7[101]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_2*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804ae98
}
					p_1_gesamtkonzept_p_regler_boolean_T_9[3]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
 addr:    0x4804aea0
}
					p_1_gesamtkonzept_p_regler_real_T_3[84]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
 addr:    0x4804ae88
}
					p_1_gesamtkonzept_p_regler_int32_T_5[4]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
			 addr:    0x4804ae90
			}
					p_1_gesamtkonzept_p_regler_int32_T_5[5]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[6]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[7]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
		 addr:    0x4804ae90
		}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checkX0"
  
  
			group "checku" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_4[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae74
		}


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
		 addr:    0x4804ae64
		}
					p_0_gesamtkonzept_p_regler_real_T_4[0]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae74
}


					p_1_gesamtkonzept_p_regler_uint16_T_7[103]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_48*
					 alias:   "P1"
					 flags:   PARAM
 addr:    0x4804ae98
}
					p_1_gesamtkonzept_p_regler_uint16_T_7[151]
					{
					 type:    uint(16)*
					 alias:   "P2"
					 flags:   PARAM
 addr:    0x4804ae98
}
					p_1_gesamtkonzept_p_regler_boolean_T_9[4]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
		 addr:    0x4804aea0
		}
					p_1_gesamtkonzept_p_regler_real_T_3[85]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
 addr:    0x4804ae88
}
					p_1_gesamtkonzept_p_regler_int32_T_5[8]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[9]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
		 addr:    0x4804ae90
		}
					p_1_gesamtkonzept_p_regler_int32_T_5[10]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[11]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
 addr:    0x4804ae90
}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checku"
  
  
			group "checky" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[139]
				{
				 type:    flt(64,IEEE)*
				 alias:   "y"
				 flags:   OUTPUT|READONLY
			 addr:    0x4804ae64
			}


				group "CheckSignalProperties" -- block-group
				{
				 block: "S-Function"
				}
					p_0_gesamtkonzept_p_regler_real_T_4[0]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In1"
					 flags:   READONLY
 addr:    0x4804ae74
}
					p_0_gesamtkonzept_p_regler_real_T_0[139]
					{
					 type:    flt(64,IEEE)*
					 alias:   "In2"
					 flags:   READONLY
 addr:    0x4804ae64
}


					p_1_gesamtkonzept_p_regler_uint16_T_7[152]
					{
					 type:    gesamtkonzept_p_regler_ArrayDT5_48*
					 alias:   "P1"
					 flags:   PARAM
		 addr:    0x4804ae98
		}
					p_1_gesamtkonzept_p_regler_uint16_T_7[200]
					{
					 type:    uint(16)*
					 alias:   "P2"
					 flags:   PARAM
		 addr:    0x4804ae98
		}
					p_1_gesamtkonzept_p_regler_boolean_T_9[5]
					{
					 type:    uint(8)*
					 alias:   "P3"
					 range:   < 0 ; 1 >
					 bitmask: 0x01
					 flags:   PARAM
 addr:    0x4804aea0
}
					p_1_gesamtkonzept_p_regler_real_T_3[86]
					{
					 type:    flt(64,IEEE)*
					 alias:   "P4"
					 flags:   PARAM
 addr:    0x4804ae88
}
					p_1_gesamtkonzept_p_regler_int32_T_5[12]
					{
					 type:    int(32)*
					 alias:   "P5"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[13]
					{
					 type:    int(32)*
					 alias:   "P6"
					 flags:   PARAM
		 addr:    0x4804ae90
		}
					p_1_gesamtkonzept_p_regler_int32_T_5[14]
					{
					 type:    int(32)*
					 alias:   "P7"
					 flags:   PARAM
 addr:    0x4804ae90
}
					p_1_gesamtkonzept_p_regler_int32_T_5[15]
					{
					 type:    int(32)*
					 alias:   "P8"
					 flags:   PARAM
		 addr:    0x4804ae90
		}


				endgroup -- block-group "CheckSignalProperties"



			endgroup -- subsystem-group "checky"


		endgroup -- subsystem-group "Kalman Filter1"
  
  
		group "P-Regler" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[20]
			{
			 type:    flt(64,IEEE)*
			 alias:   "y"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			group "Proportional Gain" -- block-group
			{
			 block: "Gain"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[20]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
				trcref0_reglerhub
				{
				 refgroup: "/Tunable Parameters"
				 refvar:   "reglerhub"
				 refelem:  ".P"
				 alias:    "reglerhub.P"
}
				trcref0_Gain
				{
				 refgroup: "/Tunable Parameters"
				 refvar:   "reglerhub"
				 refelem:  ".P"
				 alias:    "Gain"
				 flags:    DEPRECATED|HIDDEN
		}


			endgroup -- block-group "Proportional Gain"



		endgroup -- subsystem-group "P-Regler"
  
  
		group "kalman_on" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[139]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			group "In" -- block-group
			{
			 block: "Inport"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[139]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "In"



		endgroup -- subsystem-group "kalman_on"
  
  
		group "regler_on 3" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_5[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae78
}


			group "regler_on 2" -- block-group
			{
			 block: "MATLABSystem"
			}
				p_0_gesamtkonzept_p_regler_real_T_5[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae78
}


			endgroup -- block-group "regler_on 2"



		endgroup -- subsystem-group "regler_on 3"
  
  
		group "regler_on 4" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_4[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae74
		}


			group "regler_on 2" -- block-group
			{
			 block: "MATLABSystem"
			}
				p_0_gesamtkonzept_p_regler_real_T_4[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae74
		}


			endgroup -- block-group "regler_on 2"



		endgroup -- subsystem-group "regler_on 4"


	endgroup -- subsystem-group "Regler_Hub"
  
  
	group "Regler_Weg" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_3[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Stellgröße"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae70
		}


		group "Gain" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[35]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_1_gesamtkonzept_p_regler_real_T_3[25]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Gain"

		group "Gain1" -- block-group
		{
		 block: "Gain"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[131]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[88]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Gain"
			 flags:   PARAM
		 addr:    0x4804ae88
		}


		endgroup -- block-group "Gain1"

		group "Stellgrößen-\nbeschränkung1" -- block-group
		{
		 block: "Saturate"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[41]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
			p_1_gesamtkonzept_p_regler_real_T_3[30]
			{
			 type:    flt(64,IEEE)*
			 alias:   "UpperLimit"
			 flags:   PARAM
 addr:    0x4804ae88
}
			p_1_gesamtkonzept_p_regler_real_T_3[31]
			{
			 type:    flt(64,IEEE)*
			 alias:   "LowerLimit"
			 flags:   PARAM
 addr:    0x4804ae88
}


		endgroup -- block-group "Stellgrößen-\nbeschränkung1"

		group "Sum" -- block-group
		{
		 block: "Sum"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[36]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		endgroup -- block-group "Sum"

		group "Transfer Fcn" -- block-group
		{
		 block: "TransferFcn"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[132]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out1"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_1_gesamtkonzept_p_regler_real_T_3[89]
			{
			 type:    flt(64,IEEE)*
			 alias:   "A"
			 flags:   PARAM
		 addr:    0x4804ae88
		}
			p_1_gesamtkonzept_p_regler_real_T_3[90]
			{
			 type:    flt(64,IEEE)*
			 alias:   "C"
			 flags:   PARAM
 addr:    0x4804ae88
}
			p_1_gesamtkonzept_p_regler_real_T_3[91]
			{
			 type:    flt(64,IEEE)*
			 alias:   "D"
			 flags:   PARAM
		 addr:    0x4804ae88
		}


		endgroup -- block-group "Transfer Fcn"

		group "Regelabweichung 1" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[33]
			{
			 type:    gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_num_0*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "Regelabweichung 1"

		group "Regelabweichung 2" -- block-group
		{
		 block: "Scope"
		}
			-- Skipping input



		endgroup -- block-group "Regelabweichung 2"

		group "Stellgröße\n ohne Begrenzung" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[36]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "Stellgröße\n ohne Begrenzung"

		group "tatsächliche Stellgröße" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
 addr:    0x4804ae70
}
			p_0_gesamtkonzept_p_regler_real_T_0[36]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In2"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "tatsächliche Stellgröße"

  
  
		group "Anti-Schlupf Beschränkung" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[40]
			{
			 type:    flt(64,IEEE)*
			 alias:   "begrenzte Stellgröße"
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			group "Umrechnung\nDrehzahl_Spannung" -- block-group
			{
			 block: "Gain"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[40]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_1_gesamtkonzept_p_regler_real_T_3[29]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "Umrechnung\nDrehzahl_Spannung"

			group "Umrechnung\nSpannung_Drehzahl" -- block-group
			{
			 block: "Gain"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[37]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
				p_1_gesamtkonzept_p_regler_real_T_3[26]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "Umrechnung\nSpannung_Drehzahl"

			group "Rate Limiter" -- block-group
			{
			 block: "RateLimiter"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[39]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_1_gesamtkonzept_p_regler_real_T_3[27]
				{
				 type:    flt(64,IEEE)*
				 alias:   "RisingSlewLimit"
				 flags:   PARAM
		 addr:    0x4804ae88
		}
				p_1_gesamtkonzept_p_regler_real_T_3[28]
				{
				 type:    flt(64,IEEE)*
				 alias:   "FallingSlewLimit"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "Rate Limiter"

			group "Sum1" -- block-group
			{
			 block: "Sum"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[130]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "Sum1"

			group "Sum2" -- block-group
			{
			 block: "Sum"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[38]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			endgroup -- block-group "Sum2"

			group "Transfer Fcn2" -- block-group
			{
			 block: "TransferFcn"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_1_gesamtkonzept_p_regler_real_T_3[17]
				{
				 type:    flt(64,IEEE)*
				 alias:   "A"
				 flags:   PARAM
 addr:    0x4804ae88
}
				p_1_gesamtkonzept_p_regler_real_T_3[18]
				{
				 type:    flt(64,IEEE)*
				 alias:   "C"
				 flags:   PARAM
 addr:    0x4804ae88
}


			endgroup -- block-group "Transfer Fcn2"

			group "Scope" -- block-group
			{
			 block: "Scope"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[25]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In1"
				 flags:   READONLY
		 addr:    0x4804ae64
		}
				p_0_gesamtkonzept_p_regler_real_T_0[130]
				{
				 type:    flt(64,IEEE)*
				 alias:   "In2"
				 flags:   READONLY
 addr:    0x4804ae64
}



			endgroup -- block-group "Scope"



		endgroup -- subsystem-group "Anti-Schlupf Beschränkung"
  
  
		group "regler_on 1" -- subsystem-group

			-- Skipping output


  
  
			group "regler_on 1" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[137]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out 1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
				p_0_gesamtkonzept_p_regler_real_T_0[138]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out 2"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				group "regler_on 1" -- block-group
				{
				 block: "MATLABSystem"
				}
					p_0_gesamtkonzept_p_regler_real_T_0[137]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out1"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
					p_0_gesamtkonzept_p_regler_real_T_0[138]
					{
					 type:    flt(64,IEEE)*
					 alias:   "Out2"
					 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


				endgroup -- block-group "regler_on 1"



			endgroup -- subsystem-group "regler_on 1"


		endgroup -- subsystem-group "regler_on 1"
  
  
		group "regler_on 2" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_3[0]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Out"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae70
}


			group "regler_on 2" -- block-group
			{
			 block: "MATLABSystem"
			}
				p_0_gesamtkonzept_p_regler_real_T_3[0]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
 addr:    0x4804ae70
}


			endgroup -- block-group "regler_on 2"



		endgroup -- subsystem-group "regler_on 2"


	endgroup -- subsystem-group "Regler_Weg"
  
  
	group "Sensor_Winkel" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[136]
		{
		 type:    flt(64,IEEE)*
		 alias:   "Winkel_umgerechnet"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


		group "Winkel_ADC" -- block-group
		{
		 block: "Scope"
		}
			p_0_gesamtkonzept_p_regler_real_T_0[28]
			{
			 type:    flt(64,IEEE)*
			 alias:   "In1"
			 flags:   READONLY
		 addr:    0x4804ae64
		}



		endgroup -- block-group "Winkel_ADC"

  
  
		group "ADC_Winkel" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[28]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Position"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}
			p_0_gesamtkonzept_p_regler_real_T_0[29]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Speed"
			 desc:    "No data (unused channel) "
			 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}

		endgroup -- subsystem-group "ADC_Winkel"
  
  
		group "Umrechnung Winkel" -- subsystem-group

			p_0_gesamtkonzept_p_regler_real_T_0[136]
			{
			 type:    flt(64,IEEE)*
			 alias:   "Winkel_umgerechnet"
			 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}


			group "Winkeloffset" -- block-group
			{
			 block: "Constant"
			}
				-- Skipping output Out1
				p_1_gesamtkonzept_p_regler_real_T_3[22]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Value"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "Winkeloffset"

			group "Umrechnung\nGrad_Rad" -- block-group
			{
			 block: "Gain"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[31]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_1_gesamtkonzept_p_regler_real_T_3[23]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "Umrechnung\nGrad_Rad"

			group "VZ_Winkel" -- block-group
			{
			 block: "Gain"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[32]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
				p_1_gesamtkonzept_p_regler_real_T_3[24]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Gain"
				 flags:   PARAM
		 addr:    0x4804ae88
		}


			endgroup -- block-group "VZ_Winkel"

			group "Sum2" -- block-group
			{
			 block: "Sum"
			}
				p_0_gesamtkonzept_p_regler_real_T_0[30]
				{
				 type:    flt(64,IEEE)*
				 alias:   "Out1"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}


			endgroup -- block-group "Sum2"

  
  
			group "Umrechnung Sensor" -- subsystem-group

				p_0_gesamtkonzept_p_regler_real_T_0[136]
				{
				 type:    flt(64,IEEE)*
				 alias:   "theta"
				 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}




			endgroup -- subsystem-group "Umrechnung Sensor"


		endgroup -- subsystem-group "Umrechnung Winkel"
  
  
		group "Winkelsensor_Supply" -- subsystem-group


		endgroup -- subsystem-group "Winkelsensor_Supply"


	endgroup -- subsystem-group "Sensor_Winkel"
  
  
	group "Terminal" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[147]
		{
		 type:    flt(64,IEEE)*
		 alias:   "x-Sollgröße"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_0_gesamtkonzept_p_regler_real_T_0[148]
		{
		 type:    flt(64,IEEE)*
		 alias:   "y-Sollgröße"
		 flags:   OUTPUT|READONLY
		 addr:    0x4804ae64
		}
		p_0_gesamtkonzept_p_regler_boolean_T_2[1]
		{
		 type:    uint(8)*
		 alias:   "regler_an"
		 range:   < 0 ; 1 >
		 bitmask: 0x01
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae6c
}




	endgroup -- subsystem-group "Terminal"
  
  
	group "yUout" -- subsystem-group

		p_0_gesamtkonzept_p_regler_real_T_0[0]
		{
		 type:    flt(64,IEEE)*
		 alias:   "ADC"
		 flags:   OUTPUT|READONLY
 addr:    0x4804ae64
}

	endgroup -- subsystem-group "yUout"



endgroup -- "Model Root"
-- ******** Tunable Parameters ************************************************

group "Tunable Parameters"

	p_1_gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH_0[0]
	{
	 type:    struct gesamtkonzept_p_regler_struct_Rj4hPgeX0JODq5mWiTakWH*
	 alias:   "weg_butter"
	 flags:   PARAM
 addr:    0x4804ae7c
}
	p_1_gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D_1[0]
	{
	 type:    struct gesamtkonzept_p_regler_struct_GvGgHmYQWwNSdlXOHkzz3D*
	 alias:   "angle_butter"
	 flags:   PARAM
 addr:    0x4804ae80
}
	p_1_gesamtkonzept_p_regler_struct_V3XwXYNi6dhvgEezMVGCoF_2[0]
	{
	 type:    struct gesamtkonzept_p_regler_struct_V3XwXYNi6dhvgEezMVGCoF*
	 alias:   "reglerhub"
	 flags:   PARAM
	 addr:    0x4804ae84
	}

endgroup

-- ******** State Machine Data ************************************************

group "State Machine Data"


endgroup


-- ******** Labels ************************************************************

-- Generation of labels turned off with TRCGenerateLabels option.

-- ******** RTT Dynamic Variables *********************************************

group "RTT Dynamic Variables"

endgroup

-- ******** User variables from model_usr.trc *********************************

-- RTI_USR_TRC_BEGIN

-- No user file gesamtkonzept_p_regler_usr.trc found.

-- RTI_USR_TRC_END

-- ******** EESPort States Variables ******************************************
group "XIL API"
{ 
  flags: COLLAPSED
}

  group "EESPort"
  {  
    flags: COLLAPSED
  }

    p_xilapi_eesport_activeerrorset_uint32_T
    {
      type:    uint(32)*
      alias:   "Active ErrorSet"
      desc:    "Index of active ErrorSet or 0 if no ErrorSet is active."
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
		 addr:    0x480480c4
		}

    p_xilapi_eesport_erroractivated_uint32_T
    {
      type:    uint(32)*
      alias:   "Error Activated"
      desc:    "0 - no error is activated on hardware, 1 - at least one error is activated on hardware."  
      flags:   OUTPUT|READONLY
      range:   < 0 ; 1 >
		 addr:    0x480480c0
		}

    p_xilapi_eesport_errorswitching_uint32_T
    {
      type:    uint(32)*
      alias:   "Error Switching"
      desc:    "0 - no switching operation running on hardware, 1 -  switching operation running on hardware."
      flags:   OUTPUT|READONLY
      range:   < 0 ; 1 >
		 addr:    0x480480bc
		}

    xilapi_eesport_flags_uint32_T
    {
      type:    uint(32)
      alias:   "Flags"
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
	 addr:    0x4804af50
	}

    xilapi_eesport_trigger_uint32_T
    {
      type:    uint(32)
      alias:   "Trigger"
      flags:   OUTPUT|READONLY
      range:   < 0 ; 4294967295 >
 addr:    0x4804af4c
}

    endgroup -- "EESPort"

endgroup -- "XILAPI"



-- ******** [EOF] *************************************************************

