
---------- Begin Simulation Statistics ----------
final_tick                                98285270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    691                       # Simulator instruction rate (inst/s)
host_mem_usage                               22272408                       # Number of bytes of host memory used
host_op_rate                                      709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101747.72                       # Real time elapsed on the host
host_tick_rate                                 411432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70355887                       # Number of instructions simulated
sim_ops                                      72181201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041862                       # Number of seconds simulated
sim_ticks                                 41862267500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.845603                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  292615                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               361943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3698                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22037                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            390048                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8713                       # Number of indirect misses.
system.cpu.branchPred.lookups                  657803                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  107589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4434637                       # Number of instructions committed
system.cpu.committedOps                       4769619                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.587530                       # CPI: cycles per instruction
system.cpu.discardedOps                         68161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3199818                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            662213                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           294646                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6309854                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386469                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3620                       # number of quiesce instructions executed
system.cpu.numCycles                         11474757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3620                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3540720     74.23%     74.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8775      0.18%     74.42% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                 742584     15.57%     89.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                477540     10.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4769619                       # Class of committed instruction
system.cpu.quiesceCycles                     55504871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5164903                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1083                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1662333                       # Transaction distribution
system.membus.trans_dist::ReadResp            1677225                       # Transaction distribution
system.membus.trans_dist::WriteReq             992575                       # Transaction distribution
system.membus.trans_dist::WriteResp            992575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13135                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1306                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2710                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5237875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5237875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5358217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       780224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       780224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       436608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       549622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    167611280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    167611280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168941126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2673335                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000417                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2672219     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1116      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2673335                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7124416290                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72534373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35422936                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13846625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           62610255                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10265895015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61750750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1955840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1955840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3381337                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3381336                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10444693                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10469269                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3306                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10674353                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56099                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80258                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    167115104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167508320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    169952050                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18168010876                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11754396                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14517928574                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9251160000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4696544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3522408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8218953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4696544                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3522408                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8218953                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4696544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8218953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3522408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16437906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52812                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200268                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1653                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149109                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3522408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8218953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11741361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3522408                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1261566                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4783974                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3522408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11741361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1261566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      16525335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1658686                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1658677                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       960256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       960256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5210075                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5237875                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166722368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    167611280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3240608                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3240608    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3240608                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7721035540                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9253623000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    397763834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14089633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      9393089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    421246556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     14089633                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      4708871                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     18798504                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    411853467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     18798504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      9393089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    440045060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116916224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60817408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    177930240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68026368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106297696                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    174324064                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29229056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1900544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     31135744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17006592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3321803                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20328395                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      4696544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2792878432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1452797749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4250372725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1625004379                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2539224518                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4164228897                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      4696544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4417882811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3992022267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8414601622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       632112                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       681264                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       158028                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       159564                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15099803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1174136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     16273939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      5870681                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      4696544                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     10567225                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     20970484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      5870681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     26841164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     18203696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      4696544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     22900241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      4696544                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      9393089                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     14089633                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     22900241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      9393089                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      4696544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     36989874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       780224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       783808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       780224                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       780224                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12191                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18637882                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        85614                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18723496                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18637882                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18637882                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18637882                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        85614                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18723496                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105904960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52812                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         253376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          106408272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       183168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60817408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61639552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1654765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1662636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       950272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             963118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      4696544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        12326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2529842895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1261566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6052611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2541865942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4375492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14089633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1174136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1452797749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1472437010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4375492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      4696544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14101959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1174136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3982640644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1261566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6052611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4014302952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2604128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000169403750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1433                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1433                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2983423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1026024                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1662645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     963118                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1662645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   963118                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    942                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60190                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54013333230                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8308495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97632931980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32504.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58754.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2207                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1550132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  896280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1662642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               963118                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1463917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 166367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 158808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.716028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.735917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.365639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4161      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3989      2.24%      4.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3205      1.80%      6.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2558      1.43%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3090      1.73%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2581      1.45%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2818      1.58%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2786      1.56%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153196     85.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1159.561759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    965.776237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           497     34.68%     34.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.14%     34.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.21%     35.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     35.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     35.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.28%     35.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          287     20.03%     55.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     55.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.14%     55.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     55.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.49%     56.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          575     40.13%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.07%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.14%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           46      3.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1433                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     672.082345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    249.043177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    479.760105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            473     33.01%     33.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      0.70%     33.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.49%     34.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.28%     34.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.28%     34.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.14%     34.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.07%     34.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.07%     35.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.28%     35.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     35.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.07%     35.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           32      2.23%     37.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          893     62.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1433                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              106348736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61638016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               106408848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61639552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2540.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1472.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2541.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1472.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41862317375                       # Total gap between requests
system.mem_ctrls.avgGap                      15942.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105846720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       253376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       184832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        45952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60817408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 4647622.109815240838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12326.135940916243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2528451665.930422782898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1269209.796148763271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6052610.504196887836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4415241.004324479029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14089633.343439888209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1097694.958831362892                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1452797749.190246343613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1654766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2862                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       950272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    269859215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       832965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97042718750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    161504055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    158016995                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16741735900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6739759720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    260426725                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 794935214330                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     87844.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69413.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58644.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    193186.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39913.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5849663.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    731310.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    339097.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    836534.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88020605.474996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61435793.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3022251431.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1338459886.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     400773340.799922                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     833985444.524976                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     208748770.500005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5953675273.050116                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.220563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10566047160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2264640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29033337340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7240                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9583426.243094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2546221.907784                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3620    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        70625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12466750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63593267000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34692003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1334620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1334620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1334620                       # number of overall hits
system.cpu.icache.overall_hits::total         1334620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12191                       # number of overall misses
system.cpu.icache.overall_misses::total         12191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    529607500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    529607500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    529607500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    529607500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1346811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1346811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1346811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1346811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.498565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.498565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.498565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.498565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12191                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12191                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12191                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12191                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    510711875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    510711875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    510711875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    510711875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.533426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.533426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.533426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.533426                       # average overall mshr miss latency
system.cpu.icache.replacements                  11981                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1334620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1334620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    529607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    529607500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1346811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1346811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.498565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.498565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12191                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    510711875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    510711875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.533426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.533426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.346973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9247850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            771.876304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.346973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2705813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2705813                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1184272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1184272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1184272                       # number of overall hits
system.cpu.dcache.overall_hits::total         1184272                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5216                       # number of overall misses
system.cpu.dcache.overall_misses::total          5216                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    376766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    376766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    376766500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    376766500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1189488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1189488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1189488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1189488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72232.841258                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72232.841258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72232.841258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72232.841258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2862                       # number of writebacks
system.cpu.dcache.writebacks::total              2862                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4015                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35966                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35966                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    290134375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    290134375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    290134375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    290134375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79061000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79061000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72262.608966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72262.608966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72262.608966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72262.608966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.214981                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.214981                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       742459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          742459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    201874250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    201874250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       745176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       745176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74300.423261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74300.423261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3647                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3647                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197219625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197219625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79061000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79061000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72774.769373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72774.769373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21678.365780                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21678.365780                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       441813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         441813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    174892250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    174892250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       444312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       444312                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69984.893958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69984.893958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92914750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92914750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71199.042146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71199.042146                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.652888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4761968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4761968                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98285270000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                98286401250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    691                       # Simulator instruction rate (inst/s)
host_mem_usage                               22272408                       # Number of bytes of host memory used
host_op_rate                                      709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101748.81                       # Real time elapsed on the host
host_tick_rate                                 411439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70357073                       # Number of instructions simulated
sim_ops                                      72182663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041863                       # Number of seconds simulated
sim_ticks                                 41863398750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.833124                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  292683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               362083                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3698                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22055                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            390088                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              41914                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8713                       # Number of indirect misses.
system.cpu.branchPred.lookups                  658014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  107646                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4435823                       # Number of instructions committed
system.cpu.committedOps                       4771081                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.587246                       # CPI: cycles per instruction
system.cpu.discardedOps                         68208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3200577                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            662548                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           294760                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6310197                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386511                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3620                       # number of quiesce instructions executed
system.cpu.numCycles                         11476567                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3620                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3541567     74.23%     74.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8775      0.18%     74.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                 742922     15.57%     89.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                477816     10.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4771081                       # Class of committed instruction
system.cpu.quiesceCycles                     55504871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5166370                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1083                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32225                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1662408                       # Transaction distribution
system.membus.trans_dist::ReadResp            1677305                       # Transaction distribution
system.membus.trans_dist::WriteReq             992575                       # Transaction distribution
system.membus.trans_dist::WriteResp            992575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2863                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13138                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1306                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2711                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5238026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5238026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5358380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       780416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       780416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       436736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       549750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    167616144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    167616144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168946310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2673414                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000417                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2672298     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1116      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2673414                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7124538165                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72534373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35430311                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13846625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           62615390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10266293625                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61765750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1955840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1955840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3381504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3381503                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10444800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10469376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3533                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3533                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10674687                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56099                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80258                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    167116800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167510016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    169957394                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18168617126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             43.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11754730                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          734                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14518466824                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9251327000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4696418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3522313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8218731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4696418                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3522313                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      8218731                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4696418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      8218731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3522313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     16437461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56460                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203916                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149223                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3522313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      8218731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11741044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3522313                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1348672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4870985                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3522313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11741044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1348672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      16612029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1658761                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1658753                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       960256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       960256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5210112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1778                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5238026                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    166723584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    167616144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3240689                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3240689    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3240689                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7721156290                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9254003000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    397753085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14089253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      9392835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    421235173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     14089253                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      4708743                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     18797996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    411842338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     18797996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      9392835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    440033169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    116916224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60817408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    177930240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68026368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106299392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    174325760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29229056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1900544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     31135744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17006592                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3321856                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20328448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      4696418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2792802961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1452758491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4250257870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1624960467                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2539196414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4164156882                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      4696418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4417763429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3991954905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8414414752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       632112                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       681264                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       158028                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       159564                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15099395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1174104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     16273500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      5870522                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      4696418                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     10566939                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     20969917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      5870522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     26840439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     18203204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      4696418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     22899622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      4696418                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      9392835                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     14089253                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     22899622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      9392835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      4696418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     36988874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       780416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       784000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       780416                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       780416                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12194                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18641965                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        85612                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18727576                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18641965                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18641965                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18641965                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        85612                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18727576                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    105906176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         253440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          106413200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       183232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60817408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61639616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1654784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1662713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       950272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             963119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      4696418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        12326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2529803579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1348672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6053976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2541914971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4376902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14089253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1174104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1452758491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1472398750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4376902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      4696418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     14101578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1174104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3982562070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1348672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6053976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4014313721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2604146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000169403750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2983511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1026054                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1662721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     963119                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1662721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   963119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    942                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             60189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             60190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             60212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            60163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            60190                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54021366440                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8308890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97643038940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32508.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58758.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2207                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1550203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  896309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1662718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               963119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1463940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 166367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 158808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.704035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.721797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.375193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4161      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3990      2.24%      4.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3205      1.80%      6.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2558      1.43%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3094      1.73%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2581      1.45%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2818      1.58%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2787      1.56%     14.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153199     85.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178393                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1158.036934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    965.968204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           499     34.77%     34.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.14%     34.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.21%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     35.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     35.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.28%     35.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          287     20.00%     55.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     55.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.14%     55.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     55.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.49%     56.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          575     40.07%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.07%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.14%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           46      3.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     671.167944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    248.092199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.050252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            475     33.10%     33.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      0.70%     33.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.49%     34.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.28%     34.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.28%     34.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.14%     34.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.07%     35.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.07%     35.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.28%     35.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     35.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.07%     35.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           32      2.23%     37.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          893     62.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              106353792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61640064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               106413712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61639616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2540.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1472.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2541.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1472.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41863445125                       # Total gap between requests
system.mem_ctrls.avgGap                      15942.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    105847936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       253440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       184832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        48000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60817408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 4647496.519856739789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 12325.802858995054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2528412387.921561241150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1359373.622286221944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6053975.729813384824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4415121.693863903172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14089252.607565695420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1146586.312464656075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1452758491.091218233109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         3072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1654784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2863                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       950272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    269859215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       832965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  97045551740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    168715160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    158079860                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16741735900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6739759720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma    337065785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 794935214330                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     87844.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69413.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58645.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    188930.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39919.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5847619.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    731310.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    438887.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    836534.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88026033.149996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61438893.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3022395112.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1338504358.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     400773340.799922                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     834016022.212476                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     208748770.500005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5953902531.262615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.222149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10566047160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2264640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29034468590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7240                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9583426.243094                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2546221.907784                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3620    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        70625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12466750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3620                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63594398250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  34692003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1335017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1335017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1335017                       # number of overall hits
system.cpu.icache.overall_hits::total         1335017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12194                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12194                       # number of overall misses
system.cpu.icache.overall_misses::total         12194                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    529736875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    529736875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    529736875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    529736875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1347211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1347211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1347211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1347211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.420453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.420453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.420453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.420453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12194                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    510836125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    510836125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    510836125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    510836125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.416352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.416352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.416352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.416352                       # average overall mshr miss latency
system.cpu.icache.replacements                  11984                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1335017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1335017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12194                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12194                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    529736875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    529736875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1347211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1347211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.420453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.420453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    510836125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    510836125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.416352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.416352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.347234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22396635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1804.579405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.347234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2706616                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2706616                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1184903                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1184903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1184903                       # number of overall hits
system.cpu.dcache.overall_hits::total         1184903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5217                       # number of overall misses
system.cpu.dcache.overall_misses::total          5217                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    376863375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    376863375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    376863375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    376863375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1190120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1190120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1190120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1190120                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72237.564692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72237.564692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72237.564692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72237.564692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2863                       # number of writebacks
system.cpu.dcache.writebacks::total              2863                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35966                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35966                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    290229500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    290229500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    290229500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    290229500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79061000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79061000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72268.301793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72268.301793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72268.301793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72268.301793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.214981                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.214981                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       742814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          742814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    201971125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    201971125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       745532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       745532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74308.728845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74308.728845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3647                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3647                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197314750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197314750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79061000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79061000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72783.013648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72783.013648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21678.365780                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21678.365780                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       442089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         442089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    174892250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    174892250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       444588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       444588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69984.893958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69984.893958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92914750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92914750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71199.042146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71199.042146                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1191420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            263.064694                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4764497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4764497                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98286401250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
