//jk flip flop
module last(input reset, clk, j, k,output reg q);
always@(posedge clk, negedge reset)
if (~reset)
	q <= 0;
else
	case({j,k})
		2'b00 : q <= q;
		2'b01 : q <= 0;
		2'b10 : q <= 1;
		2'b11 : q <= !q;
	endcase
endmodule
