#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 11 12:47:18 2025
# Process ID: 15464
# Current directory: C:/Travail/S4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13720 C:\Travail\S4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/Travail/S4InfoAtelier4/vivado.log
# Journal file: C:/Travail/S4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Travail/S4InfoAtelier4/s4InfoAtelier4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1095.520 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}
Reading block design file <C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Successfully read diagram <atelier4> from block design file <C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.828 ; gain = 172.309
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: atelier4_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.680 ; gain = 246.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atelier4_wrapper' [C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'atelier4' declared at 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:14' bound to instance 'atelier4_i' of component 'atelier4' [C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'atelier4' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-3491] module 'atelier4_axi_vdma_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'atelier4_axi_vdma_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:951]
INFO: [Synth 8-638] synthesizing module 'atelier4_axi_vdma_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_axi_vdma_0_0_stub.vhdl:78]
INFO: [Synth 8-3491] module 'atelier4_clk_wiz_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'atelier4_clk_wiz_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'atelier4_clk_wiz_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'atelier4_mycolorRegister_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:5' bound to instance 'mycolorRegister_0' of component 'atelier4_mycolorRegister_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'atelier4_mycolorRegister_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_mycolorRegister_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'atelier4_pixelDataToVideoStre_0_3' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:5' bound to instance 'pixelDataToVideoStre_0' of component 'atelier4_pixelDataToVideoStre_0_3' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1054]
INFO: [Synth 8-638] synthesizing module 'atelier4_pixelDataToVideoStre_0_3' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_pixelDataToVideoStre_0_3_stub.vhdl:45]
INFO: [Synth 8-3491] module 'atelier4_proc_sys_reset_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'atelier4_proc_sys_reset_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'atelier4_proc_sys_reset_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_processing_system7_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'atelier4_processing_system7_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'atelier4_processing_system7_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_processing_system7_0_0_stub.vhdl:121]
INFO: [Synth 8-3491] module 'atelier4_rgb2dvi_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'atelier4_rgb2dvi_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'atelier4_rgb2dvi_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_rgb2dvi_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'atelier4_smartconnect_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_smartconnect_0_0_stub.vhdl:128]
INFO: [Synth 8-3491] module 'atelier4_smartconnect_0_1' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_smartconnect_0_1_stub.vhdl:5' bound to instance 'smartconnect_1' of component 'atelier4_smartconnect_0_1' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'atelier4_smartconnect_0_1' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_smartconnect_0_1_stub.vhdl:80]
INFO: [Synth 8-3491] module 'atelier4_testPatternGen2_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:5' bound to instance 'testPatternGen2_0' of component 'atelier4_testPatternGen2_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'atelier4_testPatternGen2_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_testPatternGen2_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'atelier4_v_axi4s_vid_out_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'atelier4_v_axi4s_vid_out_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1433]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_axi4s_vid_out_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'atelier4_v_proc_ss_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:5' bound to instance 'v_proc_ss_0' of component 'atelier4_v_proc_ss_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1466]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_proc_ss_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_proc_ss_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'atelier4_v_tc_0_0' declared at 'C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'atelier4_v_tc_0_0' [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:1510]
INFO: [Synth 8-638] synthesizing module 'atelier4_v_tc_0_0' [C:/Travail/S4InfoAtelier4/.Xil/Vivado-15464-Ordi_de_Mari/realtime/atelier4_v_tc_0_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'atelier4' (1#1) [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'atelier4_wrapper' (2#1) [C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/atelier4_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.121 ; gain = 309.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.121 ; gain = 309.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.121 ; gain = 309.148
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.dcp' for cell 'atelier4_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.dcp' for cell 'atelier4_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.dcp' for cell 'atelier4_i/mycolorRegister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.dcp' for cell 'atelier4_i/pixelDataToVideoStre_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.dcp' for cell 'atelier4_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.dcp' for cell 'atelier4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.dcp' for cell 'atelier4_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.dcp' for cell 'atelier4_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.dcp' for cell 'atelier4_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.dcp' for cell 'atelier4_i/testPatternGen2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.dcp' for cell 'atelier4_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.dcp' for cell 'atelier4_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_7/bd_0837_axis_fifo_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/hsc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0837_input_size_set_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/input_size_set'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_0/bd_0837_smartconnect_0_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.dcp' for cell 'atelier4_i/v_proc_ss_0/U0/vsc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.846 . Memory (MB): peak = 2100.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 845 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0_board.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc] for cell 'atelier4_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0_board.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xdc] for cell 'atelier4_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc] for cell 'atelier4_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_1/bd_de31_psr0_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_2/bd_de31_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/ip/ip_3/bd_de31_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_1/bd_1ef0_psr0_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_2/bd_1ef0_psr_aclk_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0_board.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/ip/ip_3/bd_1ef0_psr_aclk1_0.xdc] for cell 'atelier4_i/smartconnect_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/ip/ip_1/bd_0cc7_psr_aclk_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_4/bd_0837_rst_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0_board.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0837_reset_sel_axis_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/reset_sel_axis/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Finished Parsing XDC File [C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/constrs_1/imports/new/atelier4Constraints.xdc]
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0_clocks.xdc] for cell 'atelier4_i/axi_vdma_0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'atelier4_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'atelier4_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/vsc/inst'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0837_hsc_0.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/hsc/inst'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0837_axis_register_slice_0_0_clocks.xdc] for cell 'atelier4_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Travail/S4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0_clocks.xdc] for cell 'atelier4_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/atelier4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/atelier4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2433.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances
  RAM64X1S => RAM64X1S (RAMS64E): 192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2599.762 ; gain = 841.789
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2599.762 ; gain = 1128.344
