{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 1760.0000"
  ],
  "cts__clock__skew__hold": 224.5088,
  "cts__clock__skew__hold__post_repair": 224.3987,
  "cts__clock__skew__hold__pre_repair": 224.3987,
  "cts__clock__skew__setup": 224.6624,
  "cts__clock__skew__setup__post_repair": 224.5564,
  "cts__clock__skew__setup__pre_repair": 224.5564,
  "cts__design__instance__area": 2384.8506,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 2382.4158,
  "cts__design__instance__area__pre_repair": 2382.4158,
  "cts__design__instance__area__stdcell": 2384.8506,
  "cts__design__instance__area__stdcell__post_repair": 2382.4158,
  "cts__design__instance__area__stdcell__pre_repair": 2382.4158,
  "cts__design__instance__count": 19728,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 19698,
  "cts__design__instance__count__pre_repair": 19698,
  "cts__design__instance__count__setup_buffer": 30.0,
  "cts__design__instance__count__stdcell": 19728,
  "cts__design__instance__count__stdcell__post_repair": 19698,
  "cts__design__instance__count__stdcell__pre_repair": 19698,
  "cts__design__instance__displacement__max": 0.702,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 16.916,
  "cts__design__instance__utilization": 0.4252,
  "cts__design__instance__utilization__post_repair": 0.4247,
  "cts__design__instance__utilization__pre_repair": 0.4247,
  "cts__design__instance__utilization__stdcell": 0.4252,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4247,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4247,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0079,
  "cts__power__internal__total__post_repair": 0.0079,
  "cts__power__internal__total__pre_repair": 0.0079,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0089,
  "cts__power__switching__total__post_repair": 0.0089,
  "cts__power__switching__total__pre_repair": 0.0089,
  "cts__power__total": 0.0168,
  "cts__power__total__post_repair": 0.0168,
  "cts__power__total__pre_repair": 0.0168,
  "cts__route__wirelength__estimated": 69426.36,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0255,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0225,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0225,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 18,
  "cts__timing__drv__max_slew__post_repair": 6,
  "cts__timing__drv__max_slew__pre_repair": 6,
  "cts__timing__drv__max_slew_limit": -0.0079,
  "cts__timing__drv__max_slew_limit__post_repair": -0.001,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.001,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -0.01,
  "cts__timing__setup__tns__post_repair": -7644.96,
  "cts__timing__setup__tns__pre_repair": -7644.96,
  "cts__timing__setup__ws": 9.4,
  "cts__timing__setup__ws__post_repair": -91.07,
  "cts__timing__setup__ws__pre_repair": -91.07,
  "detailedplace__cpu__total": 14.14,
  "detailedplace__design__instance__area": 2373.4346,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 2373.4346,
  "detailedplace__design__instance__count": 19610,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 19610,
  "detailedplace__design__instance__displacement__max": 3.21,
  "detailedplace__design__instance__displacement__mean": 0.25,
  "detailedplace__design__instance__displacement__total": 4906.687,
  "detailedplace__design__instance__utilization": 0.4231,
  "detailedplace__design__instance__utilization__stdcell": 0.4231,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 262576.0,
  "detailedplace__power__internal__total": 0.0078,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0085,
  "detailedplace__power__total": 0.0164,
  "detailedplace__route__wirelength__estimated": 67599.815,
  "detailedplace__runtime__total": "0:14.28",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0225,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 6,
  "detailedplace__timing__drv__max_slew_limit": -0.001,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 47.24,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 14099,
  "detailedroute__route__drc_errors__iter:10": 8,
  "detailedroute__route__drc_errors__iter:11": 8,
  "detailedroute__route__drc_errors__iter:12": 4,
  "detailedroute__route__drc_errors__iter:13": 4,
  "detailedroute__route__drc_errors__iter:14": 3,
  "detailedroute__route__drc_errors__iter:15": 2,
  "detailedroute__route__drc_errors__iter:16": 2,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 21,
  "detailedroute__route__drc_errors__iter:19": 8,
  "detailedroute__route__drc_errors__iter:2": 6662,
  "detailedroute__route__drc_errors__iter:20": 0,
  "detailedroute__route__drc_errors__iter:3": 6425,
  "detailedroute__route__drc_errors__iter:4": 237,
  "detailedroute__route__drc_errors__iter:5": 67,
  "detailedroute__route__drc_errors__iter:6": 40,
  "detailedroute__route__drc_errors__iter:7": 30,
  "detailedroute__route__drc_errors__iter:8": 11,
  "detailedroute__route__drc_errors__iter:9": 9,
  "detailedroute__route__net": 19725,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 189531,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 189531,
  "detailedroute__route__wirelength": 95741,
  "detailedroute__route__wirelength__iter:1": 96359,
  "detailedroute__route__wirelength__iter:10": 95739,
  "detailedroute__route__wirelength__iter:11": 95739,
  "detailedroute__route__wirelength__iter:12": 95740,
  "detailedroute__route__wirelength__iter:13": 95738,
  "detailedroute__route__wirelength__iter:14": 95739,
  "detailedroute__route__wirelength__iter:15": 95740,
  "detailedroute__route__wirelength__iter:16": 95740,
  "detailedroute__route__wirelength__iter:17": 95741,
  "detailedroute__route__wirelength__iter:18": 95741,
  "detailedroute__route__wirelength__iter:19": 95741,
  "detailedroute__route__wirelength__iter:2": 95933,
  "detailedroute__route__wirelength__iter:20": 95741,
  "detailedroute__route__wirelength__iter:3": 95727,
  "detailedroute__route__wirelength__iter:4": 95741,
  "detailedroute__route__wirelength__iter:5": 95736,
  "detailedroute__route__wirelength__iter:6": 95733,
  "detailedroute__route__wirelength__iter:7": 95735,
  "detailedroute__route__wirelength__iter:8": 95737,
  "detailedroute__route__wirelength__iter:9": 95740,
  "finish__clock__skew__hold": 220.7795,
  "finish__clock__skew__setup": 221.2556,
  "finish__cpu__total": 80.58,
  "finish__design__instance__area": 2384.8506,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2384.8506,
  "finish__design__instance__count": 19728,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 19728,
  "finish__design__instance__utilization": 0.4252,
  "finish__design__instance__utilization__stdcell": 0.4252,
  "finish__design__io": 264,
  "finish__mem__peak": 1149388.0,
  "finish__power__internal__total": 0.0079,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0092,
  "finish__power__total": 0.0171,
  "finish__runtime__total": "1:21.33",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0111,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.0568,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -18.45,
  "finish__timing__setup__ws": -18.45,
  "finish__timing__wns_percent_delay": -1.293704,
  "floorplan__cpu__total": 2.0,
  "floorplan__design__instance__area": 2135.3867,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 2135.3867,
  "floorplan__design__instance__count": 16672,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 16672,
  "floorplan__design__instance__utilization": 0.3807,
  "floorplan__design__instance__utilization__stdcell": 0.3807,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 188316.0,
  "floorplan__power__internal__total": 0.0087,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.006,
  "floorplan__power__total": 0.0147,
  "floorplan__runtime__total": "0:02.11",
  "floorplan__timing__setup__tns": -7056543.0,
  "floorplan__timing__setup__ws": -3014.1499,
  "globalplace__design__instance__area": 2159.677,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 2159.677,
  "globalplace__design__instance__count": 17505,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 17505,
  "globalplace__design__instance__utilization": 0.385,
  "globalplace__design__instance__utilization__stdcell": 0.385,
  "globalplace__design__io": 264,
  "globalplace__power__internal__total": 0.0096,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0082,
  "globalplace__power__total": 0.0177,
  "globalplace__timing__setup__tns": -12755790.0,
  "globalplace__timing__setup__ws": -5605.8101,
  "globalroute__clock__skew__hold": 225.2218,
  "globalroute__clock__skew__setup": 225.3846,
  "globalroute__design__instance__area": 2384.8506,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2384.8506,
  "globalroute__design__instance__count": 19728,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 19728,
  "globalroute__design__instance__utilization": 0.4252,
  "globalroute__design__instance__utilization__stdcell": 0.4252,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0079,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0093,
  "globalroute__power__total": 0.0173,
  "globalroute__timing__clock__slack": -38.547,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0323,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 58,
  "globalroute__timing__drv__max_slew_limit": -0.0519,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -1703.92,
  "globalroute__timing__setup__ws": -38.55,
  "placeopt__cpu__total": 29.44,
  "placeopt__design__instance__area": 2373.4346,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 2159.677,
  "placeopt__design__instance__area__stdcell": 2373.4346,
  "placeopt__design__instance__area__stdcell__pre_opt": 2159.677,
  "placeopt__design__instance__count": 19610,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 17505,
  "placeopt__design__instance__count__stdcell": 19610,
  "placeopt__design__instance__count__stdcell__pre_opt": 17505,
  "placeopt__design__instance__utilization": 0.4231,
  "placeopt__design__instance__utilization__pre_opt": 0.385,
  "placeopt__design__instance__utilization__stdcell": 0.4231,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.385,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 269908.0,
  "placeopt__power__internal__total": 0.0074,
  "placeopt__power__internal__total__pre_opt": 0.0095,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.008,
  "placeopt__power__switching__total__pre_opt": 0.0082,
  "placeopt__power__total": 0.0154,
  "placeopt__power__total__pre_opt": 0.0176,
  "placeopt__runtime__total": "0:29.64",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0305,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0034,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -1.03,
  "placeopt__timing__setup__tns__pre_opt": -12755790.0,
  "placeopt__timing__setup__ws": 48.77,
  "placeopt__timing__setup__ws__pre_opt": -5605.8101,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-10-02 16:00",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__scripts_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__uuid": "ee239522-408e-422f-af24-0fd1a8f1346a",
  "run__flow__variant": "base",
  "synth__cpu__total": 130.99,
  "synth__design__instance__area__stdcell": 2254.59288,
  "synth__design__instance__count__stdcell": 18303.0,
  "synth__mem__peak": 231304.0,
  "synth__runtime__total": "2:13.07",
  "total_time": "0:04:20.430000"
}