Timing Analyzer report for USERHW_NIOS
Wed Oct 26 21:09:06 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'CLK'
 13. Slow 1200mV 100C Model Hold: 'CLK'
 14. Slow 1200mV 100C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'CLK'
 22. Slow 1200mV -40C Model Hold: 'CLK'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'CLK'
 30. Fast 1200mV -40C Model Hold: 'CLK'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 100c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; USERHW_NIOS                                         ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 243.19 MHz ; 243.19 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -3.112 ; -813.594            ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.372 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -913.890                          ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.112 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.425      ;
; -3.112 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.425      ;
; -3.112 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.425      ;
; -3.110 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.280      ; 4.429      ;
; -3.098 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.407      ;
; -3.098 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.407      ;
; -3.098 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.407      ;
; -3.096 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.276      ; 4.411      ;
; -3.065 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.378      ;
; -3.065 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.378      ;
; -3.065 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.378      ;
; -3.063 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.280      ; 4.382      ;
; -3.060 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.378      ;
; -3.060 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.378      ;
; -3.060 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.378      ;
; -3.058 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.285      ; 4.382      ;
; -3.051 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.360      ;
; -3.051 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.360      ;
; -3.051 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.360      ;
; -3.049 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.276      ; 4.364      ;
; -3.046 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.363      ;
; -3.046 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.363      ;
; -3.046 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.363      ;
; -3.044 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.284      ; 4.367      ;
; -3.013 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.331      ;
; -3.013 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.331      ;
; -3.013 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.331      ;
; -3.011 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.285      ; 4.335      ;
; -2.999 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.316      ;
; -2.999 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.316      ;
; -2.999 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.316      ;
; -2.997 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.284      ; 4.320      ;
; -2.987 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.290      ;
; -2.987 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.290      ;
; -2.987 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.290      ;
; -2.985 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.294      ;
; -2.959 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.272      ;
; -2.959 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.272      ;
; -2.959 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.272      ;
; -2.957 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.280      ; 4.276      ;
; -2.950 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.257      ;
; -2.950 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.257      ;
; -2.950 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.257      ;
; -2.948 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.261      ;
; -2.945 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.254      ;
; -2.945 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.254      ;
; -2.945 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.254      ;
; -2.943 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.276      ; 4.258      ;
; -2.940 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.243      ;
; -2.940 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.243      ;
; -2.940 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.243      ;
; -2.938 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.247      ;
; -2.920 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.216      ;
; -2.920 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.216      ;
; -2.920 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.216      ;
; -2.918 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.263      ; 4.220      ;
; -2.907 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.225      ;
; -2.907 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.225      ;
; -2.907 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.279      ; 4.225      ;
; -2.905 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.285      ; 4.229      ;
; -2.904 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.202      ;
; -2.904 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.202      ;
; -2.904 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.202      ;
; -2.903 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.210      ;
; -2.903 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.210      ;
; -2.903 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.268      ; 4.210      ;
; -2.902 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.206      ;
; -2.901 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.274      ; 4.214      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.210      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.210      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.278      ; 4.210      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.256      ; 4.188      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.256      ; 4.188      ;
; -2.893 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.256      ; 4.188      ;
; -2.891 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.284      ; 4.214      ;
; -2.891 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.262      ; 4.192      ;
; -2.877 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.261      ; 4.177      ;
; -2.877 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.261      ; 4.177      ;
; -2.877 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.261      ; 4.177      ;
; -2.875 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.267      ; 4.181      ;
; -2.873 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.169      ;
; -2.873 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.169      ;
; -2.873 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.169      ;
; -2.873 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.176      ;
; -2.873 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.176      ;
; -2.873 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 4.176      ;
; -2.871 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.263      ; 4.173      ;
; -2.871 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.180      ;
; -2.869 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.287      ; 4.195      ;
; -2.869 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.287      ; 4.195      ;
; -2.869 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.287      ; 4.195      ;
; -2.867 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.293      ; 4.199      ;
; -2.857 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.155      ;
; -2.857 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.155      ;
; -2.857 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.259      ; 4.155      ;
; -2.855 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.265      ; 4.159      ;
; -2.852 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a28~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.161      ;
; -2.852 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a28~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.161      ;
; -2.852 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.161      ;
; -2.850 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a28~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.276      ; 4.165      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; REG_32BIT:REG32_1|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.434      ; 1.029      ;
; 0.373 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.024      ;
; 0.377 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.028      ;
; 0.406 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.057      ;
; 0.416 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.067      ;
; 0.421 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.071      ;
; 0.442 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[1]             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.698      ;
; 0.445 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[0]             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.701      ;
; 0.446 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.097      ;
; 0.451 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.095      ;
; 0.455 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.105      ;
; 0.457 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.104      ;
; 0.459 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.430      ; 1.112      ;
; 0.466 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.113      ;
; 0.467 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.114      ;
; 0.468 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.112      ;
; 0.476 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.121      ;
; 0.480 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.127      ;
; 0.481 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.132      ;
; 0.482 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.127      ;
; 0.484 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.128      ;
; 0.493 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.138      ;
; 0.613 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[2]             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.869      ;
; 0.626 ; REG_32BIT:REG32_0|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a2~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.284      ;
; 0.628 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.278      ;
; 0.648 ; REG_32BIT:REG32_2|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|rden_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.904      ;
; 0.651 ; REG_32BIT:REG32_2|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.907      ;
; 0.668 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.322      ;
; 0.678 ; REG_32BIT:REG32_0|READDATA[15]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2]                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.934      ;
; 0.680 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.330      ;
; 0.703 ; REG_32BIT:REG32_0|READDATA[10]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.357      ;
; 0.705 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.353      ;
; 0.709 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.363      ;
; 0.711 ; REG_32BIT:REG32_1|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a53~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.363      ;
; 0.711 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.357      ;
; 0.713 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.363      ;
; 0.714 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.369      ;
; 0.717 ; REG_32BIT:REG32_1|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.377      ;
; 0.717 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.371      ;
; 0.724 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.371      ;
; 0.726 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.380      ;
; 0.726 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.380      ;
; 0.728 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.391      ;
; 0.730 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.381      ;
; 0.730 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.446      ; 1.399      ;
; 0.732 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.387      ;
; 0.732 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.386      ;
; 0.734 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.382      ;
; 0.735 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.398      ;
; 0.737 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.391      ;
; 0.737 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.388      ;
; 0.738 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.390      ;
; 0.738 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.385      ;
; 0.740 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.387      ;
; 0.741 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.393      ;
; 0.742 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.388      ;
; 0.746 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.397      ;
; 0.746 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.398      ;
; 0.747 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.401      ;
; 0.749 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.442      ; 1.414      ;
; 0.749 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.409      ;
; 0.750 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.400      ;
; 0.752 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.406      ;
; 0.754 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.401      ;
; 0.757 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.411      ;
; 0.763 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.415      ;
; 0.763 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.423      ;
; 0.763 ; REG_32BIT:REG32_1|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.413      ;
; 0.765 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.415      ;
; 0.765 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.419      ;
; 0.765 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.412      ;
; 0.768 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.423      ;
; 0.770 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.431      ; 1.424      ;
; 0.772 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.424      ;
; 0.772 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.435      ;
; 0.773 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.428      ; 1.424      ;
; 0.773 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.419      ;
; 0.773 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.433      ;
; 0.775 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.422      ;
; 0.777 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.432      ;
; 0.778 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.425      ;
; 0.779 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.427      ;
; 0.779 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a30~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.442      ;
; 0.782 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a38~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.443      ;
; 0.783 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.446      ;
; 0.785 ; REG_32BIT:REG32_2|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_re_reg       ; CLK          ; CLK         ; 0.000        ; 0.455      ; 1.463      ;
; 0.788 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.433      ;
; 0.788 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.448      ;
; 0.788 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.443      ;
; 0.789 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a50~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.453      ;
; 0.790 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.450      ;
; 0.792 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.439      ;
; 0.792 ; REG_32BIT:REG32_0|READDATA[14]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1]                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.048      ;
; 0.792 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.452      ;
; 0.792 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.452      ;
; 0.792 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.437      ; 1.452      ;
; 0.802 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a53~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.448      ;
; 0.802 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.436      ; 1.461      ;
; 0.803 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.466      ;
; 0.805 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.432      ; 1.460      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 275.79 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -2.626 ; -673.059            ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.367 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -894.370                          ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.626 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.883      ;
; -2.626 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.883      ;
; -2.626 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.883      ;
; -2.625 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.234      ; 3.887      ;
; -2.610 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.864      ;
; -2.610 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.864      ;
; -2.610 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.864      ;
; -2.609 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.868      ;
; -2.599 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.860      ;
; -2.599 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.860      ;
; -2.599 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.860      ;
; -2.598 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.238      ; 3.864      ;
; -2.595 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.852      ;
; -2.595 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.852      ;
; -2.595 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.852      ;
; -2.594 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.234      ; 3.856      ;
; -2.579 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.833      ;
; -2.579 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.833      ;
; -2.579 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.833      ;
; -2.578 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.837      ;
; -2.568 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.829      ;
; -2.568 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.829      ;
; -2.568 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.829      ;
; -2.567 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.238      ; 3.833      ;
; -2.547 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.804      ;
; -2.547 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.804      ;
; -2.547 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 3.804      ;
; -2.546 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.234      ; 3.808      ;
; -2.531 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.785      ;
; -2.531 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.785      ;
; -2.531 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.785      ;
; -2.530 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.789      ;
; -2.520 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.781      ;
; -2.520 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.781      ;
; -2.520 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.233      ; 3.781      ;
; -2.519 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.238      ; 3.785      ;
; -2.491 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.750      ;
; -2.491 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.750      ;
; -2.491 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.750      ;
; -2.490 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.236      ; 3.754      ;
; -2.476 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.722      ;
; -2.476 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.722      ;
; -2.476 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.722      ;
; -2.475 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.726      ;
; -2.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.719      ;
; -2.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.719      ;
; -2.460 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.719      ;
; -2.459 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.236      ; 3.723      ;
; -2.445 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.691      ;
; -2.445 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.691      ;
; -2.445 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.691      ;
; -2.444 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.695      ;
; -2.436 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.677      ;
; -2.436 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.677      ;
; -2.436 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.677      ;
; -2.435 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.675      ;
; -2.435 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.675      ;
; -2.435 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.675      ;
; -2.435 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.681      ;
; -2.434 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.217      ; 3.679      ;
; -2.433 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.682      ;
; -2.433 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.682      ;
; -2.433 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.682      ;
; -2.432 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.686      ;
; -2.429 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.666      ;
; -2.429 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.666      ;
; -2.429 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.666      ;
; -2.428 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.670      ;
; -2.412 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.671      ;
; -2.412 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.671      ;
; -2.412 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.671      ;
; -2.411 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.236      ; 3.675      ;
; -2.405 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.646      ;
; -2.405 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.646      ;
; -2.405 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.213      ; 3.646      ;
; -2.404 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.644      ;
; -2.404 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.650      ;
; -2.404 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.644      ;
; -2.404 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.644      ;
; -2.403 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.217      ; 3.648      ;
; -2.402 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.651      ;
; -2.402 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.651      ;
; -2.402 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.651      ;
; -2.401 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.226      ; 3.655      ;
; -2.401 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.237      ; 3.666      ;
; -2.401 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.237      ; 3.666      ;
; -2.401 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.237      ; 3.666      ;
; -2.400 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.242      ; 3.670      ;
; -2.398 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.635      ;
; -2.398 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.635      ;
; -2.398 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.209      ; 3.635      ;
; -2.398 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.642      ;
; -2.398 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.642      ;
; -2.398 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.642      ;
; -2.397 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.639      ;
; -2.397 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.643      ;
; -2.397 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.643      ;
; -2.397 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.643      ;
; -2.397 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.221      ; 3.646      ;
; -2.396 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.647      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.367 ; REG_32BIT:REG32_1|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.372      ; 0.934      ;
; 0.378 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.940      ;
; 0.381 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.943      ;
; 0.397 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[1]             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.627      ;
; 0.400 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[0]             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.630      ;
; 0.406 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.968      ;
; 0.408 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.970      ;
; 0.418 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 0.980      ;
; 0.443 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.000      ;
; 0.443 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.371      ; 1.009      ;
; 0.445 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.005      ;
; 0.448 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.010      ;
; 0.450 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.012      ;
; 0.452 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.013      ;
; 0.456 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.013      ;
; 0.457 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.017      ;
; 0.465 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.024      ;
; 0.467 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.028      ;
; 0.468 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.030      ;
; 0.471 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.030      ;
; 0.474 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.031      ;
; 0.478 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.037      ;
; 0.544 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[2]             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.774      ;
; 0.573 ; REG_32BIT:REG32_2|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|rden_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.803      ;
; 0.573 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.135      ;
; 0.576 ; REG_32BIT:REG32_2|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.806      ;
; 0.597 ; REG_32BIT:REG32_0|READDATA[15]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.827      ;
; 0.599 ; REG_32BIT:REG32_0|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a2~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.370      ; 1.164      ;
; 0.612 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.174      ;
; 0.632 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.195      ;
; 0.652 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.212      ;
; 0.654 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.215      ;
; 0.659 ; REG_32BIT:REG32_1|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.373      ; 1.227      ;
; 0.661 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.224      ;
; 0.665 ; REG_32BIT:REG32_1|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a53~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.228      ;
; 0.665 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.227      ;
; 0.667 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.230      ;
; 0.668 ; REG_32BIT:REG32_0|READDATA[10]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.231      ;
; 0.672 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.235      ;
; 0.674 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.235      ;
; 0.679 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.360      ; 1.234      ;
; 0.680 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.243      ;
; 0.681 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.256      ;
; 0.684 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.242      ;
; 0.686 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.249      ;
; 0.686 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.248      ;
; 0.687 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.249      ;
; 0.687 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.247      ;
; 0.687 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.257      ;
; 0.688 ; REG_32BIT:REG32_2|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_re_reg       ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.274      ;
; 0.690 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.253      ;
; 0.690 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.360      ; 1.245      ;
; 0.692 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.255      ;
; 0.692 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.261      ;
; 0.695 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.255      ;
; 0.695 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.370      ; 1.260      ;
; 0.696 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.258      ;
; 0.697 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.259      ;
; 0.698 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.261      ;
; 0.698 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.268      ;
; 0.700 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.263      ;
; 0.704 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.262      ;
; 0.704 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.265      ;
; 0.705 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.378      ; 1.278      ;
; 0.707 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.268      ;
; 0.708 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.269      ;
; 0.708 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.271      ;
; 0.714 ; REG_32BIT:REG32_1|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.276      ;
; 0.715 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.366      ; 1.276      ;
; 0.716 ; REG_32BIT:REG32_0|READDATA[14]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.946      ;
; 0.718 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.280      ;
; 0.719 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.281      ;
; 0.723 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.283      ;
; 0.724 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.293      ;
; 0.725 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.287      ;
; 0.725 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.288      ;
; 0.727 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.287      ;
; 0.729 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.292      ;
; 0.730 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.367      ; 1.292      ;
; 0.730 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.299      ;
; 0.732 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.292      ;
; 0.736 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.360      ; 1.291      ;
; 0.737 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a30~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.377      ; 1.309      ;
; 0.738 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.301      ;
; 0.740 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.310      ;
; 0.740 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a38~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.310      ;
; 0.742 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.365      ; 1.302      ;
; 0.742 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a50~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.378      ; 1.315      ;
; 0.742 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.301      ;
; 0.743 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.368      ; 1.306      ;
; 0.745 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.314      ;
; 0.746 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.315      ;
; 0.746 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.315      ;
; 0.751 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.320      ;
; 0.752 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.321      ;
; 0.756 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.373      ; 1.324      ;
; 0.756 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.374      ; 1.325      ;
; 0.759 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.317      ;
; 0.760 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a53~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.363      ; 1.318      ;
; 0.761 ; REG_32BIT:REG32_0|READDATA[13]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[0]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.991      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -1.029 ; -213.392            ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.148 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -405.300                          ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'CLK'                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.029 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.157      ;
; -1.029 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.157      ;
; -1.029 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.157      ;
; -1.027 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.123      ; 2.158      ;
; -1.023 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.155      ;
; -1.023 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.155      ;
; -1.023 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.155      ;
; -1.021 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.156      ;
; -1.009 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.144      ;
; -1.009 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.144      ;
; -1.009 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.144      ;
; -1.007 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.145      ;
; -1.004 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.132      ;
; -1.004 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.132      ;
; -1.004 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.132      ;
; -1.002 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.123      ; 2.133      ;
; -0.998 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.130      ;
; -0.998 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.130      ;
; -0.998 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.130      ;
; -0.996 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.131      ;
; -0.984 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.119      ;
; -0.984 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.119      ;
; -0.984 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.119      ;
; -0.982 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.120      ;
; -0.972 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.106      ;
; -0.972 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.106      ;
; -0.972 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.106      ;
; -0.970 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.107      ;
; -0.969 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.097      ;
; -0.969 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.097      ;
; -0.969 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.097      ;
; -0.967 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a22~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.123      ; 2.098      ;
; -0.963 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.095      ;
; -0.963 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.095      ;
; -0.963 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.095      ;
; -0.961 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a31~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.096      ;
; -0.955 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.080      ;
; -0.955 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.080      ;
; -0.955 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.080      ;
; -0.953 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.081      ;
; -0.949 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.084      ;
; -0.949 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.084      ;
; -0.949 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.084      ;
; -0.948 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.067      ;
; -0.948 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.067      ;
; -0.948 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.067      ;
; -0.947 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a56~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.085      ;
; -0.947 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.081      ;
; -0.947 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.081      ;
; -0.947 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.081      ;
; -0.946 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.114      ; 2.068      ;
; -0.946 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.066      ;
; -0.946 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.066      ;
; -0.946 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.066      ;
; -0.945 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.082      ;
; -0.944 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.067      ;
; -0.937 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.055      ;
; -0.937 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.055      ;
; -0.937 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.055      ;
; -0.935 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.113      ; 2.056      ;
; -0.931 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.054      ;
; -0.931 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.054      ;
; -0.931 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.054      ;
; -0.930 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.055      ;
; -0.930 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.055      ;
; -0.930 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 2.055      ;
; -0.929 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.118      ; 2.055      ;
; -0.928 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a51~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.120      ; 2.056      ;
; -0.923 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.042      ;
; -0.923 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.042      ;
; -0.923 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.111      ; 2.042      ;
; -0.921 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.041      ;
; -0.921 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.041      ;
; -0.921 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a52~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.114      ; 2.043      ;
; -0.921 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.112      ; 2.041      ;
; -0.919 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a17~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.042      ;
; -0.915 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.121      ; 2.044      ;
; -0.915 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.121      ; 2.044      ;
; -0.915 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.121      ; 2.044      ;
; -0.914 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.132      ; 2.054      ;
; -0.914 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 2.054      ;
; -0.914 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.132      ; 2.054      ;
; -0.913 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a11~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.045      ;
; -0.912 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.030      ;
; -0.912 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.030      ;
; -0.912 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.110      ; 2.030      ;
; -0.912 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.046      ;
; -0.912 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.046      ;
; -0.912 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.126      ; 2.046      ;
; -0.912 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a63~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.135      ; 2.055      ;
; -0.910 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a25~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.113      ; 2.031      ;
; -0.910 ; REG_32BIT:REG32_2|READDATA[0]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a27~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.047      ;
; -0.906 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.029      ;
; -0.906 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.029      ;
; -0.906 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.115      ; 2.029      ;
; -0.904 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a19~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.118      ; 2.030      ;
; -0.898 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.119      ; 2.025      ;
; -0.898 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_re_reg       ; CLK          ; CLK         ; 1.000        ; 0.119      ; 2.025      ;
; -0.898 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.119      ; 2.025      ;
; -0.896 ; REG_32BIT:REG32_2|READDATA[1]                                                            ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a45~porta_datain_reg0  ; CLK          ; CLK         ; 1.000        ; 0.122      ; 2.026      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; REG_32BIT:REG32_1|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.463      ;
; 0.150 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.463      ;
; 0.152 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.465      ;
; 0.163 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.476      ;
; 0.170 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.484      ;
; 0.171 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.484      ;
; 0.175 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.490      ;
; 0.185 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[1]             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.302      ;
; 0.186 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.499      ;
; 0.186 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.499      ;
; 0.187 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[0]             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.304      ;
; 0.187 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.501      ;
; 0.189 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.502      ;
; 0.191 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.504      ;
; 0.192 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.503      ;
; 0.193 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.504      ;
; 0.196 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.206      ; 0.503      ;
; 0.203 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.512      ;
; 0.204 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.206      ; 0.511      ;
; 0.208 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.517      ;
; 0.211 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.520      ;
; 0.211 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.206      ; 0.518      ;
; 0.254 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.568      ;
; 0.257 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|out_address_reg_a[2]             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.374      ;
; 0.271 ; REG_32BIT:REG32_0|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a2~porta_address_reg0  ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.588      ;
; 0.274 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.588      ;
; 0.276 ; REG_32BIT:REG32_2|READDATA[1]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|rden_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.392      ;
; 0.277 ; REG_32BIT:REG32_2|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|wren_a_store                     ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.393      ;
; 0.285 ; REG_32BIT:REG32_0|READDATA[15]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[2]                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.402      ;
; 0.291 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.603      ;
; 0.291 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.604      ;
; 0.292 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.606      ;
; 0.293 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.607      ;
; 0.297 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.209      ; 0.607      ;
; 0.304 ; REG_32BIT:REG32_1|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.215      ; 0.620      ;
; 0.305 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.619      ;
; 0.305 ; REG_32BIT:REG32_0|READDATA[10]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.619      ;
; 0.306 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.619      ;
; 0.307 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.621      ;
; 0.308 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.629      ;
; 0.310 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.624      ;
; 0.310 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.623      ;
; 0.312 ; REG_32BIT:REG32_0|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.630      ;
; 0.313 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.627      ;
; 0.314 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.633      ;
; 0.314 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.626      ;
; 0.315 ; REG_32BIT:REG32_1|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.207      ; 0.623      ;
; 0.316 ; REG_32BIT:REG32_1|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a53~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.627      ;
; 0.316 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.629      ;
; 0.316 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.207      ; 0.624      ;
; 0.319 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.632      ;
; 0.319 ; REG_32BIT:REG32_0|READDATA[0]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.205      ; 0.625      ;
; 0.320 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.634      ;
; 0.323 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.635      ;
; 0.324 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.637      ;
; 0.324 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.205      ; 0.630      ;
; 0.324 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.209      ; 0.634      ;
; 0.325 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.639      ;
; 0.329 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a44~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.643      ;
; 0.330 ; REG_32BIT:REG32_0|READDATA[14]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|address_reg_a[1]                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.447      ;
; 0.331 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.650      ;
; 0.331 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.650      ;
; 0.331 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.644      ;
; 0.332 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.646      ;
; 0.332 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.645      ;
; 0.332 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.646      ;
; 0.332 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a46~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.645      ;
; 0.333 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.645      ;
; 0.333 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.207      ; 0.641      ;
; 0.334 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.648      ;
; 0.336 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.649      ;
; 0.337 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.650      ;
; 0.338 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.649      ;
; 0.338 ; REG_32BIT:REG32_1|READDATA[3]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a35~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.647      ;
; 0.339 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a16~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.653      ;
; 0.339 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.657      ;
; 0.340 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.658      ;
; 0.343 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.661      ;
; 0.345 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.656      ;
; 0.346 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.209      ; 0.656      ;
; 0.347 ; REG_32BIT:REG32_0|READDATA[7]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a39~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.205      ; 0.653      ;
; 0.347 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.661      ;
; 0.349 ; REG_32BIT:REG32_0|READDATA[12]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.663      ;
; 0.349 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.668      ;
; 0.349 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a30~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.666      ;
; 0.350 ; REG_32BIT:REG32_0|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.668      ;
; 0.351 ; REG_32BIT:REG32_0|READDATA[8]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.665      ;
; 0.351 ; REG_32BIT:REG32_1|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a38~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.215      ; 0.667      ;
; 0.352 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a41~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.210      ; 0.663      ;
; 0.353 ; REG_32BIT:REG32_0|READDATA[4]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a26~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.670      ;
; 0.353 ; REG_32BIT:REG32_1|READDATA[2]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a50~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.671      ;
; 0.354 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.663      ;
; 0.357 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a48~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.675      ;
; 0.357 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.675      ;
; 0.357 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.675      ;
; 0.357 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.676      ;
; 0.358 ; REG_32BIT:REG32_0|READDATA[11]                                                               ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a47~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.677      ;
; 0.362 ; REG_32BIT:REG32_0|READDATA[6]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.212      ; 0.675      ;
; 0.364 ; REG_32BIT:REG32_0|READDATA[9]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a40~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.213      ; 0.678      ;
; 0.365 ; REG_32BIT:REG32_0|READDATA[5]                                                                ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_81q3:auto_generated|ram_block1a55~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.208      ; 0.674      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.112   ; 0.148 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -3.112   ; 0.148 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -813.594 ; 0.0   ; 0.0      ; 0.0     ; -913.89             ;
;  CLK             ; -813.594 ; 0.000 ; N/A      ; N/A     ; -913.890            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; READDATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; READDATA[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; WRITEDATA[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; READ_EN                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CS                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITE_EN                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADD[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADD[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITEDATA[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; READDATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; READDATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; READDATA[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; READDATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; READDATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; READDATA[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; READDATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; READDATA[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; READDATA[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; READDATA[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 220   ; 220  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; ADD[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADD[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READ_EN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITE_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; READDATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; ADD[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADD[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READ_EN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITEDATA[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WRITE_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; READDATA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; READDATA[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Wed Oct 26 21:09:04 2022
Info: Command: quartus_sta USERHW_NIOS -c USERHW_NIOS
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'USERHW_NIOS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.112            -813.594 CLK 
Info (332146): Worst-case hold slack is 0.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.372               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -913.890 CLK 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.626            -673.059 CLK 
Info (332146): Worst-case hold slack is 0.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.367               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -894.370 CLK 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.029            -213.392 CLK 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -405.300 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Wed Oct 26 21:09:06 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


