0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.srcs/sim_1/imports/post_impl_files_for_reference/counter_tb.v,1648479411,verilog,,,,upcounter_testbench,,,,,,,,
C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.srcs/sources_1/imports/post_impl_files_for_reference/primitives.v,1648479411,verilog,,C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.srcs/sources_1/imports/post_impl_files_for_reference/up_counter_post_synthesis.v,,DFF;LUT_K;adder;dual_port_ram;fpga_interconnect;multiply;mux;single_port_ram,,,,,,,,
C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.srcs/sources_1/imports/post_impl_files_for_reference/up_counter_post_synthesis.v,1648479411,verilog,,C:/Users/musta/Documents/Vivado/Up_Counter/Up_Counter.srcs/sim_1/imports/post_impl_files_for_reference/counter_tb.v,,up_counter,,,,,,,,
