// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kp_502_7_kp_502_7,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-sbv484-2,HLS_INPUT_CLOCK=14.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.766000,HLS_SYN_LAT=67,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6074,HLS_SYN_LUT=4618,HLS_VERSION=2021_2}" *)

module kp_502_7 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        B_address0,
        B_ce0,
        B_q0,
        C_address0,
        C_ce0,
        C_q0,
        X1_address0,
        X1_ce0,
        X1_we0,
        X1_d0,
        X2_address0,
        X2_ce0,
        X2_we0,
        X2_d0,
        D_address0,
        D_ce0,
        D_we0,
        D_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] A_address0;
output   A_ce0;
input  [63:0] A_q0;
output  [2:0] B_address0;
output   B_ce0;
input  [63:0] B_q0;
output  [2:0] C_address0;
output   C_ce0;
input  [63:0] C_q0;
output  [2:0] X1_address0;
output   X1_ce0;
output   X1_we0;
output  [63:0] X1_d0;
output  [2:0] X2_address0;
output   X2_ce0;
output   X2_we0;
output  [63:0] X2_d0;
output  [2:0] D_address0;
output   D_ce0;
output   D_we0;
output  [63:0] D_d0;

reg ap_idle;
reg[2:0] A_address0;
reg A_ce0;
reg[2:0] B_address0;
reg B_ce0;
reg[2:0] C_address0;
reg C_ce0;
reg[2:0] X1_address0;
reg X1_ce0;
reg X1_we0;
reg[63:0] X1_d0;
reg[2:0] X2_address0;
reg X2_ce0;
reg X2_we0;
reg[63:0] X2_d0;
reg[2:0] D_address0;
reg D_ce0;
reg D_we0;
reg[63:0] D_d0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_state42_pp0_stage1_iter20;
wire    ap_block_state44_pp0_stage1_iter21;
wire    ap_block_state46_pp0_stage1_iter22;
wire    ap_block_state48_pp0_stage1_iter23;
wire    ap_block_state50_pp0_stage1_iter24;
wire    ap_block_state52_pp0_stage1_iter25;
wire    ap_block_state54_pp0_stage1_iter26;
wire    ap_block_state56_pp0_stage1_iter27;
wire    ap_block_state58_pp0_stage1_iter28;
wire    ap_block_state60_pp0_stage1_iter29;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_2_reg_498;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_277;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_state43_pp0_stage0_iter21;
wire    ap_block_state45_pp0_stage0_iter22;
wire    ap_block_state47_pp0_stage0_iter23;
wire    ap_block_state49_pp0_stage0_iter24;
wire    ap_block_state51_pp0_stage0_iter25;
wire    ap_block_state53_pp0_stage0_iter26;
wire    ap_block_state55_pp0_stage0_iter27;
wire    ap_block_state57_pp0_stage0_iter28;
wire    ap_block_state59_pp0_stage0_iter29;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] reg_281;
wire   [63:0] grp_fu_244_p2;
reg   [63:0] reg_285;
reg   [0:0] and_ln13_reg_660;
reg   [0:0] and_ln13_reg_660_pp0_iter27_reg;
reg   [0:0] and_ln18_reg_679;
reg   [0:0] and_ln18_reg_679_pp0_iter28_reg;
reg   [0:0] and_ln13_1_reg_683;
reg   [0:0] and_ln13_1_reg_683_pp0_iter28_reg;
reg   [0:0] and_ln18_1_reg_687;
reg   [0:0] and_ln18_1_reg_687_pp0_iter28_reg;
wire   [63:0] grp_fu_248_p2;
reg   [63:0] reg_289;
wire   [0:0] tmp_2_fu_301_p3;
wire   [63:0] zext_ln5_fu_309_p1;
reg   [63:0] zext_ln5_reg_502;
reg   [63:0] zext_ln5_reg_502_pp0_iter1_reg;
reg   [63:0] zext_ln5_reg_502_pp0_iter2_reg;
reg   [63:0] zext_ln5_reg_502_pp0_iter3_reg;
reg   [63:0] zext_ln5_reg_502_pp0_iter4_reg;
reg   [63:0] zext_ln5_reg_502_pp0_iter5_reg;
reg   [63:0] zext_ln5_reg_502_pp0_iter6_reg;
wire   [2:0] trunc_ln5_fu_315_p1;
reg   [2:0] trunc_ln5_reg_510;
reg   [63:0] B_load_reg_525;
reg   [63:0] B_load_reg_525_pp0_iter1_reg;
reg   [63:0] B_load_reg_525_pp0_iter2_reg;
reg   [63:0] B_load_reg_525_pp0_iter3_reg;
reg   [63:0] B_load_reg_525_pp0_iter4_reg;
reg   [63:0] B_load_reg_525_pp0_iter5_reg;
reg   [63:0] B_load_reg_525_pp0_iter6_reg;
reg   [63:0] B_load_reg_525_pp0_iter7_reg;
reg   [63:0] B_load_reg_525_pp0_iter8_reg;
wire   [63:0] zext_ln6_fu_335_p1;
reg   [63:0] zext_ln6_reg_531;
reg   [63:0] zext_ln6_reg_531_pp0_iter1_reg;
reg   [63:0] zext_ln6_reg_531_pp0_iter2_reg;
reg   [63:0] zext_ln6_reg_531_pp0_iter3_reg;
reg   [63:0] zext_ln6_reg_531_pp0_iter4_reg;
reg   [63:0] zext_ln6_reg_531_pp0_iter5_reg;
reg   [63:0] zext_ln6_reg_531_pp0_iter6_reg;
wire   [63:0] temp_B_fu_341_p1;
reg   [63:0] temp_B_reg_549;
reg   [63:0] temp_B_reg_549_pp0_iter2_reg;
reg   [63:0] temp_B_reg_549_pp0_iter3_reg;
reg   [63:0] temp_B_reg_549_pp0_iter4_reg;
reg   [63:0] temp_B_reg_549_pp0_iter5_reg;
reg   [63:0] temp_B_reg_549_pp0_iter6_reg;
reg   [63:0] temp_B_reg_549_pp0_iter7_reg;
reg   [63:0] temp_B_reg_549_pp0_iter8_reg;
reg   [63:0] temp_B_reg_549_pp0_iter9_reg;
reg   [63:0] temp_B_reg_549_pp0_iter10_reg;
reg   [63:0] temp_B_reg_549_pp0_iter11_reg;
reg   [63:0] temp_B_reg_549_pp0_iter12_reg;
reg   [63:0] temp_B_reg_549_pp0_iter13_reg;
reg   [63:0] temp_B_reg_549_pp0_iter14_reg;
reg   [63:0] temp_B_reg_549_pp0_iter15_reg;
reg   [63:0] temp_B_reg_549_pp0_iter16_reg;
wire   [63:0] temp_A_fu_346_p1;
reg   [63:0] temp_A_reg_556;
reg   [63:0] temp_A_reg_556_pp0_iter2_reg;
reg   [63:0] temp_A_reg_556_pp0_iter3_reg;
reg   [63:0] temp_A_reg_556_pp0_iter4_reg;
reg   [63:0] temp_A_reg_556_pp0_iter5_reg;
reg   [63:0] temp_A_reg_556_pp0_iter6_reg;
reg   [63:0] temp_A_reg_556_pp0_iter7_reg;
reg   [63:0] B_load_1_reg_562;
reg   [63:0] B_load_1_reg_562_pp0_iter2_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter3_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter4_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter5_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter6_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter7_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter8_reg;
reg   [63:0] B_load_1_reg_562_pp0_iter9_reg;
wire   [63:0] temp_B_1_fu_351_p1;
reg   [63:0] temp_B_1_reg_568;
reg   [63:0] temp_B_1_reg_568_pp0_iter2_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter3_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter4_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter5_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter6_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter7_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter8_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter9_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter10_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter11_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter12_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter13_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter14_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter15_reg;
reg   [63:0] temp_B_1_reg_568_pp0_iter16_reg;
wire   [63:0] temp_A_1_fu_356_p1;
reg   [63:0] temp_A_1_reg_575;
reg   [63:0] temp_A_1_reg_575_pp0_iter2_reg;
reg   [63:0] temp_A_1_reg_575_pp0_iter3_reg;
reg   [63:0] temp_A_1_reg_575_pp0_iter4_reg;
reg   [63:0] temp_A_1_reg_575_pp0_iter5_reg;
reg   [63:0] temp_A_1_reg_575_pp0_iter6_reg;
reg   [63:0] temp_A_1_reg_575_pp0_iter7_reg;
wire   [63:0] grp_fu_222_p2;
reg   [63:0] mul_reg_586;
reg   [63:0] mul_reg_586_pp0_iter3_reg;
reg   [63:0] mul_reg_586_pp0_iter4_reg;
wire   [63:0] grp_fu_226_p2;
reg   [63:0] mul3_reg_591;
wire   [63:0] bitcast_ln10_fu_361_p1;
reg   [63:0] mul_1_reg_606;
reg   [63:0] mul_1_reg_606_pp0_iter4_reg;
reg   [63:0] mul_1_reg_606_pp0_iter5_reg;
reg   [63:0] mul3_1_reg_611;
wire   [63:0] bitcast_ln10_2_fu_366_p1;
wire   [63:0] grp_fu_231_p2;
reg   [63:0] mul6_reg_621;
reg   [63:0] mul6_1_reg_626;
wire   [63:0] grp_fu_210_p2;
reg   [63:0] x_assign_reg_631;
reg   [63:0] x_assign_reg_631_pp0_iter7_reg;
wire   [0:0] or_ln13_fu_401_p2;
reg   [0:0] or_ln13_reg_638;
reg   [2:0] X1_addr_reg_643;
reg   [2:0] X1_addr_reg_643_pp0_iter8_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter9_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter10_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter11_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter12_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter13_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter14_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter15_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter16_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter17_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter18_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter19_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter20_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter21_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter22_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter23_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter24_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter25_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter26_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter27_reg;
reg   [2:0] X1_addr_reg_643_pp0_iter28_reg;
reg   [2:0] X2_addr_reg_648;
reg   [2:0] X2_addr_reg_648_pp0_iter8_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter9_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter10_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter11_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter12_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter13_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter14_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter15_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter16_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter17_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter18_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter19_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter20_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter21_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter22_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter23_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter24_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter25_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter26_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter27_reg;
reg   [2:0] X2_addr_reg_648_pp0_iter28_reg;
reg   [63:0] x_assign_1_reg_653;
reg   [63:0] x_assign_1_reg_653_pp0_iter8_reg;
wire   [0:0] grp_fu_267_p2;
reg   [0:0] and_ln13_reg_660_pp0_iter8_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter9_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter10_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter11_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter12_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter13_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter14_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter15_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter16_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter17_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter18_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter19_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter20_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter21_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter22_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter23_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter24_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter25_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter26_reg;
reg   [0:0] and_ln13_reg_660_pp0_iter28_reg;
wire   [0:0] or_ln13_1_fu_437_p2;
reg   [0:0] or_ln13_1_reg_664;
reg   [2:0] X1_addr_1_reg_669;
reg   [2:0] X1_addr_1_reg_669_pp0_iter8_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter9_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter10_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter11_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter12_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter13_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter14_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter15_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter16_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter17_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter18_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter19_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter20_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter21_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter22_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter23_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter24_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter25_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter26_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter27_reg;
reg   [2:0] X1_addr_1_reg_669_pp0_iter28_reg;
reg   [2:0] X2_addr_1_reg_674;
reg   [2:0] X2_addr_1_reg_674_pp0_iter8_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter9_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter10_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter11_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter12_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter13_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter14_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter15_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter16_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter17_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter18_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter19_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter20_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter21_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter22_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter23_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter24_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter25_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter26_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter27_reg;
reg   [2:0] X2_addr_1_reg_674_pp0_iter28_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter9_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter10_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter11_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter12_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter13_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter14_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter15_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter16_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter17_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter18_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter19_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter20_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter21_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter22_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter23_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter24_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter25_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter26_reg;
reg   [0:0] and_ln18_reg_679_pp0_iter27_reg;
wire   [0:0] grp_fu_272_p2;
reg   [0:0] and_ln13_1_reg_683_pp0_iter9_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter10_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter11_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter12_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter13_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter14_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter15_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter16_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter17_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter18_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter19_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter20_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter21_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter22_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter23_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter24_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter25_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter26_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter27_reg;
reg   [0:0] and_ln13_1_reg_683_pp0_iter29_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter9_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter10_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter11_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter12_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter13_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter14_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter15_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter16_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter17_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter18_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter19_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter20_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter21_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter22_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter23_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter24_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter25_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter26_reg;
reg   [0:0] and_ln18_1_reg_687_pp0_iter27_reg;
wire   [63:0] bitcast_ln20_2_fu_448_p1;
reg   [63:0] bitcast_ln20_2_reg_691;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter10_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter11_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter12_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter13_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter14_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter15_reg;
reg   [63:0] bitcast_ln20_2_reg_691_pp0_iter16_reg;
wire   [63:0] grp_fu_235_p2;
reg   [63:0] mul1_reg_697;
reg   [63:0] mul1_reg_697_pp0_iter10_reg;
reg   [63:0] mul1_reg_697_pp0_iter11_reg;
reg   [63:0] mul1_reg_697_pp0_iter12_reg;
reg   [63:0] mul1_reg_697_pp0_iter13_reg;
reg   [63:0] mul1_reg_697_pp0_iter14_reg;
reg   [63:0] mul1_reg_697_pp0_iter15_reg;
reg   [63:0] mul1_reg_697_pp0_iter16_reg;
reg   [63:0] mul1_reg_697_pp0_iter17_reg;
reg   [63:0] mul1_reg_697_pp0_iter18_reg;
wire   [63:0] bitcast_ln29_2_fu_457_p1;
reg   [63:0] bitcast_ln29_2_reg_704;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter10_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter11_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter12_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter13_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter14_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter15_reg;
reg   [63:0] bitcast_ln29_2_reg_704_pp0_iter16_reg;
reg   [63:0] mul33_1_reg_710;
reg   [63:0] mul33_1_reg_710_pp0_iter10_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter11_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter12_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter13_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter14_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter15_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter16_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter17_reg;
reg   [63:0] mul33_1_reg_710_pp0_iter18_reg;
wire   [63:0] grp_fu_262_p2;
reg   [63:0] temp_D_reg_717;
reg   [63:0] temp_D_1_reg_723;
wire   [63:0] grp_fu_214_p2;
reg   [63:0] sub_reg_729;
wire   [63:0] grp_fu_218_p2;
reg   [63:0] add_reg_734;
reg   [63:0] sub32_1_reg_739;
reg   [63:0] add_1_reg_744;
wire   [63:0] grp_fu_240_p2;
reg   [63:0] div_reg_749;
reg   [63:0] div_reg_749_pp0_iter20_reg;
reg   [63:0] div_reg_749_pp0_iter21_reg;
reg   [63:0] div_reg_749_pp0_iter22_reg;
reg   [63:0] div_reg_749_pp0_iter23_reg;
reg   [63:0] div_reg_749_pp0_iter24_reg;
reg   [63:0] div_reg_749_pp0_iter25_reg;
reg   [63:0] div_reg_749_pp0_iter26_reg;
reg   [63:0] div_reg_749_pp0_iter27_reg;
reg   [63:0] div_reg_749_pp0_iter28_reg;
reg   [63:0] div_1_reg_754;
reg   [63:0] div_1_reg_754_pp0_iter21_reg;
reg   [63:0] div_1_reg_754_pp0_iter22_reg;
reg   [63:0] div_1_reg_754_pp0_iter23_reg;
reg   [63:0] div_1_reg_754_pp0_iter24_reg;
reg   [63:0] div_1_reg_754_pp0_iter25_reg;
reg   [63:0] div_1_reg_754_pp0_iter26_reg;
reg   [63:0] div_1_reg_754_pp0_iter27_reg;
reg   [63:0] div_1_reg_754_pp0_iter28_reg;
reg   [63:0] div_1_reg_754_pp0_iter29_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
reg   [3:0] i_fu_82;
wire   [3:0] add_ln5_fu_319_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_1;
wire   [63:0] bitcast_ln10_1_fu_371_p1;
wire   [63:0] bitcast_ln10_3_fu_407_p1;
wire   [63:0] bitcast_ln29_fu_461_p1;
wire   [63:0] bitcast_ln20_fu_471_p1;
wire   [63:0] bitcast_ln29_1_fu_476_p1;
wire   [63:0] bitcast_ln20_1_fu_486_p1;
wire   [63:0] bitcast_ln30_fu_466_p1;
wire   [63:0] bitcast_ln30_1_fu_481_p1;
reg   [63:0] grp_fu_210_p0;
reg   [63:0] grp_fu_210_p1;
reg   [63:0] grp_fu_214_p0;
reg   [63:0] grp_fu_214_p1;
reg   [63:0] grp_fu_218_p0;
reg   [63:0] grp_fu_218_p1;
reg   [63:0] grp_fu_222_p0;
reg   [63:0] grp_fu_222_p1;
reg   [63:0] grp_fu_226_p0;
reg   [63:0] grp_fu_231_p0;
reg   [63:0] grp_fu_231_p1;
reg   [63:0] grp_fu_235_p0;
reg   [63:0] grp_fu_240_p0;
reg   [63:0] grp_fu_240_p1;
reg   [63:0] grp_fu_244_p0;
reg   [63:0] grp_fu_244_p1;
reg   [63:0] grp_fu_248_p0;
reg   [63:0] grp_fu_248_p1;
reg   [63:0] grp_fu_262_p1;
wire   [0:0] grp_fu_252_p2;
wire   [0:0] grp_fu_257_p2;
wire   [2:0] or_ln5_fu_330_p2;
wire   [10:0] tmp_fu_375_p4;
wire   [51:0] trunc_ln13_fu_385_p1;
wire   [0:0] icmp_ln13_1_fu_395_p2;
wire   [0:0] icmp_ln13_fu_389_p2;
wire   [10:0] tmp_4_fu_411_p4;
wire   [51:0] trunc_ln13_1_fu_421_p1;
wire   [0:0] icmp_ln13_3_fu_431_p2;
wire   [0:0] icmp_ln13_2_fu_425_p2;
wire   [63:0] xor_ln20_fu_443_p2;
wire   [63:0] xor_ln29_fu_452_p2;
reg   [4:0] grp_fu_252_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [4:0] grp_fu_257_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to29;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1282;
reg    ap_condition_914;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_210_p0),
    .din1(grp_fu_210_p1),
    .ce(1'b1),
    .dout(grp_fu_210_p2)
);

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_214_p0),
    .din1(grp_fu_214_p1),
    .ce(1'b1),
    .dout(grp_fu_214_p2)
);

kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_218_p0),
    .din1(grp_fu_218_p1),
    .ce(1'b1),
    .dout(grp_fu_218_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_222_p0),
    .din1(grp_fu_222_p1),
    .ce(1'b1),
    .dout(grp_fu_222_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_226_p0),
    .din1(64'd4616189618054758400),
    .ce(1'b1),
    .dout(grp_fu_226_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_231_p0),
    .din1(grp_fu_231_p1),
    .ce(1'b1),
    .dout(grp_fu_231_p2)
);

kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_235_p0),
    .din1(64'd4611686018427387904),
    .ce(1'b1),
    .dout(grp_fu_235_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_240_p0),
    .din1(grp_fu_240_p1),
    .ce(1'b1),
    .dout(grp_fu_240_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_244_p0),
    .din1(grp_fu_244_p1),
    .ce(1'b1),
    .dout(grp_fu_244_p2)
);

kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_21_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_248_p0),
    .din1(grp_fu_248_p1),
    .ce(1'b1),
    .dout(grp_fu_248_p2)
);

kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_assign_reg_631),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(grp_fu_252_opcode),
    .dout(grp_fu_252_p2)
);

kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_assign_1_reg_653),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(grp_fu_257_opcode),
    .dout(grp_fu_257_p2)
);

kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_17_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

kp_502_7_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter28_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_914)) begin
        if ((tmp_2_fu_301_p3 == 1'd0)) begin
            i_fu_82 <= add_ln5_fu_319_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_82 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_load_1_reg_562 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_load_1_reg_562_pp0_iter2_reg <= B_load_1_reg_562;
        B_load_1_reg_562_pp0_iter3_reg <= B_load_1_reg_562_pp0_iter2_reg;
        B_load_1_reg_562_pp0_iter4_reg <= B_load_1_reg_562_pp0_iter3_reg;
        B_load_1_reg_562_pp0_iter5_reg <= B_load_1_reg_562_pp0_iter4_reg;
        B_load_1_reg_562_pp0_iter6_reg <= B_load_1_reg_562_pp0_iter5_reg;
        B_load_1_reg_562_pp0_iter7_reg <= B_load_1_reg_562_pp0_iter6_reg;
        B_load_1_reg_562_pp0_iter8_reg <= B_load_1_reg_562_pp0_iter7_reg;
        B_load_1_reg_562_pp0_iter9_reg <= B_load_1_reg_562_pp0_iter8_reg;
        X1_addr_reg_643 <= zext_ln5_reg_502_pp0_iter6_reg;
        X1_addr_reg_643_pp0_iter10_reg <= X1_addr_reg_643_pp0_iter9_reg;
        X1_addr_reg_643_pp0_iter11_reg <= X1_addr_reg_643_pp0_iter10_reg;
        X1_addr_reg_643_pp0_iter12_reg <= X1_addr_reg_643_pp0_iter11_reg;
        X1_addr_reg_643_pp0_iter13_reg <= X1_addr_reg_643_pp0_iter12_reg;
        X1_addr_reg_643_pp0_iter14_reg <= X1_addr_reg_643_pp0_iter13_reg;
        X1_addr_reg_643_pp0_iter15_reg <= X1_addr_reg_643_pp0_iter14_reg;
        X1_addr_reg_643_pp0_iter16_reg <= X1_addr_reg_643_pp0_iter15_reg;
        X1_addr_reg_643_pp0_iter17_reg <= X1_addr_reg_643_pp0_iter16_reg;
        X1_addr_reg_643_pp0_iter18_reg <= X1_addr_reg_643_pp0_iter17_reg;
        X1_addr_reg_643_pp0_iter19_reg <= X1_addr_reg_643_pp0_iter18_reg;
        X1_addr_reg_643_pp0_iter20_reg <= X1_addr_reg_643_pp0_iter19_reg;
        X1_addr_reg_643_pp0_iter21_reg <= X1_addr_reg_643_pp0_iter20_reg;
        X1_addr_reg_643_pp0_iter22_reg <= X1_addr_reg_643_pp0_iter21_reg;
        X1_addr_reg_643_pp0_iter23_reg <= X1_addr_reg_643_pp0_iter22_reg;
        X1_addr_reg_643_pp0_iter24_reg <= X1_addr_reg_643_pp0_iter23_reg;
        X1_addr_reg_643_pp0_iter25_reg <= X1_addr_reg_643_pp0_iter24_reg;
        X1_addr_reg_643_pp0_iter26_reg <= X1_addr_reg_643_pp0_iter25_reg;
        X1_addr_reg_643_pp0_iter27_reg <= X1_addr_reg_643_pp0_iter26_reg;
        X1_addr_reg_643_pp0_iter28_reg <= X1_addr_reg_643_pp0_iter27_reg;
        X1_addr_reg_643_pp0_iter8_reg <= X1_addr_reg_643;
        X1_addr_reg_643_pp0_iter9_reg <= X1_addr_reg_643_pp0_iter8_reg;
        X2_addr_reg_648 <= zext_ln5_reg_502_pp0_iter6_reg;
        X2_addr_reg_648_pp0_iter10_reg <= X2_addr_reg_648_pp0_iter9_reg;
        X2_addr_reg_648_pp0_iter11_reg <= X2_addr_reg_648_pp0_iter10_reg;
        X2_addr_reg_648_pp0_iter12_reg <= X2_addr_reg_648_pp0_iter11_reg;
        X2_addr_reg_648_pp0_iter13_reg <= X2_addr_reg_648_pp0_iter12_reg;
        X2_addr_reg_648_pp0_iter14_reg <= X2_addr_reg_648_pp0_iter13_reg;
        X2_addr_reg_648_pp0_iter15_reg <= X2_addr_reg_648_pp0_iter14_reg;
        X2_addr_reg_648_pp0_iter16_reg <= X2_addr_reg_648_pp0_iter15_reg;
        X2_addr_reg_648_pp0_iter17_reg <= X2_addr_reg_648_pp0_iter16_reg;
        X2_addr_reg_648_pp0_iter18_reg <= X2_addr_reg_648_pp0_iter17_reg;
        X2_addr_reg_648_pp0_iter19_reg <= X2_addr_reg_648_pp0_iter18_reg;
        X2_addr_reg_648_pp0_iter20_reg <= X2_addr_reg_648_pp0_iter19_reg;
        X2_addr_reg_648_pp0_iter21_reg <= X2_addr_reg_648_pp0_iter20_reg;
        X2_addr_reg_648_pp0_iter22_reg <= X2_addr_reg_648_pp0_iter21_reg;
        X2_addr_reg_648_pp0_iter23_reg <= X2_addr_reg_648_pp0_iter22_reg;
        X2_addr_reg_648_pp0_iter24_reg <= X2_addr_reg_648_pp0_iter23_reg;
        X2_addr_reg_648_pp0_iter25_reg <= X2_addr_reg_648_pp0_iter24_reg;
        X2_addr_reg_648_pp0_iter26_reg <= X2_addr_reg_648_pp0_iter25_reg;
        X2_addr_reg_648_pp0_iter27_reg <= X2_addr_reg_648_pp0_iter26_reg;
        X2_addr_reg_648_pp0_iter28_reg <= X2_addr_reg_648_pp0_iter27_reg;
        X2_addr_reg_648_pp0_iter8_reg <= X2_addr_reg_648;
        X2_addr_reg_648_pp0_iter9_reg <= X2_addr_reg_648_pp0_iter8_reg;
        and_ln13_1_reg_683_pp0_iter10_reg <= and_ln13_1_reg_683_pp0_iter9_reg;
        and_ln13_1_reg_683_pp0_iter11_reg <= and_ln13_1_reg_683_pp0_iter10_reg;
        and_ln13_1_reg_683_pp0_iter12_reg <= and_ln13_1_reg_683_pp0_iter11_reg;
        and_ln13_1_reg_683_pp0_iter13_reg <= and_ln13_1_reg_683_pp0_iter12_reg;
        and_ln13_1_reg_683_pp0_iter14_reg <= and_ln13_1_reg_683_pp0_iter13_reg;
        and_ln13_1_reg_683_pp0_iter15_reg <= and_ln13_1_reg_683_pp0_iter14_reg;
        and_ln13_1_reg_683_pp0_iter16_reg <= and_ln13_1_reg_683_pp0_iter15_reg;
        and_ln13_1_reg_683_pp0_iter17_reg <= and_ln13_1_reg_683_pp0_iter16_reg;
        and_ln13_1_reg_683_pp0_iter18_reg <= and_ln13_1_reg_683_pp0_iter17_reg;
        and_ln13_1_reg_683_pp0_iter19_reg <= and_ln13_1_reg_683_pp0_iter18_reg;
        and_ln13_1_reg_683_pp0_iter20_reg <= and_ln13_1_reg_683_pp0_iter19_reg;
        and_ln13_1_reg_683_pp0_iter21_reg <= and_ln13_1_reg_683_pp0_iter20_reg;
        and_ln13_1_reg_683_pp0_iter22_reg <= and_ln13_1_reg_683_pp0_iter21_reg;
        and_ln13_1_reg_683_pp0_iter23_reg <= and_ln13_1_reg_683_pp0_iter22_reg;
        and_ln13_1_reg_683_pp0_iter24_reg <= and_ln13_1_reg_683_pp0_iter23_reg;
        and_ln13_1_reg_683_pp0_iter25_reg <= and_ln13_1_reg_683_pp0_iter24_reg;
        and_ln13_1_reg_683_pp0_iter26_reg <= and_ln13_1_reg_683_pp0_iter25_reg;
        and_ln13_1_reg_683_pp0_iter27_reg <= and_ln13_1_reg_683_pp0_iter26_reg;
        and_ln13_1_reg_683_pp0_iter28_reg <= and_ln13_1_reg_683_pp0_iter27_reg;
        and_ln13_1_reg_683_pp0_iter29_reg <= and_ln13_1_reg_683_pp0_iter28_reg;
        and_ln13_1_reg_683_pp0_iter9_reg <= and_ln13_1_reg_683;
        and_ln18_reg_679_pp0_iter10_reg <= and_ln18_reg_679_pp0_iter9_reg;
        and_ln18_reg_679_pp0_iter11_reg <= and_ln18_reg_679_pp0_iter10_reg;
        and_ln18_reg_679_pp0_iter12_reg <= and_ln18_reg_679_pp0_iter11_reg;
        and_ln18_reg_679_pp0_iter13_reg <= and_ln18_reg_679_pp0_iter12_reg;
        and_ln18_reg_679_pp0_iter14_reg <= and_ln18_reg_679_pp0_iter13_reg;
        and_ln18_reg_679_pp0_iter15_reg <= and_ln18_reg_679_pp0_iter14_reg;
        and_ln18_reg_679_pp0_iter16_reg <= and_ln18_reg_679_pp0_iter15_reg;
        and_ln18_reg_679_pp0_iter17_reg <= and_ln18_reg_679_pp0_iter16_reg;
        and_ln18_reg_679_pp0_iter18_reg <= and_ln18_reg_679_pp0_iter17_reg;
        and_ln18_reg_679_pp0_iter19_reg <= and_ln18_reg_679_pp0_iter18_reg;
        and_ln18_reg_679_pp0_iter20_reg <= and_ln18_reg_679_pp0_iter19_reg;
        and_ln18_reg_679_pp0_iter21_reg <= and_ln18_reg_679_pp0_iter20_reg;
        and_ln18_reg_679_pp0_iter22_reg <= and_ln18_reg_679_pp0_iter21_reg;
        and_ln18_reg_679_pp0_iter23_reg <= and_ln18_reg_679_pp0_iter22_reg;
        and_ln18_reg_679_pp0_iter24_reg <= and_ln18_reg_679_pp0_iter23_reg;
        and_ln18_reg_679_pp0_iter25_reg <= and_ln18_reg_679_pp0_iter24_reg;
        and_ln18_reg_679_pp0_iter26_reg <= and_ln18_reg_679_pp0_iter25_reg;
        and_ln18_reg_679_pp0_iter27_reg <= and_ln18_reg_679_pp0_iter26_reg;
        and_ln18_reg_679_pp0_iter28_reg <= and_ln18_reg_679_pp0_iter27_reg;
        and_ln18_reg_679_pp0_iter9_reg <= and_ln18_reg_679;
        bitcast_ln20_2_reg_691_pp0_iter10_reg <= bitcast_ln20_2_reg_691;
        bitcast_ln20_2_reg_691_pp0_iter11_reg <= bitcast_ln20_2_reg_691_pp0_iter10_reg;
        bitcast_ln20_2_reg_691_pp0_iter12_reg <= bitcast_ln20_2_reg_691_pp0_iter11_reg;
        bitcast_ln20_2_reg_691_pp0_iter13_reg <= bitcast_ln20_2_reg_691_pp0_iter12_reg;
        bitcast_ln20_2_reg_691_pp0_iter14_reg <= bitcast_ln20_2_reg_691_pp0_iter13_reg;
        bitcast_ln20_2_reg_691_pp0_iter15_reg <= bitcast_ln20_2_reg_691_pp0_iter14_reg;
        bitcast_ln20_2_reg_691_pp0_iter16_reg <= bitcast_ln20_2_reg_691_pp0_iter15_reg;
        div_1_reg_754_pp0_iter21_reg <= div_1_reg_754;
        div_1_reg_754_pp0_iter22_reg <= div_1_reg_754_pp0_iter21_reg;
        div_1_reg_754_pp0_iter23_reg <= div_1_reg_754_pp0_iter22_reg;
        div_1_reg_754_pp0_iter24_reg <= div_1_reg_754_pp0_iter23_reg;
        div_1_reg_754_pp0_iter25_reg <= div_1_reg_754_pp0_iter24_reg;
        div_1_reg_754_pp0_iter26_reg <= div_1_reg_754_pp0_iter25_reg;
        div_1_reg_754_pp0_iter27_reg <= div_1_reg_754_pp0_iter26_reg;
        div_1_reg_754_pp0_iter28_reg <= div_1_reg_754_pp0_iter27_reg;
        div_1_reg_754_pp0_iter29_reg <= div_1_reg_754_pp0_iter28_reg;
        mul1_reg_697_pp0_iter10_reg <= mul1_reg_697;
        mul1_reg_697_pp0_iter11_reg <= mul1_reg_697_pp0_iter10_reg;
        mul1_reg_697_pp0_iter12_reg <= mul1_reg_697_pp0_iter11_reg;
        mul1_reg_697_pp0_iter13_reg <= mul1_reg_697_pp0_iter12_reg;
        mul1_reg_697_pp0_iter14_reg <= mul1_reg_697_pp0_iter13_reg;
        mul1_reg_697_pp0_iter15_reg <= mul1_reg_697_pp0_iter14_reg;
        mul1_reg_697_pp0_iter16_reg <= mul1_reg_697_pp0_iter15_reg;
        mul1_reg_697_pp0_iter17_reg <= mul1_reg_697_pp0_iter16_reg;
        mul1_reg_697_pp0_iter18_reg <= mul1_reg_697_pp0_iter17_reg;
        mul_1_reg_606_pp0_iter4_reg <= mul_1_reg_606;
        mul_1_reg_606_pp0_iter5_reg <= mul_1_reg_606_pp0_iter4_reg;
        or_ln13_reg_638 <= or_ln13_fu_401_p2;
        temp_A_reg_556 <= temp_A_fu_346_p1;
        temp_A_reg_556_pp0_iter2_reg <= temp_A_reg_556;
        temp_A_reg_556_pp0_iter3_reg <= temp_A_reg_556_pp0_iter2_reg;
        temp_A_reg_556_pp0_iter4_reg <= temp_A_reg_556_pp0_iter3_reg;
        temp_A_reg_556_pp0_iter5_reg <= temp_A_reg_556_pp0_iter4_reg;
        temp_A_reg_556_pp0_iter6_reg <= temp_A_reg_556_pp0_iter5_reg;
        temp_A_reg_556_pp0_iter7_reg <= temp_A_reg_556_pp0_iter6_reg;
        temp_B_reg_549 <= temp_B_fu_341_p1;
        temp_B_reg_549_pp0_iter10_reg <= temp_B_reg_549_pp0_iter9_reg;
        temp_B_reg_549_pp0_iter11_reg <= temp_B_reg_549_pp0_iter10_reg;
        temp_B_reg_549_pp0_iter12_reg <= temp_B_reg_549_pp0_iter11_reg;
        temp_B_reg_549_pp0_iter13_reg <= temp_B_reg_549_pp0_iter12_reg;
        temp_B_reg_549_pp0_iter14_reg <= temp_B_reg_549_pp0_iter13_reg;
        temp_B_reg_549_pp0_iter15_reg <= temp_B_reg_549_pp0_iter14_reg;
        temp_B_reg_549_pp0_iter16_reg <= temp_B_reg_549_pp0_iter15_reg;
        temp_B_reg_549_pp0_iter2_reg <= temp_B_reg_549;
        temp_B_reg_549_pp0_iter3_reg <= temp_B_reg_549_pp0_iter2_reg;
        temp_B_reg_549_pp0_iter4_reg <= temp_B_reg_549_pp0_iter3_reg;
        temp_B_reg_549_pp0_iter5_reg <= temp_B_reg_549_pp0_iter4_reg;
        temp_B_reg_549_pp0_iter6_reg <= temp_B_reg_549_pp0_iter5_reg;
        temp_B_reg_549_pp0_iter7_reg <= temp_B_reg_549_pp0_iter6_reg;
        temp_B_reg_549_pp0_iter8_reg <= temp_B_reg_549_pp0_iter7_reg;
        temp_B_reg_549_pp0_iter9_reg <= temp_B_reg_549_pp0_iter8_reg;
        tmp_2_reg_498 <= ap_sig_allocacmp_i_1[32'd3];
        x_assign_1_reg_653_pp0_iter8_reg <= x_assign_1_reg_653;
        zext_ln5_reg_502_pp0_iter1_reg[3 : 0] <= zext_ln5_reg_502[3 : 0];
        zext_ln5_reg_502_pp0_iter2_reg[3 : 0] <= zext_ln5_reg_502_pp0_iter1_reg[3 : 0];
        zext_ln5_reg_502_pp0_iter3_reg[3 : 0] <= zext_ln5_reg_502_pp0_iter2_reg[3 : 0];
        zext_ln5_reg_502_pp0_iter4_reg[3 : 0] <= zext_ln5_reg_502_pp0_iter3_reg[3 : 0];
        zext_ln5_reg_502_pp0_iter5_reg[3 : 0] <= zext_ln5_reg_502_pp0_iter4_reg[3 : 0];
        zext_ln5_reg_502_pp0_iter6_reg[3 : 0] <= zext_ln5_reg_502_pp0_iter5_reg[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_2_reg_498 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        B_load_reg_525 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        B_load_reg_525_pp0_iter1_reg <= B_load_reg_525;
        B_load_reg_525_pp0_iter2_reg <= B_load_reg_525_pp0_iter1_reg;
        B_load_reg_525_pp0_iter3_reg <= B_load_reg_525_pp0_iter2_reg;
        B_load_reg_525_pp0_iter4_reg <= B_load_reg_525_pp0_iter3_reg;
        B_load_reg_525_pp0_iter5_reg <= B_load_reg_525_pp0_iter4_reg;
        B_load_reg_525_pp0_iter6_reg <= B_load_reg_525_pp0_iter5_reg;
        B_load_reg_525_pp0_iter7_reg <= B_load_reg_525_pp0_iter6_reg;
        B_load_reg_525_pp0_iter8_reg <= B_load_reg_525_pp0_iter7_reg;
        X1_addr_1_reg_669[2 : 1] <= zext_ln6_reg_531_pp0_iter6_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter10_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter9_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter11_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter10_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter12_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter11_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter13_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter12_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter14_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter13_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter15_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter14_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter16_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter15_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter17_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter16_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter18_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter17_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter19_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter18_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter20_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter19_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter21_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter20_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter22_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter21_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter23_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter22_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter24_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter23_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter25_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter24_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter26_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter25_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter27_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter26_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter28_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter27_reg[2 : 1];
        X1_addr_1_reg_669_pp0_iter8_reg[2 : 1] <= X1_addr_1_reg_669[2 : 1];
        X1_addr_1_reg_669_pp0_iter9_reg[2 : 1] <= X1_addr_1_reg_669_pp0_iter8_reg[2 : 1];
        X2_addr_1_reg_674[2 : 1] <= zext_ln6_reg_531_pp0_iter6_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter10_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter9_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter11_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter10_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter12_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter11_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter13_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter12_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter14_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter13_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter15_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter14_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter16_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter15_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter17_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter16_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter18_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter17_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter19_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter18_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter20_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter19_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter21_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter20_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter22_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter21_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter23_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter22_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter24_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter23_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter25_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter24_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter26_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter25_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter27_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter26_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter28_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter27_reg[2 : 1];
        X2_addr_1_reg_674_pp0_iter8_reg[2 : 1] <= X2_addr_1_reg_674[2 : 1];
        X2_addr_1_reg_674_pp0_iter9_reg[2 : 1] <= X2_addr_1_reg_674_pp0_iter8_reg[2 : 1];
        and_ln13_reg_660_pp0_iter10_reg <= and_ln13_reg_660_pp0_iter9_reg;
        and_ln13_reg_660_pp0_iter11_reg <= and_ln13_reg_660_pp0_iter10_reg;
        and_ln13_reg_660_pp0_iter12_reg <= and_ln13_reg_660_pp0_iter11_reg;
        and_ln13_reg_660_pp0_iter13_reg <= and_ln13_reg_660_pp0_iter12_reg;
        and_ln13_reg_660_pp0_iter14_reg <= and_ln13_reg_660_pp0_iter13_reg;
        and_ln13_reg_660_pp0_iter15_reg <= and_ln13_reg_660_pp0_iter14_reg;
        and_ln13_reg_660_pp0_iter16_reg <= and_ln13_reg_660_pp0_iter15_reg;
        and_ln13_reg_660_pp0_iter17_reg <= and_ln13_reg_660_pp0_iter16_reg;
        and_ln13_reg_660_pp0_iter18_reg <= and_ln13_reg_660_pp0_iter17_reg;
        and_ln13_reg_660_pp0_iter19_reg <= and_ln13_reg_660_pp0_iter18_reg;
        and_ln13_reg_660_pp0_iter20_reg <= and_ln13_reg_660_pp0_iter19_reg;
        and_ln13_reg_660_pp0_iter21_reg <= and_ln13_reg_660_pp0_iter20_reg;
        and_ln13_reg_660_pp0_iter22_reg <= and_ln13_reg_660_pp0_iter21_reg;
        and_ln13_reg_660_pp0_iter23_reg <= and_ln13_reg_660_pp0_iter22_reg;
        and_ln13_reg_660_pp0_iter24_reg <= and_ln13_reg_660_pp0_iter23_reg;
        and_ln13_reg_660_pp0_iter25_reg <= and_ln13_reg_660_pp0_iter24_reg;
        and_ln13_reg_660_pp0_iter26_reg <= and_ln13_reg_660_pp0_iter25_reg;
        and_ln13_reg_660_pp0_iter27_reg <= and_ln13_reg_660_pp0_iter26_reg;
        and_ln13_reg_660_pp0_iter28_reg <= and_ln13_reg_660_pp0_iter27_reg;
        and_ln13_reg_660_pp0_iter8_reg <= and_ln13_reg_660;
        and_ln13_reg_660_pp0_iter9_reg <= and_ln13_reg_660_pp0_iter8_reg;
        and_ln18_1_reg_687_pp0_iter10_reg <= and_ln18_1_reg_687_pp0_iter9_reg;
        and_ln18_1_reg_687_pp0_iter11_reg <= and_ln18_1_reg_687_pp0_iter10_reg;
        and_ln18_1_reg_687_pp0_iter12_reg <= and_ln18_1_reg_687_pp0_iter11_reg;
        and_ln18_1_reg_687_pp0_iter13_reg <= and_ln18_1_reg_687_pp0_iter12_reg;
        and_ln18_1_reg_687_pp0_iter14_reg <= and_ln18_1_reg_687_pp0_iter13_reg;
        and_ln18_1_reg_687_pp0_iter15_reg <= and_ln18_1_reg_687_pp0_iter14_reg;
        and_ln18_1_reg_687_pp0_iter16_reg <= and_ln18_1_reg_687_pp0_iter15_reg;
        and_ln18_1_reg_687_pp0_iter17_reg <= and_ln18_1_reg_687_pp0_iter16_reg;
        and_ln18_1_reg_687_pp0_iter18_reg <= and_ln18_1_reg_687_pp0_iter17_reg;
        and_ln18_1_reg_687_pp0_iter19_reg <= and_ln18_1_reg_687_pp0_iter18_reg;
        and_ln18_1_reg_687_pp0_iter20_reg <= and_ln18_1_reg_687_pp0_iter19_reg;
        and_ln18_1_reg_687_pp0_iter21_reg <= and_ln18_1_reg_687_pp0_iter20_reg;
        and_ln18_1_reg_687_pp0_iter22_reg <= and_ln18_1_reg_687_pp0_iter21_reg;
        and_ln18_1_reg_687_pp0_iter23_reg <= and_ln18_1_reg_687_pp0_iter22_reg;
        and_ln18_1_reg_687_pp0_iter24_reg <= and_ln18_1_reg_687_pp0_iter23_reg;
        and_ln18_1_reg_687_pp0_iter25_reg <= and_ln18_1_reg_687_pp0_iter24_reg;
        and_ln18_1_reg_687_pp0_iter26_reg <= and_ln18_1_reg_687_pp0_iter25_reg;
        and_ln18_1_reg_687_pp0_iter27_reg <= and_ln18_1_reg_687_pp0_iter26_reg;
        and_ln18_1_reg_687_pp0_iter28_reg <= and_ln18_1_reg_687_pp0_iter27_reg;
        and_ln18_1_reg_687_pp0_iter9_reg <= and_ln18_1_reg_687;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln29_2_reg_704_pp0_iter10_reg <= bitcast_ln29_2_reg_704;
        bitcast_ln29_2_reg_704_pp0_iter11_reg <= bitcast_ln29_2_reg_704_pp0_iter10_reg;
        bitcast_ln29_2_reg_704_pp0_iter12_reg <= bitcast_ln29_2_reg_704_pp0_iter11_reg;
        bitcast_ln29_2_reg_704_pp0_iter13_reg <= bitcast_ln29_2_reg_704_pp0_iter12_reg;
        bitcast_ln29_2_reg_704_pp0_iter14_reg <= bitcast_ln29_2_reg_704_pp0_iter13_reg;
        bitcast_ln29_2_reg_704_pp0_iter15_reg <= bitcast_ln29_2_reg_704_pp0_iter14_reg;
        bitcast_ln29_2_reg_704_pp0_iter16_reg <= bitcast_ln29_2_reg_704_pp0_iter15_reg;
        div_reg_749_pp0_iter20_reg <= div_reg_749;
        div_reg_749_pp0_iter21_reg <= div_reg_749_pp0_iter20_reg;
        div_reg_749_pp0_iter22_reg <= div_reg_749_pp0_iter21_reg;
        div_reg_749_pp0_iter23_reg <= div_reg_749_pp0_iter22_reg;
        div_reg_749_pp0_iter24_reg <= div_reg_749_pp0_iter23_reg;
        div_reg_749_pp0_iter25_reg <= div_reg_749_pp0_iter24_reg;
        div_reg_749_pp0_iter26_reg <= div_reg_749_pp0_iter25_reg;
        div_reg_749_pp0_iter27_reg <= div_reg_749_pp0_iter26_reg;
        div_reg_749_pp0_iter28_reg <= div_reg_749_pp0_iter27_reg;
        mul33_1_reg_710_pp0_iter10_reg <= mul33_1_reg_710;
        mul33_1_reg_710_pp0_iter11_reg <= mul33_1_reg_710_pp0_iter10_reg;
        mul33_1_reg_710_pp0_iter12_reg <= mul33_1_reg_710_pp0_iter11_reg;
        mul33_1_reg_710_pp0_iter13_reg <= mul33_1_reg_710_pp0_iter12_reg;
        mul33_1_reg_710_pp0_iter14_reg <= mul33_1_reg_710_pp0_iter13_reg;
        mul33_1_reg_710_pp0_iter15_reg <= mul33_1_reg_710_pp0_iter14_reg;
        mul33_1_reg_710_pp0_iter16_reg <= mul33_1_reg_710_pp0_iter15_reg;
        mul33_1_reg_710_pp0_iter17_reg <= mul33_1_reg_710_pp0_iter16_reg;
        mul33_1_reg_710_pp0_iter18_reg <= mul33_1_reg_710_pp0_iter17_reg;
        mul_reg_586_pp0_iter3_reg <= mul_reg_586;
        mul_reg_586_pp0_iter4_reg <= mul_reg_586_pp0_iter3_reg;
        or_ln13_1_reg_664 <= or_ln13_1_fu_437_p2;
        temp_A_1_reg_575 <= temp_A_1_fu_356_p1;
        temp_A_1_reg_575_pp0_iter2_reg <= temp_A_1_reg_575;
        temp_A_1_reg_575_pp0_iter3_reg <= temp_A_1_reg_575_pp0_iter2_reg;
        temp_A_1_reg_575_pp0_iter4_reg <= temp_A_1_reg_575_pp0_iter3_reg;
        temp_A_1_reg_575_pp0_iter5_reg <= temp_A_1_reg_575_pp0_iter4_reg;
        temp_A_1_reg_575_pp0_iter6_reg <= temp_A_1_reg_575_pp0_iter5_reg;
        temp_A_1_reg_575_pp0_iter7_reg <= temp_A_1_reg_575_pp0_iter6_reg;
        temp_B_1_reg_568 <= temp_B_1_fu_351_p1;
        temp_B_1_reg_568_pp0_iter10_reg <= temp_B_1_reg_568_pp0_iter9_reg;
        temp_B_1_reg_568_pp0_iter11_reg <= temp_B_1_reg_568_pp0_iter10_reg;
        temp_B_1_reg_568_pp0_iter12_reg <= temp_B_1_reg_568_pp0_iter11_reg;
        temp_B_1_reg_568_pp0_iter13_reg <= temp_B_1_reg_568_pp0_iter12_reg;
        temp_B_1_reg_568_pp0_iter14_reg <= temp_B_1_reg_568_pp0_iter13_reg;
        temp_B_1_reg_568_pp0_iter15_reg <= temp_B_1_reg_568_pp0_iter14_reg;
        temp_B_1_reg_568_pp0_iter16_reg <= temp_B_1_reg_568_pp0_iter15_reg;
        temp_B_1_reg_568_pp0_iter2_reg <= temp_B_1_reg_568;
        temp_B_1_reg_568_pp0_iter3_reg <= temp_B_1_reg_568_pp0_iter2_reg;
        temp_B_1_reg_568_pp0_iter4_reg <= temp_B_1_reg_568_pp0_iter3_reg;
        temp_B_1_reg_568_pp0_iter5_reg <= temp_B_1_reg_568_pp0_iter4_reg;
        temp_B_1_reg_568_pp0_iter6_reg <= temp_B_1_reg_568_pp0_iter5_reg;
        temp_B_1_reg_568_pp0_iter7_reg <= temp_B_1_reg_568_pp0_iter6_reg;
        temp_B_1_reg_568_pp0_iter8_reg <= temp_B_1_reg_568_pp0_iter7_reg;
        temp_B_1_reg_568_pp0_iter9_reg <= temp_B_1_reg_568_pp0_iter8_reg;
        x_assign_reg_631_pp0_iter7_reg <= x_assign_reg_631;
        zext_ln6_reg_531_pp0_iter1_reg[2 : 1] <= zext_ln6_reg_531[2 : 1];
        zext_ln6_reg_531_pp0_iter2_reg[2 : 1] <= zext_ln6_reg_531_pp0_iter1_reg[2 : 1];
        zext_ln6_reg_531_pp0_iter3_reg[2 : 1] <= zext_ln6_reg_531_pp0_iter2_reg[2 : 1];
        zext_ln6_reg_531_pp0_iter4_reg[2 : 1] <= zext_ln6_reg_531_pp0_iter3_reg[2 : 1];
        zext_ln6_reg_531_pp0_iter5_reg[2 : 1] <= zext_ln6_reg_531_pp0_iter4_reg[2 : 1];
        zext_ln6_reg_531_pp0_iter6_reg[2 : 1] <= zext_ln6_reg_531_pp0_iter5_reg[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln18_1_reg_687_pp0_iter17_reg) & (1'd0 == and_ln13_1_reg_683_pp0_iter18_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_1_reg_744 <= grp_fu_218_p2;
        sub32_1_reg_739 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln18_reg_679_pp0_iter17_reg) & (1'd0 == and_ln13_reg_660_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_reg_734 <= grp_fu_218_p2;
        sub_reg_729 <= grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln13_1_reg_683 <= grp_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln13_reg_660 <= grp_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln13_1_reg_683) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        and_ln18_1_reg_687 <= grp_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'd0 == and_ln13_reg_660) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln18_reg_679 <= grp_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bitcast_ln20_2_reg_691 <= bitcast_ln20_2_fu_448_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        bitcast_ln29_2_reg_704 <= bitcast_ln29_2_fu_457_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_1_reg_683_pp0_iter19_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        div_1_reg_754 <= grp_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_reg_660_pp0_iter18_reg) & (1'd1 == and_ln18_reg_679_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        div_reg_749 <= grp_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'd0 == and_ln13_reg_660_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul1_reg_697 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'd0 == and_ln13_1_reg_683_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul33_1_reg_710 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul3_1_reg_611 <= grp_fu_226_p2;
        mul_1_reg_606 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul3_reg_591 <= grp_fu_226_p2;
        mul_reg_586 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul6_1_reg_626 <= grp_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul6_reg_621 <= grp_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_2_reg_498 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_277 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_281 <= C_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'd0 == and_ln13_1_reg_683_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'd0 == and_ln13_reg_660_pp0_iter27_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter28 == 1'b1)))) begin
        reg_285 <= grp_fu_244_p2;
        reg_289 <= grp_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln18_1_reg_687_pp0_iter15_reg) & (1'd0 == and_ln13_1_reg_683_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        temp_D_1_reg_723 <= grp_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln18_reg_679_pp0_iter15_reg) & (1'd0 == and_ln13_reg_660_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_D_reg_717 <= grp_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_301_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln5_reg_510 <= trunc_ln5_fu_315_p1;
        zext_ln5_reg_502[3 : 0] <= zext_ln5_fu_309_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_assign_1_reg_653 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_assign_reg_631 <= grp_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_2_reg_498 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln6_reg_531[2 : 1] <= zext_ln6_fu_335_p1[2 : 1];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            A_address0 = zext_ln6_fu_335_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            A_address0 = zext_ln5_fu_309_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            B_address0 = zext_ln6_fu_335_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            B_address0 = zext_ln5_fu_309_p1;
        end else begin
            B_address0 = 'bx;
        end
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            C_address0 = zext_ln6_reg_531_pp0_iter1_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            C_address0 = zext_ln5_reg_502_pp0_iter1_reg;
        end else begin
            C_address0 = 'bx;
        end
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            D_address0 = zext_ln6_reg_531_pp0_iter6_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            D_address0 = zext_ln5_reg_502_pp0_iter6_reg;
        end else begin
            D_address0 = 'bx;
        end
    end else begin
        D_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            D_d0 = bitcast_ln10_3_fu_407_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            D_d0 = bitcast_ln10_1_fu_371_p1;
        end else begin
            D_d0 = 'bx;
        end
    end else begin
        D_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X1_address0 = X1_addr_1_reg_669_pp0_iter28_reg;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X1_address0 = X1_addr_reg_643_pp0_iter28_reg;
    end else begin
        X1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X1_ce0 = 1'b1;
    end else begin
        X1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X1_d0 = bitcast_ln20_1_fu_486_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X1_d0 = bitcast_ln29_1_fu_476_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X1_d0 = 64'd9221120237041090560;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X1_d0 = bitcast_ln20_fu_471_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X1_d0 = bitcast_ln29_fu_461_p1;
    end else begin
        X1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X1_we0 = 1'b1;
    end else begin
        X1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X2_address0 = X2_addr_1_reg_674_pp0_iter28_reg;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X2_address0 = X2_addr_reg_648_pp0_iter28_reg;
    end else begin
        X2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X2_ce0 = 1'b1;
    end else begin
        X2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X2_d0 = bitcast_ln20_1_fu_486_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X2_d0 = bitcast_ln30_1_fu_481_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X2_d0 = 64'd9221120237041090560;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X2_d0 = bitcast_ln20_fu_471_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        X2_d0 = bitcast_ln30_fu_466_p1;
    end else begin
        X2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln13_reg_660_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd1 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln13_reg_660_pp0_iter28_reg) & (1'd0 == and_ln18_reg_679_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd1 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln13_1_reg_683_pp0_iter29_reg) & (1'd0 == and_ln18_1_reg_687_pp0_iter28_reg) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1)))) begin
        X2_we0 = 1'b1;
    end else begin
        X2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_2_reg_498 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter28_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0))) begin
        ap_idle_pp0_1to29 = 1'b1;
    end else begin
        ap_idle_pp0_1to29 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_82;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_210_p0 = mul_1_reg_606_pp0_iter5_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_210_p0 = mul_reg_586_pp0_iter4_reg;
        end else begin
            grp_fu_210_p0 = 'bx;
        end
    end else begin
        grp_fu_210_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_210_p1 = mul6_1_reg_626;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_210_p1 = mul6_reg_621;
        end else begin
            grp_fu_210_p1 = 'bx;
        end
    end else begin
        grp_fu_210_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_214_p0 = bitcast_ln29_2_reg_704_pp0_iter16_reg;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_214_p0 = bitcast_ln20_2_reg_691_pp0_iter16_reg;
    end else begin
        grp_fu_214_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_214_p1 = temp_D_1_reg_723;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_214_p1 = temp_D_reg_717;
    end else begin
        grp_fu_214_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_218_p0 = temp_D_1_reg_723;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_218_p0 = temp_D_reg_717;
    end else begin
        grp_fu_218_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_218_p1 = temp_B_1_reg_568_pp0_iter16_reg;
    end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_218_p1 = temp_B_reg_549_pp0_iter16_reg;
    end else begin
        grp_fu_218_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_222_p0 = temp_B_1_fu_351_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_222_p0 = temp_B_fu_341_p1;
        end else begin
            grp_fu_222_p0 = 'bx;
        end
    end else begin
        grp_fu_222_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_222_p1 = temp_B_1_fu_351_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_222_p1 = temp_B_fu_341_p1;
        end else begin
            grp_fu_222_p1 = 'bx;
        end
    end else begin
        grp_fu_222_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_226_p0 = temp_A_1_fu_356_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_226_p0 = temp_A_fu_346_p1;
        end else begin
            grp_fu_226_p0 = 'bx;
        end
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_231_p0 = mul3_1_reg_611;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_231_p0 = mul3_reg_591;
        end else begin
            grp_fu_231_p0 = 'bx;
        end
    end else begin
        grp_fu_231_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_231_p1 = bitcast_ln10_2_fu_366_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_231_p1 = bitcast_ln10_fu_361_p1;
        end else begin
            grp_fu_231_p1 = 'bx;
        end
    end else begin
        grp_fu_231_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_235_p0 = temp_A_1_reg_575_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_235_p0 = temp_A_reg_556_pp0_iter7_reg;
    end else begin
        grp_fu_235_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_240_p0 = bitcast_ln29_2_reg_704;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_240_p0 = bitcast_ln20_2_reg_691;
    end else begin
        grp_fu_240_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_240_p1 = mul33_1_reg_710;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_240_p1 = mul1_reg_697;
    end else begin
        grp_fu_240_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_244_p0 = sub32_1_reg_739;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_244_p0 = sub_reg_729;
    end else begin
        grp_fu_244_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_244_p1 = mul33_1_reg_710_pp0_iter18_reg;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_244_p1 = mul1_reg_697_pp0_iter18_reg;
    end else begin
        grp_fu_244_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_248_p0 = add_1_reg_744;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_248_p0 = add_reg_734;
    end else begin
        grp_fu_248_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_248_p1 = mul33_1_reg_710_pp0_iter18_reg;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_248_p1 = mul1_reg_697_pp0_iter18_reg;
    end else begin
        grp_fu_248_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if ((1'b1 == ap_condition_1282)) begin
            grp_fu_252_opcode = 5'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001))) begin
            grp_fu_252_opcode = 5'd4;
        end else begin
            grp_fu_252_opcode = 'bx;
        end
    end else begin
        grp_fu_252_opcode = 'bx;
    end
end

always @ (*) begin
    if (((grp_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_00001))) begin
        grp_fu_257_opcode = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_00001))) begin
        grp_fu_257_opcode = 5'd4;
    end else begin
        grp_fu_257_opcode = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_262_p1 = x_assign_1_reg_653_pp0_iter8_reg;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_262_p1 = x_assign_reg_631_pp0_iter7_reg;
        end else begin
            grp_fu_262_p1 = 'bx;
        end
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to29 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln5_fu_319_p2 = (ap_sig_allocacmp_i_1 + 4'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1282 = ((grp_fu_267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_00001));
end

always @ (*) begin
    ap_condition_914 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln10_1_fu_371_p1 = x_assign_reg_631;

assign bitcast_ln10_2_fu_366_p1 = reg_281;

assign bitcast_ln10_3_fu_407_p1 = x_assign_1_reg_653;

assign bitcast_ln10_fu_361_p1 = reg_281;

assign bitcast_ln20_1_fu_486_p1 = div_1_reg_754_pp0_iter29_reg;

assign bitcast_ln20_2_fu_448_p1 = xor_ln20_fu_443_p2;

assign bitcast_ln20_fu_471_p1 = div_reg_749_pp0_iter28_reg;

assign bitcast_ln29_1_fu_476_p1 = reg_285;

assign bitcast_ln29_2_fu_457_p1 = xor_ln29_fu_452_p2;

assign bitcast_ln29_fu_461_p1 = reg_285;

assign bitcast_ln30_1_fu_481_p1 = reg_289;

assign bitcast_ln30_fu_466_p1 = reg_289;

assign grp_fu_267_p2 = (or_ln13_reg_638 & grp_fu_252_p2);

assign grp_fu_272_p2 = (or_ln13_1_reg_664 & grp_fu_257_p2);

assign icmp_ln13_1_fu_395_p2 = ((trunc_ln13_fu_385_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_2_fu_425_p2 = ((tmp_4_fu_411_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln13_3_fu_431_p2 = ((trunc_ln13_1_fu_421_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_389_p2 = ((tmp_fu_375_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign or_ln13_1_fu_437_p2 = (icmp_ln13_3_fu_431_p2 | icmp_ln13_2_fu_425_p2);

assign or_ln13_fu_401_p2 = (icmp_ln13_fu_389_p2 | icmp_ln13_1_fu_395_p2);

assign or_ln5_fu_330_p2 = (trunc_ln5_reg_510 | 3'd1);

assign temp_A_1_fu_356_p1 = reg_277;

assign temp_A_fu_346_p1 = reg_277;

assign temp_B_1_fu_351_p1 = B_load_1_reg_562;

assign temp_B_fu_341_p1 = B_load_reg_525;

assign tmp_2_fu_301_p3 = ap_sig_allocacmp_i_1[32'd3];

assign tmp_4_fu_411_p4 = {{bitcast_ln10_3_fu_407_p1[62:52]}};

assign tmp_fu_375_p4 = {{bitcast_ln10_1_fu_371_p1[62:52]}};

assign trunc_ln13_1_fu_421_p1 = bitcast_ln10_3_fu_407_p1[51:0];

assign trunc_ln13_fu_385_p1 = bitcast_ln10_1_fu_371_p1[51:0];

assign trunc_ln5_fu_315_p1 = ap_sig_allocacmp_i_1[2:0];

assign xor_ln20_fu_443_p2 = (64'd9223372036854775808 ^ B_load_reg_525_pp0_iter8_reg);

assign xor_ln29_fu_452_p2 = (64'd9223372036854775808 ^ B_load_1_reg_562_pp0_iter9_reg);

assign zext_ln5_fu_309_p1 = ap_sig_allocacmp_i_1;

assign zext_ln6_fu_335_p1 = or_ln5_fu_330_p2;

always @ (posedge ap_clk) begin
    zext_ln5_reg_502[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter5_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln5_reg_502_pp0_iter6_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531[0] <= 1'b1;
    zext_ln6_reg_531[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter1_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter2_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter3_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter4_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter5_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln6_reg_531_pp0_iter6_reg[0] <= 1'b1;
    zext_ln6_reg_531_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    X1_addr_1_reg_669[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter8_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter9_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter10_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter11_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter12_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter13_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter14_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter15_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter16_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter17_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter18_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter19_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter20_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter21_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter22_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter23_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter24_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter25_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter26_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter27_reg[0] <= 1'b1;
    X1_addr_1_reg_669_pp0_iter28_reg[0] <= 1'b1;
    X2_addr_1_reg_674[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter8_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter9_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter10_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter11_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter12_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter13_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter14_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter15_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter16_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter17_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter18_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter19_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter20_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter21_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter22_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter23_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter24_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter25_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter26_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter27_reg[0] <= 1'b1;
    X2_addr_1_reg_674_pp0_iter28_reg[0] <= 1'b1;
end

endmodule //kp_502_7
