#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 28 10:00:52 2025
# Process ID: 16156
# Current directory: C:/FPGA_Harman/4bit_fa
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14584 C:\FPGA_Harman\4bit_fa\4bit_fa.xpr
# Log file: C:/FPGA_Harman/4bit_fa/vivado.log
# Journal file: C:/FPGA_Harman/4bit_fa\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA_Harman/4bit_fa/4bit_fa.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/FPGA_Harman/4bit_fa/4bit_fa.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.793 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/4bit_fa/4bit_fa.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_4bit_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/4bit_fa/4bit_fa.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_4bit_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/4bit_fa/4bit_fa.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/4bit_fa/4bit_fa.srcs/sim_1/new/tb_4bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4bit_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/4bit_fa/4bit_fa.sim/sim_1/behav/xsim'
"xelab -wto 76d30b68d25049ed929c70951c233824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4bit_adder_behav xil_defaultlib.tb_4bit_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 76d30b68d25049ed929c70951c233824 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_4bit_adder_behav xil_defaultlib.tb_4bit_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_4bit
Compiling module xil_defaultlib.tb_4bit_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4bit_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/4bit_fa/4bit_fa.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_4bit_adder_behav -key {Behavioral:sim_1:Functional:tb_4bit_adder} -tclbatch {tb_4bit_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_4bit_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_4bit_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project 20250228_adder C:/FPGA_Harman/20250228_adder -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new
close [ open C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v w ]
add_files C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1606.836 ; gain = 242.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa0' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:55]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa1' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:62]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa2' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:69]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa3' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:76]
WARNING: [Synth 8-689] width (4) of port connection 'c' does not match port width (1) of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:77]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1682.008 ; gain = 317.188
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa0' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:55]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa1' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:62]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa2' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:69]
ERROR: [Synth 8-448] named port connection 's' does not exist for instance 'U_fa3' of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:76]
WARNING: [Synth 8-689] width (4) of port connection 'c' does not match port width (1) of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:77]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1682.008 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fa_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fa_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2458] undeclared symbol s, assumed default net type wire [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:16]
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2458] undeclared symbol s, assumed default net type wire [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:36]
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xelab -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fa_4_behav xil_defaultlib.fa_4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fa_4_behav xil_defaultlib.fa_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'c' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot fa_4_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim/xsim.dir/fa_4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 28 11:38:53 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fa_4_behav -key {Behavioral:sim_1:Functional:fa_4} -tclbatch {fa_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fa_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fa_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
WARNING: [Synth 8-689] width (4) of port connection 'c' does not match port width (1) of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1682.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1684.887 ; gain = 2.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1684.887 ; gain = 2.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1903.094 ; gain = 221.086
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1903.094 ; gain = 221.086
add_files -fileset constrs_1 -norecurse C:/FPGA_Harman/Basys-3-Master.xdc
import_files -fileset constrs_1 C:/FPGA_Harman/Basys-3-Master.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:35]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.984 ; gain = 22.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
WARNING: [Synth 8-689] width (4) of port connection 'c' does not match port width (1) of module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1971.617 ; gain = 54.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1993.438 ; gain = 76.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1993.438 ; gain = 76.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc:35]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.863 ; gain = 93.813
launch_runs synth_1 -jobs 16
[Fri Feb 28 11:57:31 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1

refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2010.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2010.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.340 ; gain = 4.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.340 ; gain = 4.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2032.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.992 ; gain = 22.129
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 11:58:36 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 11:58:36 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.992 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2289.809 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2289.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.223 ; gain = 310.230
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 12:16:05 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 12:16:05 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.203 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2419.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2419.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2419.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2419.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A24A
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/fa_4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/fa_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4044.504 ; gain = 82.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4081.113 ; gain = 119.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4104.004 ; gain = 142.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4104.004 ; gain = 142.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4104.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4181.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4185.168 ; gain = 223.281
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4185.168 ; gain = 223.281
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4254.289 ; gain = 69.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4285.031 ; gain = 99.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4306.492 ; gain = 121.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4306.492 ; gain = 121.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4324.078 ; gain = 138.910
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4324.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4324.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4329.656 ; gain = 5.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4329.656 ; gain = 5.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4347.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.254 ; gain = 23.176
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4347.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4347.254 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4347.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4354.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4354.684 ; gain = 7.430
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 12:25:23 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 12:25:23 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 12:26:55 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/fa_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v w ]
add_files -fileset sim_1 C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v
update_compile_order -fileset sim_1
set_property top tb_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xelab -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_4
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim/xsim.dir/tb_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 28 12:40:37 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 20 ns : File "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4373.480 ; gain = 18.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xelab -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_4
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 180 ns : File "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xelab -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_4
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 180 ns : File "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
"xelab -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fa7b4268ab446f2bacc2b67f784d415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_4
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/20250228_adder/20250228_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 180 ns : File "C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sim_1/new/tb_adder.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v w ]
add_files C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4407.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
ERROR: [Synth 8-448] named port connection 'bcd' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:90]
ERROR: [Synth 8-448] named port connection 'seg' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:91]
ERROR: [Synth 8-448] named port connection 'seg_comm' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:92]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
ERROR: [Synth 8-6156] failed synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
ERROR: [Synth 8-6156] failed synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
ERROR: [Synth 8-6156] failed synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4407.008 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.711 ; gain = 13.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
ERROR: [Synth 8-448] named port connection 'bcd' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:90]
ERROR: [Synth 8-448] named port connection 'seg' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:91]
ERROR: [Synth 8-448] named port connection 'seg_comm' does not exist for instance 'U_fnd_ctrl' of module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:92]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
ERROR: [Synth 8-6156] failed synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
ERROR: [Synth 8-6156] failed synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
ERROR: [Synth 8-6156] failed synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.711 ; gain = 13.402
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.797 ; gain = 0.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:15]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (4#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (5#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (6#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.797 ; gain = 0.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.797 ; gain = 0.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4424.797 ; gain = 0.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4445.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4445.129 ; gain = 20.418
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 15:51:26 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 15:51:26 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[0]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4445.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:15]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (4#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (5#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (6#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4445.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4445.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4445.129 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4454.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4454.391 ; gain = 9.262
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_comm[0]}]]
place_ports {seg[7]} V7
place_ports {seg[6]} U7
place_ports {seg[5]} V5
place_ports {seg[4]} U5
place_ports {seg[3]} V8
place_ports {seg[2]} U8
place_ports {seg[1]} W6
place_ports {seg[0]} W7
place_ports {seg_comm[3]} W4
place_ports {seg_comm[2]} V4
place_ports {seg_comm[1]} U4
place_ports {seg_comm[0]} U2
set_property target_constrs_file C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 16:00:56 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 16:00:56 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 16:02:52 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4457.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7A24A
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/calculator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/calculator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4511.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:47]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:54]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (1#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:47]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:19]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (2#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:19]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (3#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (4#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (5#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (6#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (7#1) [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/sources_1/new/adder.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4511.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4511.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4511.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4519.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4519.695 ; gain = 8.410
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Feb 28 16:42:13 2025] Launched synth_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/synth_1/runme.log
[Fri Feb 28 16:42:13 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/FPGA_Harman/20250228_adder/20250228_adder.runs/impl_1/calculator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman/20250228_adder/20250228_adder.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Completed Processing XDC Constraints

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Harman/20250228_adder/20250228_adder.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 28 16:48:47 2025...
create_project 8bit_adder C:/FPGA_Harman/8bit_adder -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new
close [ open C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/8bit_adder.v w ]
add_files C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/8bit_adder.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/8bit_adder.v] -no_script -reset -force -quiet
remove_files  C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/8bit_adder.v
close [ open C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v w ]
add_files C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calculator_behav xil_defaultlib.calculator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calculator_behav xil_defaultlib.calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fnd_controller> not found while processing module instance <U_fnd_ctrl> [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/fnd_ctrl_8bit.v w ]
add_files C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/fnd_ctrl_8bit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 17:15:04 2025...
