$date
	Sat Jun 01 09:22:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module _16bit_tb $end
$var wire 16 ! o [15:0] $end
$var reg 1 " clk $end
$var reg 16 # i [15:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 % i [15:0] $end
$var wire 1 $ rst $end
$var reg 16 & o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0$
0"
#15000
1"
#20000
b1 #
b1 %
0"
#25000
b1 !
b1 &
1"
#30000
b10 #
b10 %
0"
#35000
b10 !
b10 &
1"
#40000
b100 #
b100 %
0"
#45000
b100 !
b100 &
1"
#50000
0"
