// hw_regs.h - Hardware Registers Addresses
#ifndef HW_REGS_H
#define HW_REGS_H

typedef enum{
    HWR_P1 = 0xFF00,
    HWR_SB = 0xFF01,
    HWR_SC = 0xFF02,
    HWR_DIV = 0xFF04,
    HWR_TIMA = 0xFF05,
    HWR_TMA = 0xFF06,
    HWR_TAC = 0xFF07,
    HWR_IF = 0xFF0F,
    HWR_NR10 = 0xFF10,
    HWR_NR11 = 0xFF11,
    HWR_NR12 = 0xFF12,
    HWR_NR13 = 0xFF13,
    HWR_NR14 = 0xFF14,
    HWR_NR21 = 0xFF16,
    HWR_NR22 = 0xFF17,
    HWR_NR23 = 0xFF18,
    HWR_NR24 = 0xFF19,
    HWR_NR30 = 0xFF1A,
    HWR_NR31 = 0xFF1B,
    HWR_NR32 = 0xFF1C,
    HWR_NR33 = 0xFF1D,
    HWR_NR34 = 0xFF1E,
    HWR_NR41 = 0xFF20,
    HWR_NR42 = 0xFF21,
    HWR_NR43 = 0xFF22,
    HWR_NR44 = 0xFF23,
    HWR_NR50 = 0xFF24,
    HWR_NR51 = 0xFF25,
    HWR_NR52 = 0xFF26,
    HWR_LCDC = 0xFF40,
    HWR_STAT = 0xFF41,
    HWR_SCY = 0xFF42,
    HWR_SCX = 0xFF43,
    HWR_LY = 0xFF44,
    HWR_LYC = 0xFF45,
    HWR_DMA = 0xFF46,
    HWR_BGP = 0xFF47,
    HWR_OBP0 = 0xFF48,
    HWR_OBP1 = 0xFF49,
    HWR_WY = 0xFF4A,
    HWR_WX = 0xFF4B,
    HWR_KEY1 = 0xFF4D,
    HWR_VBK = 0xFF4F,
    HWR_HDMA1 = 0xFF51,
    HWR_HDMA2 = 0xFF52,
    HWR_HDMA3 = 0xFF53,
    HWR_HDMA4 = 0xFF54,
    HWR_HDMA5 = 0xFF55,
    HWR_RP = 0xFF56,
    HWR_BCPS = 0xFF68,
    HWR_BCPD = 0xFF69,
    HWR_OCPS = 0xFF6A,
    HWR_OCPD = 0xFF6B,
    HWR_SVBK = 0xFF70,
    HWR_IE = 0xFFFF,

}hw_reg;


#endif
