# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sample_vip_slave2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../sample_vip_slave2.srcs/sources_1/imports/hdl/myip_v1_0_M00_AXI.v" \
"../../../../sample_vip_slave2.srcs/sources_1/imports/hdl/myip_v1_0.v" \

sv xil_defaultlib  --include "../../../../sample_vip_slave2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../sample_vip_slave2.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../sample_vip_slave2.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../sample_vip_slave2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../sample_vip_slave2.ip_user_files/bd/design_1/ip/design_1_myip_v1_0_0_0/sim/design_1_myip_v1_0_0_0.v" \
"../../../../sample_vip_slave2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../sample_vip_slave2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../sample_vip_slave2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../sample_vip_slave2.srcs/arready_late/imports/project/arready_late.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
