$date
	Fri May 23 23:03:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 1 " Q $end
$var wire 1 ! Qn $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
1"
0!
1#
#20
0#
#30
1!
0"
1$
#40
0$
#50
0!
1$
1#
#60
1!
0$
0#
#70
