<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v</a>
time_elapsed: 7.940s
ram usage: 188724 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v:17</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v:19</a>: Operator NEQCASE expects 32 bits on the LHS, but LHS&#39;s ARRAYSEL generates 4 bits.
                                                                                            : ... In instance main
FAILED -- src[1]==0000, dst[1]==0000
- <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v:22</a>: Verilog $finish
FAILED -- src[2]==0000, dst[2]==0000
- <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v:22</a>: Verilog $finish
- <a href="../../../../third_party/tests/ivtest/ivltests/pr1740476b.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr1740476b.v:22</a>: Second verilog $finish, exiting

</pre>
</body>