# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assigment_1.1.srcs/sources_1/new/Adder12.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Adder8.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/AllZero.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Clock_Utils.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/DFFClr.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Mult_Components.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Mult16.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Mult8.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Mux8.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Register8.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/SM_1.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/ShiftN.vhd" \
"../../../../assigment_1.1.srcs/sources_1/new/Utils.vhd" \
"../../../../assigment_1.1.srcs/sim_1/new/Test_Mult16_1.vhd" \

# Do not sort compile order
nosort
