

================================================================
== Vitis HLS Report for 'muls_2_Pipeline_VITIS_LOOP_153_2'
================================================================
* Date:           Wed Jun 14 16:04:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_2  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%l_outCount = alloca i32 1"   --->   Operation 9 'alloca' 'l_outCount' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_aVal = alloca i32 1"   --->   Operation 11 'alloca' 'l_aVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mul1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %l_aVal"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 1024, i32 %l_outCount"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i30"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_Val2_s = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %l_dataA_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:155]   --->   Operation 19 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i34 %p_Val2_s"   --->   Operation 20 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp3 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %p_Val2_s, i32 2, i32 33"   --->   Operation 21 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %p_Val2_s, i32 1"   --->   Operation 22 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%p_Val2_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_dataB_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:157]   --->   Operation 23 'read' 'p_Val2_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_val = trunc i64 %p_Val2_4"   --->   Operation 24 'trunc' 'l_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_val_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_4, i32 32, i32 63"   --->   Operation 25 'partselect' 'l_val_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %trunc_ln628, void %for.body.i.for.body.i.i30_crit_edge, void %do.end.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:187]   --->   Operation 26 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_load6 = load i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 27 'load' 'p_load6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%l_aVal_load = load i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 28 'load' 'l_aVal_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%l_c_m_val = bitcast i32 %tmp3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:745]   --->   Operation 29 'bitcast' 'l_c_m_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 30 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln110_3 = bitcast i32 %l_val_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 31 'bitcast' 'bitcast_ln110_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [4/4] (2.32ns)   --->   "%DataIn_assign_3 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 32 'fmul' 'DataIn_assign_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [4/4] (2.32ns)   --->   "%DataIn_assign_2 = fmul i32 %p_load6, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 33 'fmul' 'DataIn_assign_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln187 = store i32 %l_c_m_val, i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:187]   --->   Operation 34 'store' 'store_ln187' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln187 = store i32 %l_aVal_load, i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:187]   --->   Operation 35 'store' 'store_ln187' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.body.i.i30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:187]   --->   Operation 36 'br' 'br_ln187' <Predicate = (!trunc_ln628)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 37 [3/4] (2.32ns)   --->   "%DataIn_assign_3 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 37 'fmul' 'DataIn_assign_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [3/4] (2.32ns)   --->   "%DataIn_assign_2 = fmul i32 %p_load6, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 38 'fmul' 'DataIn_assign_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 39 [2/4] (2.32ns)   --->   "%DataIn_assign_3 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 39 'fmul' 'DataIn_assign_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [2/4] (2.32ns)   --->   "%DataIn_assign_2 = fmul i32 %p_load6, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 40 'fmul' 'DataIn_assign_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%l_outCount_4 = load i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:167]   --->   Operation 41 'load' 'l_outCount_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%l_flush_Array_addr = getelementptr i1 %l_flush_Array, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'l_flush_Array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.61ns)   --->   "%DataOut_5 = memshiftread i1 @_ssdm_op_MemShiftRead.[2 x i1]P0A, i1 %l_flush_Array_addr, i1 %p_Result_s, i1 1"   --->   Operation 43 'memshiftread' 'DataOut_5' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 1> <Depth = 2> <ShiftMem>
ST_5 : Operation 44 [1/1] (0.22ns)   --->   "%l_outCount_5 = select i1 %DataOut_5, i32 0, i32 %l_outCount_4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:167]   --->   Operation 44 'select' 'l_outCount_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/4] (2.32ns)   --->   "%DataIn_assign_3 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 45 'fmul' 'DataIn_assign_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/4] (2.32ns)   --->   "%DataIn_assign_2 = fmul i32 %p_load6, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:172]   --->   Operation 46 'fmul' 'DataIn_assign_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %l_outCount_5, i32 10, i32 31" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:181]   --->   Operation 47 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.74ns)   --->   "%icmp_ln181 = icmp_eq  i22 %tmp, i22 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:181]   --->   Operation 48 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.body.i.i30.for.body.i_crit_edge, void %if.then30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:181]   --->   Operation 49 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.41ns)   --->   "%store_ln181 = store i32 %l_outCount_5, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:181]   --->   Operation 50 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.41>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:181]   --->   Operation 51 'br' 'br_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.88ns)   --->   "%l_outCount_6 = add i32 %l_outCount_5, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:183]   --->   Operation 52 'add' 'l_outCount_6' <Predicate = (icmp_ln181)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.41ns)   --->   "%store_ln184 = store i32 %l_outCount_6, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:184]   --->   Operation 53 'store' 'store_ln184' <Predicate = (icmp_ln181)> <Delay = 0.41>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_1_addr = getelementptr i32 %l_Tc_m_Sreg_Array_1, i64 0, i64 1"   --->   Operation 54 'getelementptr' 'l_Tc_m_Sreg_Array_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_addr = getelementptr i32 %l_Tc_m_Sreg_Array, i64 0, i64 0"   --->   Operation 55 'getelementptr' 'l_Tc_m_Sreg_Array_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_33" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:154]   --->   Operation 56 'specpipeline' 'specpipeline_ln154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:148]   --->   Operation 57 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_addr, i32 %DataIn_assign_2, i1 1"   --->   Operation 58 'memshiftread' 'DataOut' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 59 [1/1] (0.61ns)   --->   "%DataOut_2 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_1_addr, i32 %DataIn_assign_3, i1 1"   --->   Operation 59 'memshiftread' 'DataOut_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %DataOut_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 60 'bitcast' 'l_val_V' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%l_val_V_8 = bitcast i32 %DataOut" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 61 'bitcast' 'l_val_V_8' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_8, i32 %l_val_V"   --->   Operation 62 'bitconcatenate' 'p_Result_6' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.21ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_mul1, i64 %p_Result_6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:182]   --->   Operation 63 'write' 'write_ln182' <Predicate = (icmp_ln181)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:184]   --->   Operation 64 'br' 'br_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (trunc_ln628)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_Tc_m_Sreg_Array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_Tc_m_Sreg_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_flush_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_dataA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_mul1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_outCount               (alloca        ) [ 0111110]
empty                    (alloca        ) [ 0110000]
l_aVal                   (alloca        ) [ 0110000]
specinterface_ln0        (specinterface ) [ 0000000]
specinterface_ln0        (specinterface ) [ 0000000]
specinterface_ln0        (specinterface ) [ 0000000]
store_ln0                (store         ) [ 0000000]
store_ln0                (store         ) [ 0000000]
store_ln0                (store         ) [ 0000000]
br_ln0                   (br            ) [ 0000000]
p_Val2_s                 (read          ) [ 0000000]
trunc_ln628              (trunc         ) [ 0111111]
tmp3                     (partselect    ) [ 0110000]
p_Result_s               (bitselect     ) [ 0111110]
p_Val2_4                 (read          ) [ 0000000]
l_val                    (trunc         ) [ 0110000]
l_val_9                  (partselect    ) [ 0110000]
br_ln187                 (br            ) [ 0000000]
p_load6                  (load          ) [ 0101110]
l_aVal_load              (load          ) [ 0101110]
l_c_m_val                (bitcast       ) [ 0000000]
bitcast_ln110            (bitcast       ) [ 0101110]
bitcast_ln110_3          (bitcast       ) [ 0101110]
store_ln187              (store         ) [ 0000000]
store_ln187              (store         ) [ 0000000]
br_ln187                 (br            ) [ 0000000]
l_outCount_4             (load          ) [ 0000000]
l_flush_Array_addr       (getelementptr ) [ 0000000]
DataOut_5                (memshiftread  ) [ 0000000]
l_outCount_5             (select        ) [ 0000000]
DataIn_assign_3          (fmul          ) [ 0100001]
DataIn_assign_2          (fmul          ) [ 0100001]
tmp                      (partselect    ) [ 0000000]
icmp_ln181               (icmp          ) [ 0100011]
br_ln181                 (br            ) [ 0000000]
store_ln181              (store         ) [ 0000000]
br_ln181                 (br            ) [ 0000000]
l_outCount_6             (add           ) [ 0000000]
store_ln184              (store         ) [ 0000000]
l_Tc_m_Sreg_Array_1_addr (getelementptr ) [ 0000000]
l_Tc_m_Sreg_Array_addr   (getelementptr ) [ 0000000]
specpipeline_ln154       (specpipeline  ) [ 0000000]
specloopname_ln148       (specloopname  ) [ 0000000]
DataOut                  (memshiftread  ) [ 0000000]
DataOut_2                (memshiftread  ) [ 0000000]
l_val_V                  (bitcast       ) [ 0000000]
l_val_V_8                (bitcast       ) [ 0000000]
p_Result_6               (bitconcatenate) [ 0000000]
write_ln182              (write         ) [ 0000000]
br_ln184                 (br            ) [ 0000000]
ret_ln0                  (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_Tc_m_Sreg_Array_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tc_m_Sreg_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_Tc_m_Sreg_Array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tc_m_Sreg_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_flush_Array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_flush_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_dataA_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l_dataB_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="l_mul1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mul1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i34P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x i1]P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x float]P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="l_outCount_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_outCount/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="l_aVal_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_aVal/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_s_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="34" slack="0"/>
<pin id="88" dir="0" index="1" bw="34" slack="0"/>
<pin id="89" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_4_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln182_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln182/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="l_flush_Array_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_flush_Array_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="l_Tc_m_Sreg_Array_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tc_m_Sreg_Array_1_addr/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="l_Tc_m_Sreg_Array_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tc_m_Sreg_Array_addr/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="DataIn_assign_3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="DataIn_assign_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln628_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="34" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="34" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="34" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="l_val_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="l_val_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_9/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_load6_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="l_aVal_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_aVal_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="l_c_m_val_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_c_m_val/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bitcast_ln110_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln110_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln187_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln187_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="l_outCount_4_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="4"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_outCount_4/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="DataOut_5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="4"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_5/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="l_outCount_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_outCount_5/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="22" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln181_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="22" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln181_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="4"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="l_outCount_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_outCount_6/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln184_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="4"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="DataOut_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="DataOut_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_2/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="l_val_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="l_val_V_8_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_8/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="304" class="1005" name="l_outCount_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_outCount "/>
</bind>
</comp>

<comp id="312" class="1005" name="empty_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="319" class="1005" name="l_aVal_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_aVal "/>
</bind>
</comp>

<comp id="326" class="1005" name="trunc_ln628_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_Result_s_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="4"/>
<pin id="337" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="340" class="1005" name="l_val_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val "/>
</bind>
</comp>

<comp id="345" class="1005" name="l_val_9_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_load6_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load6 "/>
</bind>
</comp>

<comp id="355" class="1005" name="l_aVal_load_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_aVal_load "/>
</bind>
</comp>

<comp id="360" class="1005" name="bitcast_ln110_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="365" class="1005" name="bitcast_ln110_3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="DataIn_assign_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_assign_3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="DataIn_assign_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataIn_assign_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln181_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="86" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="86" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="92" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="92" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="211"><net_src comp="196" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="192" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="105" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="229" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="229" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="121" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="113" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="290"><net_src comp="278" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="269" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="287" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="307"><net_src comp="74" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="315"><net_src comp="78" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="322"><net_src comp="82" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="329"><net_src comp="152" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="156" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="338"><net_src comp="166" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="343"><net_src comp="174" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="348"><net_src comp="178" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="353"><net_src comp="188" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="358"><net_src comp="192" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="363"><net_src comp="199" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="368"><net_src comp="203" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="373"><net_src comp="129" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="378"><net_src comp="133" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="383"><net_src comp="247" pin="2"/><net_sink comp="380" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_Tc_m_Sreg_Array_1 | {6 }
	Port: l_Tc_m_Sreg_Array | {6 }
	Port: l_flush_Array | {5 }
	Port: l_mul1 | {6 }
 - Input state : 
	Port: muls.2_Pipeline_VITIS_LOOP_153_2 : l_Tc_m_Sreg_Array_1 | {6 }
	Port: muls.2_Pipeline_VITIS_LOOP_153_2 : l_Tc_m_Sreg_Array | {6 }
	Port: muls.2_Pipeline_VITIS_LOOP_153_2 : l_flush_Array | {5 }
	Port: muls.2_Pipeline_VITIS_LOOP_153_2 : l_dataA_1 | {1 }
	Port: muls.2_Pipeline_VITIS_LOOP_153_2 : l_dataB_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		br_ln187 : 1
	State 2
		DataIn_assign_3 : 1
		DataIn_assign_2 : 1
		store_ln187 : 1
		store_ln187 : 1
	State 3
	State 4
	State 5
		DataOut_5 : 1
		l_outCount_5 : 2
		tmp : 3
		icmp_ln181 : 4
		br_ln181 : 5
		store_ln181 : 3
		l_outCount_6 : 3
		store_ln184 : 4
	State 6
		DataOut : 1
		DataOut_2 : 1
		l_val_V : 2
		l_val_V_8 : 2
		p_Result_6 : 3
		write_ln182 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_129       |    3    |   143   |    78   |
|          |        grp_fu_133       |    3    |   143   |    78   |
|----------|-------------------------|---------|---------|---------|
|    add   |   l_outCount_6_fu_258   |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|  select  |   l_outCount_5_fu_229   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln181_fu_247    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   read   |   p_Val2_s_read_fu_86   |    0    |    0    |    0    |
|          |   p_Val2_4_read_fu_92   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln182_write_fu_98 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln628_fu_152   |    0    |    0    |    0    |
|          |       l_val_fu_174      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp3_fu_156       |    0    |    0    |    0    |
|partselect|      l_val_9_fu_178     |    0    |    0    |    0    |
|          |        tmp_fu_237       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_166    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     DataOut_5_fu_220    |    0    |    0    |    0    |
|memshiftread|      DataOut_fu_269     |    0    |    0    |    0    |
|          |     DataOut_2_fu_278    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_6_fu_295    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |   286   |   242   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|DataIn_assign_2_reg_375|   32   |
|DataIn_assign_3_reg_370|   32   |
|bitcast_ln110_3_reg_365|   32   |
| bitcast_ln110_reg_360 |   32   |
|     empty_reg_312     |   32   |
|   icmp_ln181_reg_380  |    1   |
|  l_aVal_load_reg_355  |   32   |
|     l_aVal_reg_319    |   32   |
|   l_outCount_reg_304  |   32   |
|    l_val_9_reg_345    |   32   |
|     l_val_reg_340     |   32   |
|   p_Result_s_reg_335  |    1   |
|    p_load6_reg_350    |   32   |
|      tmp3_reg_330     |   32   |
|  trunc_ln628_reg_326  |    1   |
+-----------------------+--------+
|         Total         |   387  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_129 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_129 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_133 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_133 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  1.548  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |   242  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   673  |   278  |
+-----------+--------+--------+--------+--------+
