{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651083473413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651083473414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 15:17:53 2022 " "Processing started: Wed Apr 27 15:17:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651083473414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083473414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sm_ex1 -c sm_ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sm_ex1 -c sm_ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083473414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651083473596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651083473596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_ex1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm_ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm_ex1-behavior " "Found design unit 1: sm_ex1-behavior" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651083479210 ""} { "Info" "ISGN_ENTITY_NAME" "1 sm_ex1 " "Found entity 1: sm_ex1" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651083479210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sm_ex1 " "Elaborating entity \"sm_ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651083479245 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SF sm_ex1.vhd(26) " "Can't infer register for \"state.SF\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SF sm_ex1.vhd(20) " "Inferred latch for \"state.SF\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SE sm_ex1.vhd(26) " "Can't infer register for \"state.SE\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SE sm_ex1.vhd(20) " "Inferred latch for \"state.SE\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SD sm_ex1.vhd(26) " "Can't infer register for \"state.SD\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SD sm_ex1.vhd(20) " "Inferred latch for \"state.SD\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SC sm_ex1.vhd(26) " "Can't infer register for \"state.SC\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SC sm_ex1.vhd(20) " "Inferred latch for \"state.SC\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SB sm_ex1.vhd(26) " "Can't infer register for \"state.SB\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SB sm_ex1.vhd(20) " "Inferred latch for \"state.SB\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.SA sm_ex1.vhd(26) " "Can't infer register for \"state.SA\" at sm_ex1.vhd(26) because it does not hold its value outside the clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SA sm_ex1.vhd(20) " "Inferred latch for \"state.SA\" at sm_ex1.vhd(20)" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 "|sm_ex1"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sm_ex1.vhd(26) " "HDL error at sm_ex1.vhd(26): couldn't implement registers for assignments on this clock edge" {  } { { "sm_ex1.vhd" "" { Text "/home/senai/DLP/State_Machine/sm_ex1/sm_ex1.vhd" 26 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651083479247 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651083479307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 27 15:17:59 2022 " "Processing ended: Wed Apr 27 15:17:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651083479307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651083479307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651083479307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479307 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651083479406 ""}
