
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:333: parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:334: parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:335: parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:336: parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:337: parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:338: parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:339: parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:340: parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:341: parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:342: parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:343: parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:344: parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:345: parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:346: parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:347: parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:348: parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:351: parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:352: parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:355: parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:356: parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:357: parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:550: parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:551: parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:554: parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:555: parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:556: parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:557: parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:558: parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:559: parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:562: parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:565: parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:566: parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:567: parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:568: parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:569: parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:572: parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:573: parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:574: parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:595: parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:598: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:599: parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_tracer_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:9: parameter 'OPCODE_C0' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:10: parameter 'OPCODE_C1' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:11: parameter 'OPCODE_C2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:14: parameter 'INSN_LUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:15: parameter 'INSN_AUIPC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:16: parameter 'INSN_JAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:17: parameter 'INSN_JALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:20: parameter 'INSN_BEQ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:21: parameter 'INSN_BNE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:22: parameter 'INSN_BLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:23: parameter 'INSN_BGE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:24: parameter 'INSN_BLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:25: parameter 'INSN_BGEU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:26: parameter 'INSN_BALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:29: parameter 'INSN_ADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:30: parameter 'INSN_SLTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:31: parameter 'INSN_SLTIU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:32: parameter 'INSN_XORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:33: parameter 'INSN_ORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:34: parameter 'INSN_ANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:35: parameter 'INSN_SLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:36: parameter 'INSN_SRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:37: parameter 'INSN_SRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:40: parameter 'INSN_ADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:41: parameter 'INSN_SUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:42: parameter 'INSN_SLL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:43: parameter 'INSN_SLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:44: parameter 'INSN_SLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:45: parameter 'INSN_XOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:46: parameter 'INSN_SRL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:47: parameter 'INSN_SRA' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:48: parameter 'INSN_OR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:49: parameter 'INSN_AND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:52: parameter 'INSN_CSRRW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:53: parameter 'INSN_CSRRS' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:54: parameter 'INSN_CSRRC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:55: parameter 'INSN_CSRRWI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:56: parameter 'INSN_CSRRSI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:57: parameter 'INSN_CSRRCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:58: parameter 'INSN_ECALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:59: parameter 'INSN_EBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:60: parameter 'INSN_MRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:61: parameter 'INSN_DRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:62: parameter 'INSN_WFI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:65: parameter 'INSN_DIV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:66: parameter 'INSN_DIVU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:67: parameter 'INSN_REM' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:68: parameter 'INSN_REMU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:69: parameter 'INSN_PMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:70: parameter 'INSN_PMUH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:71: parameter 'INSN_PMULHSU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:72: parameter 'INSN_PMULHU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:76: parameter 'INSN_SLOI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:77: parameter 'INSN_SROI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:78: parameter 'INSN_RORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:79: parameter 'INSN_CLZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:80: parameter 'INSN_CTZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:81: parameter 'INSN_PCNT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:82: parameter 'INSN_SEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:83: parameter 'INSN_SEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:85: parameter 'INSN_ZEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:87: parameter 'INSN_ZEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:89: parameter 'INSN_SLO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:90: parameter 'INSN_SRO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:91: parameter 'INSN_ROL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:92: parameter 'INSN_ROR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:93: parameter 'INSN_MIN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:94: parameter 'INSN_MAX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:95: parameter 'INSN_MINU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:96: parameter 'INSN_MAXU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:97: parameter 'INSN_XNOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:98: parameter 'INSN_ORN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:99: parameter 'INSN_ANDN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:100: parameter 'INSN_PACK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:101: parameter 'INSN_PACKU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:102: parameter 'INSN_PACKH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:105: parameter 'INSN_SBCLRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:106: parameter 'INSN_SBSETI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:107: parameter 'INSN_SBINVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:108: parameter 'INSN_SBEXTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:110: parameter 'INSN_SBCLR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:111: parameter 'INSN_SBSET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:112: parameter 'INSN_SBINV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:113: parameter 'INSN_SBEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:117: parameter 'INSN_GREVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:119: parameter 'INSN_REV_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:121: parameter 'INSN_REV2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:123: parameter 'INSN_REV_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:125: parameter 'INSN_REV4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:127: parameter 'INSN_REV2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:129: parameter 'INSN_REV_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:131: parameter 'INSN_REV8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:133: parameter 'INSN_REV4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:135: parameter 'INSN_REV2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:137: parameter 'INSN_REV_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:139: parameter 'INSN_REV16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:141: parameter 'INSN_REV8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:143: parameter 'INSN_REV4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:145: parameter 'INSN_REV2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:147: parameter 'INSN_REV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:150: parameter 'INSN_GORCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:152: parameter 'INSN_ORC_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:154: parameter 'INSN_ORC2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:156: parameter 'INSN_ORC_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:158: parameter 'INSN_ORC4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:160: parameter 'INSN_ORC2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:162: parameter 'INSN_ORC_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:164: parameter 'INSN_ORC8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:166: parameter 'INSN_ORC4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:168: parameter 'INSN_ORC2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:170: parameter 'INSN_ORC_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:172: parameter 'INSN_ORC16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:174: parameter 'INSN_ORC8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:176: parameter 'INSN_ORC4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:178: parameter 'INSN_ORC2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:180: parameter 'INSN_ORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:183: parameter 'INSN_SHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:185: parameter 'INSN_ZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:187: parameter 'INSN_ZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:189: parameter 'INSN_ZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:191: parameter 'INSN_ZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:193: parameter 'INSN_ZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:195: parameter 'INSN_ZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:197: parameter 'INSN_ZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:199: parameter 'INSN_ZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:201: parameter 'INSN_ZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:203: parameter 'INSN_ZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:206: parameter 'INSN_UNSHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:208: parameter 'INSN_UNZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:210: parameter 'INSN_UNZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:212: parameter 'INSN_UNZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:214: parameter 'INSN_UNZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:216: parameter 'INSN_UNZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:218: parameter 'INSN_UNZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:220: parameter 'INSN_UNZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:222: parameter 'INSN_UNZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:224: parameter 'INSN_UNZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:226: parameter 'INSN_UNZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:229: parameter 'INSN_GREV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:230: parameter 'INSN_GORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:231: parameter 'INSN_SHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:232: parameter 'INSN_UNSHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:235: parameter 'INSN_BDEP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:236: parameter 'INSN_BEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:239: parameter 'INSN_FSRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:241: parameter 'INSN_CMIX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:242: parameter 'INSN_CMOV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:243: parameter 'INSN_FSL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:244: parameter 'INSN_FSR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:247: parameter 'INSN_BFP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:250: parameter 'INSN_CLMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:251: parameter 'INSN_CLMULR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:252: parameter 'INSN_CLMULH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:255: parameter 'INSN_CRC32_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:256: parameter 'INSN_CRC32_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:257: parameter 'INSN_CRC32_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:258: parameter 'INSN_CRC32C_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:259: parameter 'INSN_CRC32C_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:260: parameter 'INSN_CRC32C_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:263: parameter 'INSN_LOAD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:264: parameter 'INSN_STORE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:267: parameter 'INSN_FENCE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:268: parameter 'INSN_FENCEI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:272: parameter 'INSN_CADDI4SPN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:273: parameter 'INSN_CLW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:274: parameter 'INSN_CSW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:277: parameter 'INSN_CADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:278: parameter 'INSN_CJAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:279: parameter 'INSN_CJ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:280: parameter 'INSN_CLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:281: parameter 'INSN_CLUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:282: parameter 'INSN_CBEQZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:283: parameter 'INSN_CBNEZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:284: parameter 'INSN_CSRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:285: parameter 'INSN_CSRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:286: parameter 'INSN_CANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:287: parameter 'INSN_CSUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:288: parameter 'INSN_CXOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:289: parameter 'INSN_COR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:290: parameter 'INSN_CAND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:293: parameter 'INSN_CSLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:294: parameter 'INSN_CLWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:295: parameter 'INSN_SWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:296: parameter 'INSN_CMV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:297: parameter 'INSN_CADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:298: parameter 'INSN_CEBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:299: parameter 'INSN_CJR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:300: parameter 'INSN_CJALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:10: parameter 'ByteOrder' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:11: parameter 'NumCS' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:12: parameter 'TxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:13: parameter 'RxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:14: parameter 'CmdDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:15: parameter 'NumAlerts' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:18: parameter 'BlockAw' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:303: parameter 'SPI_HOST_INTR_STATE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:304: parameter 'SPI_HOST_INTR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:305: parameter 'SPI_HOST_INTR_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:306: parameter 'SPI_HOST_ALERT_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:307: parameter 'SPI_HOST_CONTROL_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:308: parameter 'SPI_HOST_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:309: parameter 'SPI_HOST_CONFIGOPTS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:310: parameter 'SPI_HOST_CSID_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:311: parameter 'SPI_HOST_COMMAND_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:312: parameter 'SPI_HOST_ERROR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:313: parameter 'SPI_HOST_ERROR_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:314: parameter 'SPI_HOST_EVENT_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:317: parameter 'SPI_HOST_INTR_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:318: parameter 'SPI_HOST_INTR_TEST_ERROR_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:319: parameter 'SPI_HOST_INTR_TEST_SPI_EVENT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:320: parameter 'SPI_HOST_ALERT_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:321: parameter 'SPI_HOST_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:322: parameter 'SPI_HOST_COMMAND_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:323: parameter 'SPI_HOST_COMMAND_LEN_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:324: parameter 'SPI_HOST_COMMAND_CSAAT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:325: parameter 'SPI_HOST_COMMAND_SPEED_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:326: parameter 'SPI_HOST_COMMAND_DIRECTION_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:329: parameter 'SPI_HOST_RXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:330: parameter 'SPI_HOST_RXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:331: parameter 'SPI_HOST_TXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:332: parameter 'SPI_HOST_TXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:351: parameter 'SPI_HOST_PERMIT' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_cmd_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:10: parameter 'CSW' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:11: parameter 'CmdSize' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:10: parameter 'SramDepth' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:11: parameter 'NumCmdInfo' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:12: parameter 'NumLocality' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:697: parameter 'SPI_DEVICE_INTR_STATE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:698: parameter 'SPI_DEVICE_INTR_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:699: parameter 'SPI_DEVICE_INTR_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:700: parameter 'SPI_DEVICE_ALERT_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:701: parameter 'SPI_DEVICE_CONTROL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:702: parameter 'SPI_DEVICE_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:703: parameter 'SPI_DEVICE_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:704: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:705: parameter 'SPI_DEVICE_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:706: parameter 'SPI_DEVICE_RXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:707: parameter 'SPI_DEVICE_TXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:708: parameter 'SPI_DEVICE_RXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:709: parameter 'SPI_DEVICE_TXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:710: parameter 'SPI_DEVICE_INTERCEPT_EN_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:711: parameter 'SPI_DEVICE_LAST_READ_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:712: parameter 'SPI_DEVICE_FLASH_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:713: parameter 'SPI_DEVICE_JEDEC_CC_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:714: parameter 'SPI_DEVICE_JEDEC_ID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:715: parameter 'SPI_DEVICE_READ_THRESHOLD_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:716: parameter 'SPI_DEVICE_MAILBOX_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:717: parameter 'SPI_DEVICE_UPLOAD_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:718: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:719: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:720: parameter 'SPI_DEVICE_CMD_FILTER_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:721: parameter 'SPI_DEVICE_CMD_FILTER_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:722: parameter 'SPI_DEVICE_CMD_FILTER_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:723: parameter 'SPI_DEVICE_CMD_FILTER_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:724: parameter 'SPI_DEVICE_CMD_FILTER_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:725: parameter 'SPI_DEVICE_CMD_FILTER_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:726: parameter 'SPI_DEVICE_CMD_FILTER_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:727: parameter 'SPI_DEVICE_CMD_FILTER_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:728: parameter 'SPI_DEVICE_ADDR_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:729: parameter 'SPI_DEVICE_ADDR_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:730: parameter 'SPI_DEVICE_PAYLOAD_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:731: parameter 'SPI_DEVICE_PAYLOAD_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:732: parameter 'SPI_DEVICE_CMD_INFO_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:733: parameter 'SPI_DEVICE_CMD_INFO_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:734: parameter 'SPI_DEVICE_CMD_INFO_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:735: parameter 'SPI_DEVICE_CMD_INFO_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:736: parameter 'SPI_DEVICE_CMD_INFO_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:737: parameter 'SPI_DEVICE_CMD_INFO_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:738: parameter 'SPI_DEVICE_CMD_INFO_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:739: parameter 'SPI_DEVICE_CMD_INFO_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:740: parameter 'SPI_DEVICE_CMD_INFO_8_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:741: parameter 'SPI_DEVICE_CMD_INFO_9_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:742: parameter 'SPI_DEVICE_CMD_INFO_10_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:743: parameter 'SPI_DEVICE_CMD_INFO_11_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:744: parameter 'SPI_DEVICE_CMD_INFO_12_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:745: parameter 'SPI_DEVICE_CMD_INFO_13_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:746: parameter 'SPI_DEVICE_CMD_INFO_14_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:747: parameter 'SPI_DEVICE_CMD_INFO_15_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:748: parameter 'SPI_DEVICE_CMD_INFO_16_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:749: parameter 'SPI_DEVICE_CMD_INFO_17_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:750: parameter 'SPI_DEVICE_CMD_INFO_18_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:751: parameter 'SPI_DEVICE_CMD_INFO_19_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:752: parameter 'SPI_DEVICE_CMD_INFO_20_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:753: parameter 'SPI_DEVICE_CMD_INFO_21_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:754: parameter 'SPI_DEVICE_CMD_INFO_22_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:755: parameter 'SPI_DEVICE_CMD_INFO_23_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:756: parameter 'SPI_DEVICE_CMD_INFO_EN4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:757: parameter 'SPI_DEVICE_CMD_INFO_EX4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:758: parameter 'SPI_DEVICE_TPM_CAP_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:759: parameter 'SPI_DEVICE_TPM_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:760: parameter 'SPI_DEVICE_TPM_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:761: parameter 'SPI_DEVICE_TPM_ACCESS_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:762: parameter 'SPI_DEVICE_TPM_ACCESS_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:763: parameter 'SPI_DEVICE_TPM_STS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:764: parameter 'SPI_DEVICE_TPM_INTF_CAPABILITY_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:765: parameter 'SPI_DEVICE_TPM_INT_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:766: parameter 'SPI_DEVICE_TPM_INT_VECTOR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:767: parameter 'SPI_DEVICE_TPM_INT_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:768: parameter 'SPI_DEVICE_TPM_DID_VID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:769: parameter 'SPI_DEVICE_TPM_RID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:770: parameter 'SPI_DEVICE_TPM_CMD_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:771: parameter 'SPI_DEVICE_TPM_READ_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:772: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:775: parameter 'SPI_DEVICE_INTR_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:776: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_FULL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:777: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:778: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:779: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_ERROR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:780: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_OVERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:781: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_UNDERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:782: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_CMDFIFO_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:783: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_PAYLOAD_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:784: parameter 'SPI_DEVICE_INTR_TEST_READBUF_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:785: parameter 'SPI_DEVICE_INTR_TEST_READBUF_FLIP_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:786: parameter 'SPI_DEVICE_INTR_TEST_TPM_HEADER_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:787: parameter 'SPI_DEVICE_ALERT_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:788: parameter 'SPI_DEVICE_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:789: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:790: parameter 'SPI_DEVICE_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:791: parameter 'SPI_DEVICE_STATUS_RXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:792: parameter 'SPI_DEVICE_STATUS_TXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:793: parameter 'SPI_DEVICE_STATUS_ABORT_DONE_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:794: parameter 'SPI_DEVICE_STATUS_CSB_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:795: parameter 'SPI_DEVICE_LAST_READ_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:796: parameter 'SPI_DEVICE_FLASH_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:797: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:798: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:799: parameter 'SPI_DEVICE_TPM_CMD_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:800: parameter 'SPI_DEVICE_TPM_READ_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:801: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:804: parameter 'SPI_DEVICE_BUFFER_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:805: parameter 'SPI_DEVICE_BUFFER_SIZE' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:888: parameter 'SPI_DEVICE_PERMIT' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:38: parameter 'PASSTHROUGH_REQ_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:49: parameter 'PASSTHROUGH_RSP_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:172: parameter 'CmdInfoInput' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:240: parameter 'NumReadCmdInfo' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:248: parameter 'CmdInfoIdxW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:371: parameter 'SramDw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:372: parameter 'SramStrbW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:375: parameter 'SramMsgDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:377: parameter 'SramMailboxDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:382: parameter 'SramSfdpDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:383: parameter 'SramPayloadDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:384: parameter 'SramCmdFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:385: parameter 'SramAddrFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:386: parameter 'SramTotalDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:396: parameter 'SramAw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:439: parameter 'SramReadBufferIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:440: parameter 'SramReadBufferSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:442: parameter 'SramMailboxIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:443: parameter 'SramMailboxSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:445: parameter 'SramSfdpIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:446: parameter 'SramSfdpSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:448: parameter 'SramPayloadIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:449: parameter 'SramPayloadSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:451: parameter 'SramCmdFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:452: parameter 'SramCmdFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:454: parameter 'SramAddrFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:455: parameter 'SramAddrFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:458: parameter 'BitLength' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:459: parameter 'BitCntW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_alu.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_branch_predict.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_compressed_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_controller.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_counter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_cs_registers.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_csr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_dummy_instr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_ex_block.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_prefetch_buffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_fetch_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_icache.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_id_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_if_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_load_store_unit.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_lockstep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_multdiv_fast.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_register_file_ff.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_wb_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_merge.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_select.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_command_queue.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_data_fifos.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_shift_register.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_window.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readbuffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readsram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_status.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_upload.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_fifo2sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top spi_host -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spi_host

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] spi_host_command_queue.sv:52: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:110: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] spi_host.sv:10: compiling module 'spi_host'
VERIFIC-INFO [VERI-1018] spi_host_reg_top.sv:8: compiling module 'spi_host_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:38: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VDB-1002] tlul_adapter_reg.sv:43: net 'malformed_meta_err' does not have a driver
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01001)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] spi_host_command_queue.sv:8: compiling module 'spi_host_command_queue'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VDB-1002] spi_host_command_queue.sv:36: net 'cmd_depth[2]' does not have a driver
VERIFIC-INFO [VERI-1018] spi_host_window.sv:8: compiling module 'spi_host_window'
VERIFIC-INFO [VERI-1018] spi_host_data_fifos.sv:8: compiling module 'spi_host_data_fifos(SwapBytes=1'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VDB-1002] spi_host_data_fifos.sv:68: net 'tx_depth[6]' does not have a driver
VERIFIC-WARNING [VDB-1002] spi_host_data_fifos.sv:91: net 'rx_depth[6]' does not have a driver
VERIFIC-INFO [VERI-1018] spi_host_core.sv:8: compiling module 'spi_host_core'
VERIFIC-INFO [VERI-1018] spi_host_byte_merge.sv:8: compiling module 'spi_host_byte_merge'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=8,OutW=32)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:105: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_byte_select.sv:7: compiling module 'spi_host_byte_select'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=36,OutW=9)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:142: expression size 32 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:146: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_shift_register.sv:8: compiling module 'spi_host_shift_register'
VERIFIC-INFO [VERI-1018] spi_host_fsm.sv:8: compiling module 'spi_host_fsm'
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:187: expression size 32 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:405: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:435: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module spi_host.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module spi_host_command_queue.
Importing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Importing module spi_host_core.
Importing module spi_host_byte_merge.
Importing module prim_packer_fifo(InW=8,OutW=32).
Importing module spi_host_byte_select.
Importing module prim_packer_fifo(InW=36,OutW=9).
Importing module spi_host_data_fifos(SwapBytes=1'b0).
Importing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Importing module spi_host_fsm.
Importing module prim_flop_en.
Importing module prim_generic_flop_en(ResetValue=1'b0).
Importing module spi_host_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01001).
Importing module spi_host_shift_register.
Importing module spi_host_window.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~7 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module spi_host_window.
Optimizing module spi_host_shift_register.
<suppressed ~8 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01001).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module spi_host_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_flop_en.
Optimizing module spi_host_fsm.
<suppressed ~37 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module spi_host_data_fifos(SwapBytes=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_packer_fifo(InW=36,OutW=9).
<suppressed ~9 debug messages>
Optimizing module spi_host_byte_select.
Optimizing module prim_packer_fifo(InW=8,OutW=32).
<suppressed ~6 debug messages>
Optimizing module spi_host_byte_merge.
<suppressed ~1 debug messages>
Optimizing module spi_host_core.
Optimizing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
<suppressed ~3 debug messages>
Optimizing module spi_host_command_queue.
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module spi_host_window.
Deleting now unused module spi_host_shift_register.
Deleting now unused module prim_subreg_ext(DW=32'b01001).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module spi_host_reg_top.
Deleting now unused module prim_generic_flop_en(ResetValue=1'b0).
Deleting now unused module prim_flop_en.
Deleting now unused module spi_host_fsm.
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Deleting now unused module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Deleting now unused module spi_host_data_fifos(SwapBytes=1'b0).
Deleting now unused module prim_packer_fifo(InW=36,OutW=9).
Deleting now unused module spi_host_byte_select.
Deleting now unused module prim_packer_fifo(InW=8,OutW=32).
Deleting now unused module spi_host_byte_merge.
Deleting now unused module spi_host_core.
Deleting now unused module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Deleting now unused module spi_host_command_queue.
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
<suppressed ~109 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~19 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 278 unused cells and 9650 unused wires.
<suppressed ~1412 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module spi_host...
Warning: Wire spi_host.\u_window.u_adapter_tx.malformed_meta_err is used but has no driver.
Warning: Wire spi_host.\u_window.u_adapter_rx.malformed_meta_err is used but has no driver.
Warning: Wire spi_host.\u_cmd_queue.cmd_depth [2] is used but has no driver.
Warning: Wire spi_host.\u_cmd_queue.cmd_depth [1] is used but has no driver.
Warning: Wire spi_host.\u_cmd_queue.cmd_depth [0] is used but has no driver.
Warning: Wire spi_host.\u_reg.u_reg_if.malformed_meta_err is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [6] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [5] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [4] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [3] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [2] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [1] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.rx_qd_o [0] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [6] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [5] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [4] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [3] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [2] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [1] is used but has no driver.
Warning: Wire spi_host.\u_data_fifos.tx_qd_o [0] is used but has no driver.
Found and reported 20 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~48 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_accessinval.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_accessinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdbusy.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_cmdbusy.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdinval.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_cmdinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_csidinval.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_csidinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_overflow.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_overflow.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_underflow.$verific$i17$prim_subreg.sv:72$6111: \u_reg.u_error_status_underflow.wr_en -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~156 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_25$spi_host_reg_top.sv:131$4844: { $flatten\u_reg.$verific$n1009$3716 $flatten\u_reg.$verific$n1010$3717 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6032: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1977$3824 $flatten\u_reg.$verific$n1986$3833 $flatten\u_reg.$verific$n1989$3836 $flatten\u_reg.$verific$n1992$3839 $flatten\u_reg.$verific$n1995$3842 $flatten\u_reg.$verific$n2001$3848 $flatten\u_reg.$verific$n2004$3851 $flatten\u_reg.$verific$n2007$3854 $flatten\u_reg.$verific$n2009$3856 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3622: { $flatten\u_spi_core.\u_fsm.$verific$n726$3274 $flatten\u_spi_core.\u_fsm.$verific$n1006$3300 $auto$opt_reduce.cc:134:opt_pmux$10443 }
  Optimizing cells in module \spi_host.
Performed a total of 3 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$idle_q_reg$spi_host.sv:586$1832 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$1952 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2285 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2292 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sd_i_q_reg$spi_host_shift_register.sv:109$6346 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6348 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2797 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2791 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2792 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2793 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2649 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2650 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2651 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2563 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.\u_sck_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop_en.sv:22$3703 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$wait_cntr_q_reg$spi_host_fsm.sv:448$3639 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3554 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3661 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3662 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3491 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csntrail_q_reg$spi_host_fsm.sv:175$3494 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnlead_q_reg$spi_host_fsm.sv:175$3493 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnidle_q_reg$spi_host_fsm.sv:175$3492 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3488 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3682 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csaat_q_reg$spi_host_fsm.sv:175$3496 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3489 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3490 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3498 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3499 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3497 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clkdiv_q_reg$spi_host_fsm.sv:175$3495 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clk_cntr_q_reg$spi_host_fsm.sv:319$3555 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_starting_cpha1_reg$spi_host_fsm.sv:345$3582 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_ending_cpha1_reg$spi_host_fsm.sv:345$3583 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3584 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3637 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txstall.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txqd.$verific$q_reg$prim_subreg.sv:72$6188 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txfull.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxstall.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$1950 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6188 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxempty.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$1954 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_ready.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6150 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_byteorder.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9660 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9662 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9682 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9659 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9661 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8290 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8291 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$2043 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$1953 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$1951 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3990 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3178 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3185 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3084 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3091 ($aldff) from module spi_host.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8 unused cells and 117 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6131 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6169 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6228 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6207 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6247 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6095 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6074 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6150 ($adff) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6188 ($adff) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_status_txqd.$verific$q_reg$prim_subreg.sv:72$6188 ($adff) from module spi_host.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~73 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2289.
    dead port 2/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2289.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3508.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3508.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3510.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3510.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3597.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3597.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3599.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3599.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3600.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3600.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3608.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3608.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3626.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3626.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3627.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3627.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3686.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3686.
    dead port 1/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3622.
    dead port 2/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3622.
    dead port 3/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3622.
    dead port 4/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3622.
Removed 24 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6032: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1986$3833 $flatten\u_reg.$verific$n1989$3836 $flatten\u_reg.$verific$n2001$3848 $flatten\u_reg.$verific$n2004$3851 $flatten\u_reg.$verific$n2009$3856 }
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($adff) from module spi_host.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 78 unused cells and 143 unused wires.
<suppressed ~106 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3554 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3661 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3662 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3491 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3488 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3489 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3490 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3498 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3499 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3497 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3637 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2292 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2292 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2292 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2292 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3637 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3637 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3637 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3638 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3584 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3497 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3499 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3499 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3498 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3490 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3489 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3488 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3491 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3662 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3661 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3554 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3554 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3554 ($dlatch) from module spi_host.

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~47 debug messages>

3.11.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff -nodffe -nosdff

3.11.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6057 ($adff) from module spi_host.

yosys> opt_clean

3.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 38 unused wires.
<suppressed ~19 debug messages>

yosys> opt_expr

3.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.11.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.41. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6349 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3682 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6347 ($dlatch) from module spi_host.

yosys> opt_clean

3.11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.11.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~3 debug messages>

3.11.44. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

yosys> opt_reduce

3.11.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.11.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.48. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.11.51. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

yosys> opt_reduce

3.11.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.11.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.55. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.11.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.11.58. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_host.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_window.u_adapter_tx.rdata as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_tx.rd_req }, Q = \u_window.u_adapter_tx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_tx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_tx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n181$6850, Q = \u_window.u_adapter_tx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n74$6830, Q = \u_window.u_adapter_tx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n247$6832, Q = \u_window.u_adapter_tx.error).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_rx.rd_req }, Q = \u_window.u_adapter_rx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_rx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_rx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n181$6850, Q = \u_window.u_adapter_rx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n74$6830, Q = \u_window.u_adapter_rx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n247$6832, Q = \u_window.u_adapter_rx.error).
Adding EN signal on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6348 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_shift_reg.rx_buf_valid_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2797 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_d, Q = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2791 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.depth_d, Q = \u_spi_core.u_select.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2792 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.data_d, Q = \u_spi_core.u_select.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2649 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.depth_d, Q = \u_spi_core.u_merge.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2650 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.data_d, Q = \u_spi_core.u_merge.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2563 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_merge.last_q).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9660 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9662 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9659 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n45$9623, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9661 ($adff) from module spi_host (D = \tl_i.a_opcode, Q = \u_reg.u_socket.err_resp.err_opcode).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8290 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.$verific$n206$7907, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8291 ($adff) from module spi_host (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6892 ($adff) from module spi_host (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6891 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6890 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6900 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n181$6850, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6880 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n74$6830, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6901 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n247$6832, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = \intr_hw_spi_event.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_spi_event.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = \intr_hw_error.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_error.q).
Adding EN signal on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_underflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_overflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdinval.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdbusy.q).
Adding EN signal on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6112 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_accessinval.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3990 ($adff) from module spi_host (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3178 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n132$3135, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3185 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n219$3141, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3084 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n125$3041, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3091 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n203$3047, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2285 ($adff) from module spi_host (D = $flatten\u_cmd_queue.\cmd_fifo.$verific$n73$2242, Q = \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_wptr).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10492 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10492 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10482 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10479 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10463 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10455 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10455 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10447 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10447 ($adffe) from module spi_host.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 42 unused cells and 44 unused wires.
<suppressed ~49 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~22 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10473 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10473 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10473 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$10476 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9682 ($adff) from module spi_host.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 14 unused cells and 27 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~9 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$10510 ($adffe) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10510 ($dlatch) from module spi_host.

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 9 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.13.30. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_103$spi_host.sv:363$1418 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_104$spi_host.sv:363$1419 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$verific$equal_105$spi_host.sv:363$1420 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_107$spi_host.sv:363$1422 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_108$spi_host.sv:363$1423 ($eq).
Removed top 5 bits (of 6) from port B of cell spi_host.$verific$and_149$spi_host.sv:549$1796 ($and).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6860 ($eq).
Removed top 31 bits (of 32) from port A of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7508 ($shl).
Removed top 28 bits (of 32) from port Y of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7508 ($shl).
Removed top 8 bits (of 9) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8285 ($sub).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_38$tlul_socket_1n.sv:128$8309 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_82$tlul_socket_1n.sv:159$8345 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$10433 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_46$spi_host_reg_top.sv:1601$5881 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_44$spi_host_reg_top.sv:1600$5880 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_42$spi_host_reg_top.sv:1599$5879 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_40$spi_host_reg_top.sv:1598$5878 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_38$spi_host_reg_top.sv:1597$5877 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_36$spi_host_reg_top.sv:1596$5876 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_34$spi_host_reg_top.sv:1595$5875 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2280 ($add).
Removed top 6 bits (of 7) from port B of cell spi_host.$flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3087 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3173 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3181 ($add).
Removed top 1 bits (of 8) from port A of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_20$spi_host_data_fifos.sv:117$3013 ($le).
Removed top 1 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_20$spi_host_data_fifos.sv:117$3013 ($le).
Removed top 7 bits (of 8) from port A of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_18$spi_host_data_fifos.sv:116$3011 ($le).
Removed top 1 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_18$spi_host_data_fifos.sv:116$3011 ($le).
Removed top 1 bits (of 8) from port A of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_16$spi_host_data_fifos.sv:115$3009 ($le).
Removed top 1 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_16$spi_host_data_fifos.sv:115$3009 ($le).
Removed top 1 bits (of 8) from port A of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_14$spi_host_data_fifos.sv:114$3007 ($le).
Removed top 1 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.$verific$LessThan_14$spi_host_data_fifos.sv:114$3007 ($le).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_45$prim_packer_fifo.sv:146$2821 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_44$prim_packer_fifo.sv:146$2820 ($mux).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2819 ($add).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2819 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_41$prim_packer_fifo.sv:142$2816 ($mux).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_40$prim_packer_fifo.sv:142$2815 ($mux).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_39$prim_packer_fifo.sv:142$2814 ($mux).
Removed top 1 bits (of 4) from port A of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813 ($sub).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813 ($sub).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813 ($sub).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$equal_28$prim_packer_fifo.sv:134$2803 ($eq).
Removed top 27 bits (of 36) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2801 ($shr).
Removed top 3 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1562$3861.
Removed top 2 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1615$3863.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n253$2773.
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[1][d_opcode].
Removed top 6 bits (of 8) from wire spi_host.hw2reg[status][rxqd][d].
Removed top 6 bits (of 8) from wire spi_host.rx_qd.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in spi_host: shift=$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2801, mul=$flatten\u_spi_core.\u_select.\u_packer.$verific$mult_25$prim_packer_fifo.sv:133$2800

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 5 unused cells and 19 unused wires.
<suppressed ~7 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spi_host:
  creating $macc model for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2280 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3087 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3173 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3181 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8285 ($sub).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2819 ($add).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813 ($sub).
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813.
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2819.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8285.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3181.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3173.
  creating $alu model for $macc $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3087.
  creating $alu model for $macc $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2280.
  creating $alu model for $flatten\u_data_fifos.$verific$LessThan_14$spi_host_data_fifos.sv:114$3007 ($le): new $alu
  creating $alu model for $flatten\u_data_fifos.$verific$LessThan_16$spi_host_data_fifos.sv:115$3009 ($le): new $alu
  creating $alu model for $flatten\u_data_fifos.$verific$LessThan_18$spi_host_data_fifos.sv:116$3011 ($le): new $alu
  creating $alu model for $flatten\u_data_fifos.$verific$LessThan_20$spi_host_data_fifos.sv:117$3013 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4835 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4836 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4838 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4839 ($le): new $alu
  creating $alu cell for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4839: $auto$alumacc.cc:485:replace_alu$10559
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4838: $auto$alumacc.cc:485:replace_alu$10572
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4836: $auto$alumacc.cc:485:replace_alu$10581
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4835: $auto$alumacc.cc:485:replace_alu$10594
  creating $alu cell for $flatten\u_data_fifos.$verific$LessThan_20$spi_host_data_fifos.sv:117$3013: $auto$alumacc.cc:485:replace_alu$10603
  creating $alu cell for $flatten\u_data_fifos.$verific$LessThan_18$spi_host_data_fifos.sv:116$3011: $auto$alumacc.cc:485:replace_alu$10616
  creating $alu cell for $flatten\u_data_fifos.$verific$LessThan_16$spi_host_data_fifos.sv:115$3009: $auto$alumacc.cc:485:replace_alu$10625
  creating $alu cell for $flatten\u_data_fifos.$verific$LessThan_14$spi_host_data_fifos.sv:114$3007: $auto$alumacc.cc:485:replace_alu$10634
  creating $alu cell for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2280: $auto$alumacc.cc:485:replace_alu$10643
  creating $alu cell for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3087: $auto$alumacc.cc:485:replace_alu$10646
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3173: $auto$alumacc.cc:485:replace_alu$10649
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3181: $auto$alumacc.cc:485:replace_alu$10652
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8285: $auto$alumacc.cc:485:replace_alu$10655
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2819: $auto$alumacc.cc:485:replace_alu$10658
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2813: $auto$alumacc.cc:485:replace_alu$10661
  created 15 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== spi_host ===

   Number of wires:               2962
   Number of wire bits:          14379
   Number of public wires:        2636
   Number of public wire bits:   13269
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                562
     $adff                          32
     $adffe                         38
     $alu                           15
     $and                           96
     $bmux                          17
     $eq                            36
     $logic_not                      8
     $memrd                          2
     $memwr                          2
     $mux                           88
     $ne                             3
     $not                           82
     $or                            61
     $reduce_and                    12
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 2 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== spi_host ===

   Number of wires:               2962
   Number of wire bits:          14379
   Number of public wires:        2636
   Number of public wire bits:   13269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                559
     $adff                          32
     $adffe                         38
     $alu                           15
     $and                           96
     $bmux                          17
     $eq                            36
     $logic_not                      8
     $mem_v2                         1
     $mux                           88
     $ne                             3
     $not                           82
     $or                            61
     $reduce_and                    12
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> stat

3.24. Printing statistics.

=== spi_host ===

   Number of wires:               2962
   Number of wire bits:          14379
   Number of public wires:        2636
   Number of public wire bits:   13269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                559
     $adff                          32
     $adffe                         38
     $alu                           15
     $and                           96
     $bmux                          17
     $eq                            36
     $logic_not                      8
     $mem_v2                         1
     $mux                           88
     $ne                             3
     $not                           82
     $or                            61
     $reduce_and                    12
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:820334db2782a6d4eca8ac031bc043baf65aac9a$paramod$dfddc7c82323d693c6c75cfa2a8cfad766de8e62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~4023 debug messages>

yosys> stat

3.26. Printing statistics.

=== spi_host ===

   Number of wires:               3954
   Number of wire bits:          38156
   Number of public wires:        2636
   Number of public wire bits:   13269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3450
     $_AND_                        408
     $_DFFE_PN0P_                  234
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     42
     $_DFF_PN1_                      8
     $_MUX_                       1143
     $_NOT_                        227
     $_OR_                         406
     $_XOR_                        980
     $mem_v2                         1


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1472 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~1617 debug messages>
Removed a total of 539 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$13019 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$13020 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$13021 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 284 unused cells and 908 unused wires.
<suppressed ~296 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~37 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$13008 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$13007 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$12954 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$12953 ($_DFF_PN0_) from module spi_host (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~32 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~647 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~801 debug messages>
Removed a total of 267 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$11071 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12913 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12916 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12919 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13398 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13399 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12920 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12914 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12915 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12917 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$12918 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13400 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13401 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13447 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13402 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13403 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13446 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13445 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$13404 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$11193 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$11043 ($_DFFE_PN0P_) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11043 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11193 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13404 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13445 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13446 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13403 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13402 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13447 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13401 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13400 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12918 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12917 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12915 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12914 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12920 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13399 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13398 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12919 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12916 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$12913 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11071 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11067 ($_DFF_PN0_) from module spi_host.

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 456 unused cells and 379 unused wires.
<suppressed ~520 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~80 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$12992 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$12976
        $auto$simplemap.cc:278:simplemap_mux$12972

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$12997 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$12977
        $auto$simplemap.cc:278:simplemap_mux$12973


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~2 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$16879, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$16799, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$16689, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$16620, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10460, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=\u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10452, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=\u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10489, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10497, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 26 wires to a netlist network with 13 inputs and 12 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$16879, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$16799, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 6 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$16689, asynchronously reset by !\rst_ni
Extracted 37 gates and 58 wires to a netlist network with 19 inputs and 12 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        6
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              NAND cells:       11
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$16620, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10460, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 25 gates and 47 wires to a netlist network with 21 inputs and 15 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10452, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 31 gates and 61 wires to a netlist network with 29 inputs and 15 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 41 gates and 57 wires to a netlist network with 15 inputs and 18 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        6
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 17 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10489, asynchronously reset by !\rst_ni
Extracted 63 gates and 66 wires to a netlist network with 3 inputs and 2 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 68 gates and 86 wires to a netlist network with 17 inputs and 10 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        4
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10497, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 43 gates and 76 wires to a netlist network with 32 inputs and 20 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:       12
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.31.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      160
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$17049$auto$opt_dff.cc:194:make_patterns_logic$16620, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$17129$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$abc$17079$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$17308$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$17234$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$17344$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$17396$u_reg.intg_err, arst=!\rst_ni, srst={ }

3.32.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, asynchronously reset by !\rst_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 3 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17049$auto$opt_dff.cc:194:make_patterns_logic$16620, asynchronously reset by !\rst_ni
Extracted 22 gates and 38 wires to a netlist network with 15 inputs and 13 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, asynchronously reset by !\rst_ni
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 2 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17129$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 31 inputs and 15 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, asynchronously reset by !\rst_ni
Extracted 35 gates and 48 wires to a netlist network with 13 inputs and 14 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       10
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17079$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 25 gates and 49 wires to a netlist network with 23 inputs and 16 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 54 gates and 72 wires to a netlist network with 18 inputs and 17 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17308$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 13 inputs and 9 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17234$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 14 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17344$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 41 gates and 74 wires to a netlist network with 32 inputs and 20 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:       12
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17396$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       52
ABC RESULTS:              XNOR cells:      156
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$17636$abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$17668$abc$17049$auto$opt_dff.cc:194:make_patterns_logic$16620, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17689$abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$17654$abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17696$abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17703$abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$17710$abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$17739$abc$17129$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$17782$abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, arst=!\rst_ni, srst={ }
  25 cells in clk=\clk_i, en=$abc$17816$abc$17079$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$17926$abc$17308$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$17992$abc$17344$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$17949$abc$17234$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$18044$abc$17396$u_reg.intg_err, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17636$abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 6 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17668$abc$17049$auto$opt_dff.cc:194:make_patterns_logic$16620, asynchronously reset by !\rst_ni
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 12 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17689$abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17654$abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, asynchronously reset by !\rst_ni
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 4 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17696$abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17703$abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17710$abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, asynchronously reset by !\rst_ni
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 2 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17739$abc$17129$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 33 gates and 67 wires to a netlist network with 33 inputs and 16 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:       12
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17782$abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, asynchronously reset by !\rst_ni
Extracted 33 gates and 45 wires to a netlist network with 12 inputs and 13 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17816$abc$17079$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 25 gates and 49 wires to a netlist network with 23 inputs and 15 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 50 gates and 67 wires to a netlist network with 17 inputs and 16 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17926$abc$17308$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17992$abc$17344$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 40 gates and 72 wires to a netlist network with 31 inputs and 21 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17949$abc$17234$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 13 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18044$abc$17396$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       41
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:      165
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      223
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~29 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2684 unused wires.
<suppressed ~125 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  228 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=\tl_o.a_ready, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=\u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$17008$auto$opt_dff.cc:194:make_patterns_logic$16620, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      157
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 31 gates and 61 wires to a netlist network with 30 inputs and 13 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 38 gates and 70 wires to a netlist network with 31 inputs and 20 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \tl_o.a_ready, asynchronously reset by !\rst_ni
Extracted 34 gates and 73 wires to a netlist network with 39 inputs and 21 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 51 gates and 68 wires to a netlist network with 17 inputs and 15 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        5
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 15 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17008$auto$opt_dff.cc:219:make_patterns_logic$16689, asynchronously reset by !\rst_ni
Extracted 32 gates and 45 wires to a netlist network with 13 inputs and 10 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 17 inputs and 15 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17279$auto$opt_dff.cc:219:make_patterns_logic$10489, asynchronously reset by !\rst_ni
Extracted 28 gates and 31 wires to a netlist network with 3 inputs and 2 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17337$auto$opt_dff.cc:194:make_patterns_logic$10497, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17122$auto$opt_dff.cc:194:make_patterns_logic$10452, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16976$auto$opt_dff.cc:219:make_patterns_logic$16879, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17072$auto$opt_dff.cc:194:make_patterns_logic$10460, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17008$auto$opt_dff.cc:194:make_patterns_logic$16620, asynchronously reset by !\rst_ni
Extracted 20 gates and 32 wires to a netlist network with 12 inputs and 13 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16989$auto$opt_dff.cc:219:make_patterns_logic$16799, asynchronously reset by !\rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_l57Upq/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 471 gates and 661 wires to a netlist network with 190 inputs and 77 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_l57Upq/abc_tmp_1.scr 
ABC:   #Luts =   149  Max Lvl =  12  Avg Lvl =   3.71  [   0.07 sec. at Pass 0]
ABC:   #Luts =   139  Max Lvl =  11  Avg Lvl =   3.13  [   1.44 sec. at Pass 1]
ABC:   #Luts =   137  Max Lvl =  10  Avg Lvl =   3.05  [   0.36 sec. at Pass 2]
ABC:   #Luts =   137  Max Lvl =  10  Avg Lvl =   3.05  [   0.65 sec. at Pass 3]
ABC:   #Luts =   134  Max Lvl =  10  Avg Lvl =   3.17  [   0.42 sec. at Pass 4]
ABC:   #Luts =   134  Max Lvl =  10  Avg Lvl =   3.17  [   0.62 sec. at Pass 5]
ABC:   #Luts =   134  Max Lvl =  10  Avg Lvl =   3.17  [   0.51 sec. at Pass 6]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.65 sec. at Pass 7]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.49 sec. at Pass 8]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.68 sec. at Pass 9]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.50 sec. at Pass 10]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.55 sec. at Pass 11]
ABC:   #Luts =   134  Max Lvl =   9  Avg Lvl =   2.91  [   0.12 sec. at Pass 12]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      133
ABC RESULTS:        internal signals:      394
ABC RESULTS:           input signals:      190
ABC RESULTS:          output signals:       77
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19170 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19169 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19168 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19167 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19166 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19165 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19164 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19163 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19162 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19172 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$19161$auto$blifparse.cc:362:parse_blif$19171 ($_DFFE_PN0P_) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19171 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19172 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19162 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19163 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19164 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19165 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19166 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19167 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19168 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19169 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$19161$auto$blifparse.cc:362:parse_blif$19170 ($_DLATCH_N_) from module spi_host.

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1618 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.41. Printing statistics.

=== spi_host ===

   Number of wires:               2578
   Number of wire bits:          13024
   Number of public wires:        2410
   Number of public wire bits:   12856
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $_DFFE_PN0P_                   57
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                          130
     $mux                            2


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== spi_host ===

   Number of wires:               2578
   Number of wire bits:          13024
   Number of public wires:        2410
   Number of public wire bits:   12856
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $_DFFE_PN0P_                   57
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                          130
     $mux                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
No more expansions possible.
<suppressed ~343 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~2191 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3582 debug messages>
Removed a total of 1194 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 578 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~10 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_l57Upq/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 700 gates and 878 wires to a netlist network with 176 inputs and 69 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_l57Upq/abc_tmp_2.scr 
ABC:   #Luts =   131  Max Lvl =  10  Avg Lvl =   3.48  [   0.11 sec. at Pass 0]
ABC:   #Luts =   129  Max Lvl =  13  Avg Lvl =   4.20  [   1.72 sec. at Pass 1]
ABC:   #Luts =   129  Max Lvl =  13  Avg Lvl =   4.20  [   0.39 sec. at Pass 2]
ABC:   #Luts =   129  Max Lvl =  10  Avg Lvl =   3.35  [   0.52 sec. at Pass 3]
ABC:   #Luts =   128  Max Lvl =  10  Avg Lvl =   3.46  [   0.45 sec. at Pass 4]
ABC:   #Luts =   128  Max Lvl =  10  Avg Lvl =   3.46  [   0.64 sec. at Pass 5]
ABC:   #Luts =   127  Max Lvl =  10  Avg Lvl =   3.48  [   0.45 sec. at Pass 6]
ABC:   #Luts =   127  Max Lvl =  10  Avg Lvl =   3.48  [   0.80 sec. at Pass 7]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.59 sec. at Pass 8]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.59 sec. at Pass 9]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.56 sec. at Pass 10]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.70 sec. at Pass 11]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.71 sec. at Pass 12]
ABC:   #Luts =   126  Max Lvl =  10  Avg Lvl =   3.48  [   0.15 sec. at Pass 13]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      126
ABC RESULTS:        internal signals:      633
ABC RESULTS:           input signals:      176
ABC RESULTS:          output signals:       69
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 656 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \spi_host

3.55.2. Analyzing design hierarchy..
Top module:  \spi_host
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== spi_host ===

   Number of wires:               2570
   Number of wire bits:          13016
   Number of public wires:        2410
   Number of public wire bits:   12856
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                201
     $lut                          126
     dffsre                         75


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2353 unused wires.
<suppressed ~2353 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\spi_host'.

Warnings: 667 unique messages, 667 total
End of script. Logfile hash: 0e14b5744a, CPU: user 11.58s system 0.36s, MEM: 55.47 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 91% 6x abc (124 sec), 2% 44x opt_clean (3 sec), ...
real 35.21
user 118.55
sys 17.09
