<stg><name>matrixmul_5</name>


<trans_list>

<trans id="440" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="18" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_A_V_data), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_A_V_last_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_C_V_data), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_C_V_last_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrixmul_5_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="64">
<![CDATA[
:5  %input_A_0_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_0_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="22" op_0_bw="64">
<![CDATA[
:6  %input_A_1_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_1_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="64">
<![CDATA[
:7  %input_A_2_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_2_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="22" op_0_bw="64">
<![CDATA[
:8  %input_A_3_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_3_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="64">
<![CDATA[
:9  %input_A_4_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_4_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="64">
<![CDATA[
:10  %input_A_5_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_5_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="64">
<![CDATA[
:11  %input_A_6_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_6_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="64">
<![CDATA[
:12  %input_A_7_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_A_7_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="64">
<![CDATA[
:13  %input_B_0_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_0_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="64">
<![CDATA[
:14  %input_B_1_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_1_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="64">
<![CDATA[
:15  %input_B_2_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_2_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="64">
<![CDATA[
:16  %input_B_3_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_3_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="64">
<![CDATA[
:17  %input_B_4_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_4_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="64">
<![CDATA[
:18  %input_B_5_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_5_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="64">
<![CDATA[
:19  %input_B_6_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_6_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="64">
<![CDATA[
:20  %input_B_7_V = alloca [8 x i22], align 4

]]></Node>
<StgValue><ssdm name="input_B_7_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="64">
<![CDATA[
:21  %output_C_V = alloca [64 x i22], align 4

]]></Node>
<StgValue><ssdm name="output_C_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln275"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(float* %in_A_V_data, i1* %in_A_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln276"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(float* %out_C_V_data, i1* %out_C_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln277"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln289, %loop_input_A2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i4 [ 0, %0 ], [ %select_ln295_1, %loop_input_A2_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i4 [ 0, %0 ], [ %col, %loop_input_A2_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln289 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln289 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln289, label %.preheader188.preheader.preheader, label %loop_input_A2_begin

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_A2_begin:0  %row = add i4 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_A2_begin:3  %icmp_ln290 = icmp eq i4 %col_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_input_A2_begin:4  %select_ln295 = select i1 %icmp_ln290, i4 0, i4 %col_0

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_input_A2_begin:5  %select_ln295_1 = select i1 %icmp_ln290, i4 %row, i4 %row_0

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_input_A2_begin:8  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
loop_input_A2_begin:10  %empty_14 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_A_V_data, i1* %in_A_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="33">
<![CDATA[
loop_input_A2_begin:11  %tmp_data = extractvalue { float, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
loop_input_A2_begin:12  %d_assign = fpext float %tmp_data to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="4">
<![CDATA[
loop_input_A2_begin:57  %trunc_ln203 = trunc i4 %select_ln295 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
loop_input_A2_begin:58  switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln295"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_input_A2_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_A2_end:1  %col = add i4 %select_ln295, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
loop_input_A2_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
loop_input_A2_begin:12  %d_assign = fpext float %tmp_data to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
loop_input_A2_begin:13  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="64">
<![CDATA[
loop_input_A2_begin:14  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
loop_input_A2_begin:15  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_input_A2_begin:16  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="11">
<![CDATA[
loop_input_A2_begin:17  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="52" op_0_bw="64">
<![CDATA[
loop_input_A2_begin:18  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
loop_input_A2_begin:19  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="54" op_0_bw="53">
<![CDATA[
loop_input_A2_begin:20  %p_Result_11 = zext i53 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
loop_input_A2_begin:21  %man_V_1 = sub i54 0, %p_Result_11

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
loop_input_A2_begin:22  %man_V_2 = select i1 %p_Result_10, i54 %man_V_1, i54 %p_Result_11

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop_input_A2_begin:23  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:24  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:25  %icmp_ln581 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:26  %add_ln581 = add i12 -10, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:27  %sub_ln581 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_input_A2_begin:28  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:30  %icmp_ln582 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="54">
<![CDATA[
loop_input_A2_begin:31  %trunc_ln583 = trunc i54 %man_V_2 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="12">
<![CDATA[
loop_input_A2_begin:29  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:32  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_A2_begin:33  %icmp_ln603 = icmp ult i12 %sh_amt, 22

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="32">
<![CDATA[
loop_input_A2_begin:34  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
loop_input_A2_begin:35  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="54">
<![CDATA[
loop_input_A2_begin:36  %trunc_ln586 = trunc i54 %ashr_ln586 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
loop_input_A2_begin:37  %bitcast_ln696 = bitcast float %tmp_data to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_input_A2_begin:38  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_A2_begin:39  %select_ln588 = select i1 %tmp, i22 -1, i22 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:42  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:43  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_A2_begin:44  %select_ln582 = select i1 %and_ln582, i22 %trunc_ln583, i22 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:45  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:46  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:47  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:48  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:49  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_A2_begin:50  %select_ln585 = select i1 %and_ln585, i22 %select_ln588, i22 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:51  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_A2_begin:52  %select_ln585_1 = select i1 %and_ln585_1, i22 %trunc_ln586, i22 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:53  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:54  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_A2_begin:55  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_A2_begin:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @loop_input_A1_loop_i)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_input_A2_begin:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
loop_input_A2_begin:6  %zext_ln295 = zext i4 %select_ln295_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_A2_begin:7  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_input_A2_begin:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="32">
<![CDATA[
loop_input_A2_begin:40  %sext_ln581cast = trunc i32 %sext_ln581 to i22

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_input_A2_begin:41  %shl_ln604 = shl i22 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_A2_begin:56  %select_ln603 = select i1 %and_ln603, i22 %shl_ln604, i22 %select_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %input_A_6_V_addr = getelementptr [8 x i22]* %input_A_6_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_6_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch6:1  store i22 %select_ln603, i22* %input_A_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %input_A_5_V_addr = getelementptr [8 x i22]* %input_A_5_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_5_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch5:1  store i22 %select_ln603, i22* %input_A_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %input_A_4_V_addr = getelementptr [8 x i22]* %input_A_4_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_4_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch4:1  store i22 %select_ln603, i22* %input_A_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %input_A_3_V_addr = getelementptr [8 x i22]* %input_A_3_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_3_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch3:1  store i22 %select_ln603, i22* %input_A_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %input_A_2_V_addr = getelementptr [8 x i22]* %input_A_2_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_2_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch2:1  store i22 %select_ln603, i22* %input_A_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %input_A_1_V_addr = getelementptr [8 x i22]* %input_A_1_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_1_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch1:1  store i22 %select_ln603, i22* %input_A_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %input_A_0_V_addr = getelementptr [8 x i22]* %input_A_0_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_0_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch0:1  store i22 %select_ln603, i22* %input_A_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %input_A_7_V_addr = getelementptr [8 x i22]* %input_A_7_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="input_A_7_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch7:1  store i22 %select_ln603, i22* %input_A_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %loop_input_A2_end

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader188.preheader.preheader:0  br label %.preheader188.preheader

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader188.preheader:0  %indvar_flatten19 = phi i7 [ %add_ln299, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader188.preheader:1  %row_1 = phi i4 [ %select_ln203_1, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader188.preheader:2  %col_1 = phi i4 [ %col_5, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader188.preheader:3  %icmp_ln299 = icmp eq i7 %indvar_flatten19, -64

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader188.preheader:4  %add_ln299 = add i7 %indvar_flatten19, 1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader188.preheader:5  br i1 %icmp_ln299, label %.preheader187.preheader.preheader, label %loop_input_B2_begin

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_B2_begin:0  %row_4 = add i4 1, %row_1

]]></Node>
<StgValue><ssdm name="row_4"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_B2_begin:3  %icmp_ln300 = icmp eq i4 %col_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_input_B2_begin:4  %select_ln203 = select i1 %icmp_ln300, i4 0, i4 %col_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_input_B2_begin:5  %select_ln203_1 = select i1 %icmp_ln300, i4 %row_4, i4 %row_1

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="4">
<![CDATA[
loop_input_B2_begin:6  %trunc_ln203_1 = trunc i4 %select_ln203_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_input_B2_begin:8  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
loop_input_B2_begin:10  %empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_A_V_data, i1* %in_A_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="33">
<![CDATA[
loop_input_B2_begin:11  %tmp_data_1 = extractvalue { float, i1 } %empty_17, 0

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
loop_input_B2_begin:13  %d_assign_4 = fpext float %tmp_data_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
loop_input_B2_begin:66  switch i3 %trunc_ln203_1, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln305"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_input_B2_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_input_B2_end:1  %col_5 = add i4 %select_ln203, 1

]]></Node>
<StgValue><ssdm name="col_5"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
loop_input_B2_end:2  br label %.preheader188.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="164" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
loop_input_B2_begin:13  %d_assign_4 = fpext float %tmp_data_1 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
loop_input_B2_begin:14  %ireg_V_1 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="63" op_0_bw="64">
<![CDATA[
loop_input_B2_begin:15  %trunc_ln556_1 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
loop_input_B2_begin:16  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_input_B2_begin:17  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="11">
<![CDATA[
loop_input_B2_begin:18  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="52" op_0_bw="64">
<![CDATA[
loop_input_B2_begin:19  %trunc_ln565_1 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
loop_input_B2_begin:20  %tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="53">
<![CDATA[
loop_input_B2_begin:21  %p_Result_13 = zext i53 %tmp_7 to i54

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
loop_input_B2_begin:22  %man_V_4 = sub i54 0, %p_Result_13

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
loop_input_B2_begin:23  %man_V_5 = select i1 %p_Result_12, i54 %man_V_4, i54 %p_Result_13

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
loop_input_B2_begin:24  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:25  %F2_1 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:26  %icmp_ln581_1 = icmp sgt i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:27  %add_ln581_1 = add i12 -10, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:28  %sub_ln581_1 = sub i12 10, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
loop_input_B2_begin:29  %sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:31  %icmp_ln582_1 = icmp eq i12 %F2_1, 10

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="22" op_0_bw="54">
<![CDATA[
loop_input_B2_begin:32  %trunc_ln583_1 = trunc i54 %man_V_5 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="12">
<![CDATA[
loop_input_B2_begin:30  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:33  %icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_input_B2_begin:34  %icmp_ln603_1 = icmp ult i12 %sh_amt_1, 22

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="54" op_0_bw="32">
<![CDATA[
loop_input_B2_begin:35  %zext_ln586_1 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
loop_input_B2_begin:36  %ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="54">
<![CDATA[
loop_input_B2_begin:37  %trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
loop_input_B2_begin:38  %bitcast_ln696_1 = bitcast float %tmp_data_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_input_B2_begin:39  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_B2_begin:40  %select_ln588_1 = select i1 %tmp_16, i22 -1, i22 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:43  %xor_ln571_1 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:44  %and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_B2_begin:45  %select_ln582_1 = select i1 %and_ln582_1, i22 %trunc_ln583_1, i22 0

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:46  %or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:47  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:48  %and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:49  %xor_ln585_1 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:50  %and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_B2_begin:51  %select_ln585_2 = select i1 %and_ln585_2, i22 %select_ln588_1, i22 %select_ln582_1

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:52  %and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_B2_begin:53  %select_ln585_3 = select i1 %and_ln585_3, i22 %trunc_ln586_1, i22 %select_ln585_2

]]></Node>
<StgValue><ssdm name="select_ln585_3"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:54  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:55  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_input_B2_begin:56  %and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_B2_begin:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @loop_input_B1_loop_i)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_input_B2_begin:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_B2_begin:7  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_input_B2_begin:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln302"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="4">
<![CDATA[
loop_input_B2_begin:12  %zext_ln305 = zext i4 %select_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="and_ln603_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="32">
<![CDATA[
loop_input_B2_begin:41  %sext_ln581_1cast = trunc i32 %sext_ln581_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln581_1cast"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="and_ln603_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_input_B2_begin:42  %shl_ln604_1 = shl i22 %trunc_ln583_1, %sext_ln581_1cast

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_input_B2_begin:57  %select_ln603_1 = select i1 %and_ln603_1, i22 %shl_ln604_1, i22 %select_ln585_3

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:58  %input_B_0_V_addr_1 = getelementptr [8 x i22]* %input_B_0_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_0_V_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:59  %input_B_1_V_addr_1 = getelementptr [8 x i22]* %input_B_1_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_1_V_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:60  %input_B_2_V_addr_1 = getelementptr [8 x i22]* %input_B_2_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_2_V_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:61  %input_B_3_V_addr_1 = getelementptr [8 x i22]* %input_B_3_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_3_V_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:62  %input_B_4_V_addr_1 = getelementptr [8 x i22]* %input_B_4_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_4_V_addr_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:63  %input_B_5_V_addr_1 = getelementptr [8 x i22]* %input_B_5_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_5_V_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:64  %input_B_6_V_addr_1 = getelementptr [8 x i22]* %input_B_6_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_6_V_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_input_B2_begin:65  %input_B_7_V_addr_1 = getelementptr [8 x i22]* %input_B_7_V, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="input_B_7_V_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch14:0  store i22 %select_ln603_1, i22* %input_B_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch13:0  store i22 %select_ln603_1, i22* %input_B_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch12:0  store i22 %select_ln603_1, i22* %input_B_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch11:0  store i22 %select_ln603_1, i22* %input_B_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch10:0  store i22 %select_ln603_1, i22* %input_B_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch9:0  store i22 %select_ln603_1, i22* %input_B_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch8:0  store i22 %select_ln603_1, i22* %input_B_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="22" op_1_bw="3">
<![CDATA[
branch15:0  store i22 %select_ln603_1, i22* %input_B_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %loop_input_B2_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader187.preheader.preheader:0  br label %.preheader187.preheader

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader187.preheader:0  %indvar_flatten39 = phi i7 [ %add_ln311, %loop2 ], [ 0, %.preheader187.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader187.preheader:1  %row_2 = phi i4 [ %select_ln318_1, %loop2 ], [ 0, %.preheader187.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader187.preheader:2  %col_2 = phi i4 [ %col_4, %loop2 ], [ 0, %.preheader187.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader187.preheader:3  %icmp_ln311 = icmp eq i7 %indvar_flatten39, -64

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader187.preheader:4  %add_ln311 = add i7 %indvar_flatten39, 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader187.preheader:5  br i1 %icmp_ln311, label %.preheader.preheader.preheader, label %loop2

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop2:0  %row_5 = add i4 %row_2, 1

]]></Node>
<StgValue><ssdm name="row_5"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop2:3  %icmp_ln312 = icmp eq i4 %col_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop2:4  %select_ln318 = select i1 %icmp_ln312, i4 0, i4 %col_2

]]></Node>
<StgValue><ssdm name="select_ln318"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop2:5  %select_ln318_1 = select i1 %icmp_ln312, i4 %row_5, i4 %row_2

]]></Node>
<StgValue><ssdm name="select_ln318_1"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="4">
<![CDATA[
loop2:8  %zext_ln318_2 = zext i4 %select_ln318_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:9  %input_A_0_V_addr_1 = getelementptr [8 x i22]* %input_A_0_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_0_V_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="22" op_0_bw="3">
<![CDATA[
loop2:10  %input_A_0_V_load = load i22* %input_A_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_0_V_load"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:12  %input_A_1_V_addr_1 = getelementptr [8 x i22]* %input_A_1_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_1_V_addr_1"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="22" op_0_bw="3">
<![CDATA[
loop2:13  %input_A_1_V_load = load i22* %input_A_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_1_V_load"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:15  %input_A_2_V_addr_1 = getelementptr [8 x i22]* %input_A_2_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_2_V_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="22" op_0_bw="3">
<![CDATA[
loop2:16  %input_A_2_V_load = load i22* %input_A_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_2_V_load"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="4">
<![CDATA[
loop2:36  %zext_ln318_1 = zext i4 %select_ln318 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:41  %input_B_0_V_addr = getelementptr [8 x i22]* %input_B_0_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_0_V_addr"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="22" op_0_bw="3">
<![CDATA[
loop2:42  %input_B_0_V_load = load i22* %input_B_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_0_V_load"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:45  %input_B_1_V_addr = getelementptr [8 x i22]* %input_B_1_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_1_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="22" op_0_bw="3">
<![CDATA[
loop2:46  %input_B_1_V_load = load i22* %input_B_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_1_V_load"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:52  %input_B_2_V_addr = getelementptr [8 x i22]* %input_B_2_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_2_V_addr"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="3">
<![CDATA[
loop2:53  %input_B_2_V_load = load i22* %input_B_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_2_V_load"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop2:97  %col_4 = add i4 %select_ln318, 1

]]></Node>
<StgValue><ssdm name="col_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="264" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="22" op_0_bw="3">
<![CDATA[
loop2:10  %input_A_0_V_load = load i22* %input_A_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_0_V_load"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="22">
<![CDATA[
loop2:11  %sext_ln318 = sext i22 %input_A_0_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="22" op_0_bw="3">
<![CDATA[
loop2:13  %input_A_1_V_load = load i22* %input_A_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_1_V_load"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="22">
<![CDATA[
loop2:14  %sext_ln318_1 = sext i22 %input_A_1_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_1"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="22" op_0_bw="3">
<![CDATA[
loop2:16  %input_A_2_V_load = load i22* %input_A_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_2_V_load"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="22">
<![CDATA[
loop2:17  %sext_ln318_2 = sext i22 %input_A_2_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_2"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:18  %input_A_3_V_addr_1 = getelementptr [8 x i22]* %input_A_3_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_3_V_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="22" op_0_bw="3">
<![CDATA[
loop2:19  %input_A_3_V_load = load i22* %input_A_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_3_V_load"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:21  %input_A_4_V_addr_1 = getelementptr [8 x i22]* %input_A_4_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_4_V_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="22" op_0_bw="3">
<![CDATA[
loop2:22  %input_A_4_V_load = load i22* %input_A_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_4_V_load"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:24  %input_A_5_V_addr_1 = getelementptr [8 x i22]* %input_A_5_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_5_V_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="3">
<![CDATA[
loop2:25  %input_A_5_V_load = load i22* %input_A_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_5_V_load"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="22" op_0_bw="3">
<![CDATA[
loop2:42  %input_B_0_V_load = load i22* %input_B_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_0_V_load"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="22">
<![CDATA[
loop2:43  %sext_ln1118 = sext i22 %input_B_0_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:44  %mul_ln1118 = mul i32 %sext_ln318, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="22" op_0_bw="3">
<![CDATA[
loop2:46  %input_B_1_V_load = load i22* %input_B_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_1_V_load"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="22">
<![CDATA[
loop2:47  %sext_ln1192 = sext i22 %input_B_1_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:48  %mul_ln1192 = mul i32 %sext_ln318_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:49  %tmp_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="3">
<![CDATA[
loop2:53  %input_B_2_V_load = load i22* %input_B_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_2_V_load"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="22">
<![CDATA[
loop2:54  %sext_ln1192_1 = sext i22 %input_B_2_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:55  %mul_ln1192_1 = mul i32 %sext_ln318_2, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:59  %input_B_3_V_addr = getelementptr [8 x i22]* %input_B_3_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_3_V_addr"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="3">
<![CDATA[
loop2:60  %input_B_3_V_load = load i22* %input_B_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_3_V_load"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:66  %input_B_4_V_addr = getelementptr [8 x i22]* %input_B_4_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_4_V_addr"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="22" op_0_bw="3">
<![CDATA[
loop2:67  %input_B_4_V_load = load i22* %input_B_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_4_V_load"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:73  %input_B_5_V_addr = getelementptr [8 x i22]* %input_B_5_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_5_V_addr"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="22" op_0_bw="3">
<![CDATA[
loop2:74  %input_B_5_V_load = load i22* %input_B_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_5_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="292" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="22" op_0_bw="3">
<![CDATA[
loop2:19  %input_A_3_V_load = load i22* %input_A_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_3_V_load"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="22">
<![CDATA[
loop2:20  %sext_ln318_3 = sext i22 %input_A_3_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_3"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="22" op_0_bw="3">
<![CDATA[
loop2:22  %input_A_4_V_load = load i22* %input_A_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_4_V_load"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="22">
<![CDATA[
loop2:23  %sext_ln318_4 = sext i22 %input_A_4_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_4"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="3">
<![CDATA[
loop2:25  %input_A_5_V_load = load i22* %input_A_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_5_V_load"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="22">
<![CDATA[
loop2:26  %sext_ln318_5 = sext i22 %input_A_5_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_5"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:27  %input_A_6_V_addr_1 = getelementptr [8 x i22]* %input_A_6_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_6_V_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="3">
<![CDATA[
loop2:28  %input_A_6_V_load = load i22* %input_A_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_6_V_load"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:30  %input_A_7_V_addr_1 = getelementptr [8 x i22]* %input_A_7_V, i64 0, i64 %zext_ln318_2

]]></Node>
<StgValue><ssdm name="input_A_7_V_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="22" op_0_bw="3">
<![CDATA[
loop2:31  %input_A_7_V_load = load i22* %input_A_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_7_V_load"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:50  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:51  %add_ln1192 = add i32 %shl_ln, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:56  %tmp_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:57  %shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:58  %add_ln1192_1 = add i32 %shl_ln728_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="22" op_0_bw="3">
<![CDATA[
loop2:60  %input_B_3_V_load = load i22* %input_B_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_3_V_load"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="22">
<![CDATA[
loop2:61  %sext_ln1192_2 = sext i22 %input_B_3_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:62  %mul_ln1192_2 = mul i32 %sext_ln318_3, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:63  %tmp_5 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="22" op_0_bw="3">
<![CDATA[
loop2:67  %input_B_4_V_load = load i22* %input_B_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_4_V_load"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="22">
<![CDATA[
loop2:68  %sext_ln1192_3 = sext i22 %input_B_4_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:69  %mul_ln1192_3 = mul i32 %sext_ln318_4, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="22" op_0_bw="3">
<![CDATA[
loop2:74  %input_B_5_V_load = load i22* %input_B_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_5_V_load"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="22">
<![CDATA[
loop2:75  %sext_ln1192_4 = sext i22 %input_B_5_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:76  %mul_ln1192_4 = mul i32 %sext_ln318_5, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:80  %input_B_6_V_addr = getelementptr [8 x i22]* %input_B_6_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_6_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="22" op_0_bw="3">
<![CDATA[
loop2:81  %input_B_6_V_load = load i22* %input_B_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_6_V_load"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:87  %input_B_7_V_addr = getelementptr [8 x i22]* %input_B_7_V, i64 0, i64 %zext_ln318_1

]]></Node>
<StgValue><ssdm name="input_B_7_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="22" op_0_bw="3">
<![CDATA[
loop2:88  %input_B_7_V_load = load i22* %input_B_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_7_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="321" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="3">
<![CDATA[
loop2:28  %input_A_6_V_load = load i22* %input_A_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_6_V_load"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="22">
<![CDATA[
loop2:29  %sext_ln318_6 = sext i22 %input_A_6_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_6"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="22" op_0_bw="3">
<![CDATA[
loop2:31  %input_A_7_V_load = load i22* %input_A_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_A_7_V_load"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="22">
<![CDATA[
loop2:32  %sext_ln318_7 = sext i22 %input_A_7_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln318_7"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:64  %shl_ln728_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:65  %add_ln1192_2 = add i32 %shl_ln728_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:70  %tmp_10 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_2, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:71  %shl_ln728_3 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_10, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:72  %add_ln1192_3 = add i32 %shl_ln728_3, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:77  %tmp_11 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_3, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:78  %shl_ln728_4 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_11, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:79  %add_ln1192_4 = add i32 %shl_ln728_4, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="22" op_0_bw="3">
<![CDATA[
loop2:81  %input_B_6_V_load = load i22* %input_B_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_6_V_load"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="22">
<![CDATA[
loop2:82  %sext_ln1192_5 = sext i22 %input_B_6_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:83  %mul_ln1192_5 = mul i32 %sext_ln318_6, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:84  %tmp_12 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_4, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="22" op_0_bw="3">
<![CDATA[
loop2:88  %input_B_7_V_load = load i22* %input_B_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_B_7_V_load"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="22">
<![CDATA[
loop2:89  %sext_ln1192_6 = sext i22 %input_B_7_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:90  %mul_ln1192_6 = mul i32 %sext_ln318_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop2:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @loop1_loop2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop2:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
loop2:6  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln318_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="7">
<![CDATA[
loop2:7  %zext_ln318 = zext i7 %tmp_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop2:33  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln312"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop2:34  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop2:35  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln314"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="4">
<![CDATA[
loop2:37  %zext_ln203 = zext i4 %select_ln318 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop2:38  %add_ln203 = add i8 %zext_ln203, %zext_ln318

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="8">
<![CDATA[
loop2:39  %zext_ln203_1 = zext i8 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop2:40  %output_C_V_addr_1 = getelementptr [64 x i22]* %output_C_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="output_C_V_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:85  %shl_ln728_5 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:86  %add_ln1192_5 = add i32 %shl_ln728_5, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:91  %tmp_13 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_5, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
loop2:92  %shl_ln728_6 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop2:93  %add_ln1192_6 = add i32 %shl_ln728_6, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop2:94  %trunc_ln708_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_6, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="22" op_1_bw="6">
<![CDATA[
loop2:95  store i22 %trunc_ln708_7, i22* %output_C_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop2:96  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
loop2:98  br label %.preheader187.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten51 = phi i7 [ %add_ln325, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %row_3 = phi i4 [ %select_ln329_1, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %col_3 = phi i4 [ %col_6, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col_3"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %icmp_ln325 = icmp eq i7 %indvar_flatten51, -64

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:4  %add_ln325 = add i7 %indvar_flatten51, 1

]]></Node>
<StgValue><ssdm name="add_ln325"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln325, label %2, label %loop_output_C2

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:0  %row_6 = add i4 1, %row_3

]]></Node>
<StgValue><ssdm name="row_6"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:3  %icmp_ln326 = icmp eq i4 %col_3, -8

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_output_C2:4  %select_ln329 = select i1 %icmp_ln326, i4 0, i4 %col_3

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
loop_output_C2:5  %select_ln329_1 = select i1 %icmp_ln326, i4 %row_6, i4 %row_3

]]></Node>
<StgValue><ssdm name="select_ln329_1"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
loop_output_C2:6  %tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln329_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="7">
<![CDATA[
loop_output_C2:7  %zext_ln331 = zext i7 %tmp_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:8  %icmp_ln331 = icmp eq i4 %row_6, 7

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:9  %icmp_ln331_2 = icmp eq i4 %row_3, 7

]]></Node>
<StgValue><ssdm name="icmp_ln331_2"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
loop_output_C2:10  %select_ln329_2 = select i1 %icmp_ln326, i1 %icmp_ln331, i1 %icmp_ln331_2

]]></Node>
<StgValue><ssdm name="select_ln329_2"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="4">
<![CDATA[
loop_output_C2:14  %zext_ln935 = zext i4 %select_ln329 to i8

]]></Node>
<StgValue><ssdm name="zext_ln935"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop_output_C2:15  %add_ln935 = add i8 %zext_ln331, %zext_ln935

]]></Node>
<StgValue><ssdm name="add_ln935"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="8">
<![CDATA[
loop_output_C2:16  %zext_ln935_1 = zext i8 %add_ln935 to i64

]]></Node>
<StgValue><ssdm name="zext_ln935_1"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_output_C2:17  %output_C_V_addr = getelementptr [64 x i22]* %output_C_V, i64 0, i64 %zext_ln935_1

]]></Node>
<StgValue><ssdm name="output_C_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="22" op_0_bw="6">
<![CDATA[
loop_output_C2:18  %tmp_V_3 = load i22* %output_C_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:64  %icmp_ln331_1 = icmp eq i4 %select_ln329, 7

]]></Node>
<StgValue><ssdm name="icmp_ln331_1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_output_C2:65  %tmp_last_V = and i1 %select_ln329_2, %icmp_ln331_1

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_output_C2:68  %col_6 = add i4 1, %select_ln329

]]></Node>
<StgValue><ssdm name="col_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="384" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="22" op_0_bw="6">
<![CDATA[
loop_output_C2:18  %tmp_V_3 = load i22* %output_C_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:19  %icmp_ln935 = icmp eq i22 %tmp_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
loop_output_C2:20  %p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %tmp_V_3, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:21  %tmp_V = sub i22 0, %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_output_C2:22  %tmp_V_4 = select i1 %p_Result_14, i22 %tmp_V, i22 %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_output_C2:23  %p_Result_s = call i22 @llvm.part.select.i22(i22 %tmp_V_4, i32 21, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="22">
<![CDATA[
loop_output_C2:24  %p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
loop_output_C2:25  %l = call i32 @llvm.cttz.i32(i32 %p_Result_15, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:26  %sub_ln944 = sub nsw i32 22, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="32">
<![CDATA[
loop_output_C2:27  %trunc_ln944 = trunc i32 %sub_ln944 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:28  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_output_C2:29  %tmp_19 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32">
<![CDATA[
loop_output_C2:31  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_output_C2:32  %sub_ln947 = sub i5 15, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="32">
<![CDATA[
loop_output_C2:57  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="399" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop_output_C2:30  %icmp_ln947 = icmp sgt i31 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="22" op_0_bw="5">
<![CDATA[
loop_output_C2:33  %zext_ln947 = zext i5 %sub_ln947 to i22

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:34  %lshr_ln947 = lshr i22 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:35  %p_Result_8 = and i22 %tmp_V_4, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:36  %icmp_ln947_1 = icmp ne i22 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_output_C2:37  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_output_C2:38  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_output_C2:39  %xor_ln949 = xor i1 %tmp_20, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_output_C2:40  %add_ln949 = add i22 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
loop_output_C2:41  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %tmp_V_4, i22 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_output_C2:42  %and_ln949 = and i1 %p_Result_6, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_output_C2:43  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
loop_output_C2:44  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="22">
<![CDATA[
loop_output_C2:45  %m = zext i22 %tmp_V_4 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:46  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:47  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:48  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:49  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:50  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_output_C2:51  %m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_output_C2:52  %m_2 = add i32 %m_1, %or_ln

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_output_C2:53  %m_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_output_C2:55  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="31">
<![CDATA[
loop_output_C2:54  %m_6 = zext i31 %m_5 to i32

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_output_C2:56  %select_ln964 = select i1 %tmp_21, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop_output_C2:58  %sub_ln964 = sub i8 12, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop_output_C2:59  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
loop_output_C2:60  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_14, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
loop_output_C2:61  %p_Result_16 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_s, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
loop_output_C2:62  %bitcast_ln739 = bitcast i32 %p_Result_16 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_output_C2:63  %tmp_data_2 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
loop_output_C2:66  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_C_V_data, i1* %out_C_V_last_V, float %tmp_data_2, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln338"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_output_C2:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @loop_output_C1_loop_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_output_C2:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_output_C2:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln326"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_output_C2:12  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_output_C2:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln327"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
loop_output_C2:66  call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_C_V_data, i1* %out_C_V_last_V, float %tmp_data_2, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln338"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_output_C2:67  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
loop_output_C2:69  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln341"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
