library ieee;
use ieee.std_logic_1164.all;

entity sumtractor8bit is
	Port(
		ain: in std_logic_vector(0 to 7);
		bin: in std_logic_vector(0 to 7);
		sel: in std_logic;
		addsub: in std_logic;
		zout: out std_logic_vector(0 to 7);
		overflow: out std_logic;
	);