$date
	Sat Oct 22 19:58:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#587864
b10001 !
1"
#587866
b10001 &
b10001 %
1$
#587867
0"
#587870
b110100 &
b110100 %
#587874
b11010 &
b11010 %
#587878
b1101 &
b1101 %
#587882
b101000 &
b101000 %
#587886
b10100 &
b10100 %
#587890
b1010 &
b1010 %
#587894
b101 &
b101 %
#587898
b10000 &
b10000 %
#587902
b1000 &
b1000 %
#587906
b100 &
b100 %
#587910
b10 &
b10 %
#587914
b1 &
b1 %
1#
#587918
b0 &
0#
b0 %
0$
#1603044
b1000 !
1"
#1603046
b1000 &
b1000 %
1$
#1603047
0"
#1603050
b100 &
b100 %
#1603054
b10 &
b10 %
#1603058
b1 &
b1 %
1#
#1603062
b0 &
0#
b0 %
0$
#2628919
b11101 !
1"
#2628922
b11101 &
b11101 %
1$
#2628923
0"
#2628926
b1011000 &
b1011000 %
#2628930
b101100 &
b101100 %
#2628934
b10110 &
b10110 %
#2628938
b1011 &
b1011 %
#2628942
b100010 &
b100010 %
#2628946
b10001 &
b10001 %
#2628950
b110100 &
b110100 %
#2628954
b11010 &
b11010 %
#2628958
b1101 &
b1101 %
#2628962
b101000 &
b101000 %
#2628966
b10100 &
b10100 %
#2628970
b1010 &
b1010 %
#2628974
b101 &
b101 %
#2628978
b10000 &
b10000 %
#2628982
b1000 &
b1000 %
#2628986
b100 &
b100 %
#2628990
b10 &
b10 %
#2628994
b1 &
b1 %
1#
#2628998
b0 &
0#
b0 %
0$
#4500012
