Fitter report for LAB4
Tue Oct 11 20:31:09 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 11 20:31:09 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; LAB4                                        ;
; Top-level Entity Name              ; LAB4                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,690 / 114,480 ( 2 % )                     ;
;     Total combinational functions  ; 2,260 / 114,480 ( 2 % )                     ;
;     Dedicated logic registers      ; 1,187 / 114,480 ( 1 % )                     ;
; Total registers                    ; 1187                                        ;
; Total pins                         ; 130 / 529 ( 25 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,728 / 3,981,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.7%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; FL_CE_N       ; Missing drive strength               ;
; FL_OE_N       ; Missing drive strength               ;
; FL_RST_N      ; Missing drive strength               ;
; FL_WE_N       ; Missing drive strength               ;
; DRAM_CAS_N    ; Missing drive strength               ;
; DRAM_CKE      ; Missing drive strength               ;
; DRAM_CS_N     ; Missing drive strength               ;
; DRAM_RAS_N    ; Missing drive strength               ;
; DRAM_WE_N     ; Missing drive strength               ;
; VGA_HS        ; Missing drive strength               ;
; VGA_VS        ; Missing drive strength               ;
; VGA_SYNC_N    ; Missing drive strength               ;
; VGA_BLANK_N   ; Missing drive strength               ;
; VGA_CLK       ; Missing drive strength               ;
; DRAM_CLK      ; Missing drive strength               ;
; DRAM_ADDR[12] ; Missing drive strength               ;
; DRAM_ADDR[11] ; Missing drive strength               ;
; DRAM_ADDR[10] ; Missing drive strength               ;
; DRAM_ADDR[9]  ; Missing drive strength               ;
; DRAM_ADDR[8]  ; Missing drive strength               ;
; DRAM_ADDR[7]  ; Missing drive strength               ;
; DRAM_ADDR[6]  ; Missing drive strength               ;
; DRAM_ADDR[5]  ; Missing drive strength               ;
; DRAM_ADDR[4]  ; Missing drive strength               ;
; DRAM_ADDR[3]  ; Missing drive strength               ;
; DRAM_ADDR[2]  ; Missing drive strength               ;
; DRAM_ADDR[1]  ; Missing drive strength               ;
; DRAM_ADDR[0]  ; Missing drive strength               ;
; DRAM_BA[1]    ; Missing drive strength               ;
; DRAM_BA[0]    ; Missing drive strength               ;
; DRAM_DQM[3]   ; Missing drive strength               ;
; DRAM_DQM[2]   ; Missing drive strength               ;
; DRAM_DQM[1]   ; Missing drive strength               ;
; DRAM_DQM[0]   ; Missing drive strength               ;
; FL_ADDR[22]   ; Missing drive strength               ;
; FL_ADDR[21]   ; Missing drive strength               ;
; FL_ADDR[20]   ; Missing drive strength               ;
; FL_ADDR[19]   ; Missing drive strength               ;
; FL_ADDR[18]   ; Missing drive strength               ;
; FL_ADDR[17]   ; Missing drive strength               ;
; FL_ADDR[16]   ; Missing drive strength               ;
; FL_ADDR[15]   ; Missing drive strength               ;
; FL_ADDR[14]   ; Missing drive strength               ;
; FL_ADDR[13]   ; Missing drive strength               ;
; FL_ADDR[12]   ; Missing drive strength               ;
; FL_ADDR[11]   ; Missing drive strength               ;
; FL_ADDR[10]   ; Missing drive strength               ;
; FL_ADDR[9]    ; Missing drive strength               ;
; FL_ADDR[8]    ; Missing drive strength               ;
; FL_ADDR[7]    ; Missing drive strength               ;
; FL_ADDR[6]    ; Missing drive strength               ;
; FL_ADDR[5]    ; Missing drive strength               ;
; FL_ADDR[4]    ; Missing drive strength               ;
; FL_ADDR[3]    ; Missing drive strength               ;
; FL_ADDR[2]    ; Missing drive strength               ;
; FL_ADDR[1]    ; Missing drive strength               ;
; FL_ADDR[0]    ; Missing drive strength               ;
; LEDG[1]       ; Missing drive strength and slew rate ;
; LEDG[0]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength               ;
; VGA_B[6]      ; Missing drive strength               ;
; VGA_B[5]      ; Missing drive strength               ;
; VGA_B[4]      ; Missing drive strength               ;
; VGA_B[3]      ; Missing drive strength               ;
; VGA_B[2]      ; Missing drive strength               ;
; VGA_B[1]      ; Missing drive strength               ;
; VGA_B[0]      ; Missing drive strength               ;
; VGA_G[7]      ; Missing drive strength               ;
; VGA_G[6]      ; Missing drive strength               ;
; VGA_G[5]      ; Missing drive strength               ;
; VGA_G[4]      ; Missing drive strength               ;
; VGA_G[3]      ; Missing drive strength               ;
; VGA_G[2]      ; Missing drive strength               ;
; VGA_G[1]      ; Missing drive strength               ;
; VGA_G[0]      ; Missing drive strength               ;
; VGA_R[7]      ; Missing drive strength               ;
; VGA_R[6]      ; Missing drive strength               ;
; VGA_R[5]      ; Missing drive strength               ;
; VGA_R[4]      ; Missing drive strength               ;
; VGA_R[3]      ; Missing drive strength               ;
; VGA_R[2]      ; Missing drive strength               ;
; VGA_R[1]      ; Missing drive strength               ;
; VGA_R[0]      ; Missing drive strength               ;
; DRAM_DQ[23]   ; Missing drive strength               ;
; DRAM_DQ[22]   ; Missing drive strength               ;
; DRAM_DQ[21]   ; Missing drive strength               ;
; DRAM_DQ[20]   ; Missing drive strength               ;
; DRAM_DQ[19]   ; Missing drive strength               ;
; DRAM_DQ[18]   ; Missing drive strength               ;
; DRAM_DQ[17]   ; Missing drive strength               ;
; DRAM_DQ[16]   ; Missing drive strength               ;
; DRAM_DQ[15]   ; Missing drive strength               ;
; DRAM_DQ[14]   ; Missing drive strength               ;
; DRAM_DQ[13]   ; Missing drive strength               ;
; DRAM_DQ[12]   ; Missing drive strength               ;
; DRAM_DQ[11]   ; Missing drive strength               ;
; DRAM_DQ[10]   ; Missing drive strength               ;
; DRAM_DQ[9]    ; Missing drive strength               ;
; DRAM_DQ[8]    ; Missing drive strength               ;
; DRAM_DQ[7]    ; Missing drive strength               ;
; DRAM_DQ[6]    ; Missing drive strength               ;
; DRAM_DQ[5]    ; Missing drive strength               ;
; DRAM_DQ[4]    ; Missing drive strength               ;
; DRAM_DQ[3]    ; Missing drive strength               ;
; DRAM_DQ[2]    ; Missing drive strength               ;
; DRAM_DQ[1]    ; Missing drive strength               ;
; DRAM_DQ[0]    ; Missing drive strength               ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------------+-------------+------------------------+-----------+------------------------------------------------------+-------------------------------------------------------------------------------+------------------+------------------------------------------------------+
; Node                                                                             ; Action     ; Operation   ; Reason                 ; Node Port ; Node Port Name                                       ; Destination Node                                                              ; Destination Port ; Destination Port Name                                ;
+----------------------------------------------------------------------------------+------------+-------------+------------------------+-----------+------------------------------------------------------+-------------------------------------------------------------------------------+------------------+------------------------------------------------------+
;    clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|pll1      ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_25|altpll_component|auto_generated|pll1/clk[0]   ; clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; CLK              ; pll_75|altpll_component|auto_generated|pll1/clk[4]   ;
;    clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|pll1      ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_25|altpll_component|auto_generated|pll1/clk[1]   ; clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; CLK              ; pll_75|altpll_component|auto_generated|pll1/clk[4]   ;
;    clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|pll1      ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_25|altpll_component|auto_generated|pll1/clk[2]   ; clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; CLK              ; pll_75|altpll_component|auto_generated|pll1/clk[4]   ;
;    clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_75|altpll_component|auto_generated|pll1/clk[0]   ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[3] ;
;    clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_75|altpll_component|auto_generated|pll1/clk[1]   ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[4] ;
;    clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_75|altpll_component|auto_generated|pll1/clk[2]   ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[3] ;
;    clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_75|altpll_component|auto_generated|pll1/clk[3]   ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[3] ;
;    clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_2516|altpll_component|auto_generated|pll1/clk[1] ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[0] ;
;    clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_2516|altpll_component|auto_generated|pll1/clk[2] ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[0] ;
;    clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1    ; Merged PLL ; PLL Merging ; PLL Usage Optimization ; CLK       ; pll_75|altpll_component|auto_generated|pll1/clk[4]   ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ; CLK              ; pll_2516|altpll_component|auto_generated|pll1/clk[1] ;
+----------------------------------------------------------------------------------+------------+-------------+------------------------+-----------+------------------------------------------------------+-------------------------------------------------------------------------------+------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                ;
+-------------------------+----------------+--------------+-------------------------+---------------+----------------+
; Name                    ; Ignored Entity ; Ignored From ; Ignored To              ; Ignored Value ; Ignored Source ;
+-------------------------+----------------+--------------+-------------------------+---------------+----------------+
; Location                ;                ;              ; AUD_ADCDAT              ; PIN_D2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_ADCLRCK             ; PIN_C2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_BCLK                ; PIN_F2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACDAT              ; PIN_D1        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACLRCK             ; PIN_E3        ; QSF Assignment ;
; Location                ;                ;              ; AUD_XCK                 ; PIN_E1        ; QSF Assignment ;
; Location                ;                ;              ; CLOCK2_50               ; PIN_AG14      ; QSF Assignment ;
; Location                ;                ;              ; CLOCK3_50               ; PIN_AG15      ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[24]             ; PIN_U5        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[25]             ; PIN_R7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[26]             ; PIN_R1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[27]             ; PIN_R2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[28]             ; PIN_R3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[29]             ; PIN_T3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[30]             ; PIN_U4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[31]             ; PIN_U1        ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SCLK            ; PIN_D14       ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SDAT            ; PIN_E14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_GTX_CLK           ; PIN_A17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_INT_N             ; PIN_A21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_LINK100           ; PIN_C14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDC               ; PIN_C20       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDIO              ; PIN_B21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RST_N             ; PIN_C19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CLK            ; PIN_A15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_COL            ; PIN_E15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CRS            ; PIN_D15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[0]        ; PIN_C16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[1]        ; PIN_D16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[2]        ; PIN_D17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[3]        ; PIN_C15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DV             ; PIN_C17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_ER             ; PIN_D18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_CLK            ; PIN_B17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[0]        ; PIN_C18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[1]        ; PIN_D19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[2]        ; PIN_A19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[3]        ; PIN_B19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_EN             ; PIN_A18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_ER             ; PIN_B18       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_GTX_CLK           ; PIN_C23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_INT_N             ; PIN_D24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_LINK100           ; PIN_D13       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDC               ; PIN_D23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDIO              ; PIN_D25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RST_N             ; PIN_D22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CLK            ; PIN_B15       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_COL            ; PIN_B22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CRS            ; PIN_D20       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[0]        ; PIN_B23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[1]        ; PIN_C21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[2]        ; PIN_A23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[3]        ; PIN_D21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DV             ; PIN_A22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_ER             ; PIN_C24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_CLK            ; PIN_C22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[0]        ; PIN_C25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[1]        ; PIN_A26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[2]        ; PIN_B26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[3]        ; PIN_C26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_EN             ; PIN_B25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_ER             ; PIN_A25       ; QSF Assignment ;
; Location                ;                ;              ; ENETCLK_25              ; PIN_A14       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[0]                ; PIN_J10       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[1]                ; PIN_J14       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[2]                ; PIN_H13       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[3]                ; PIN_H14       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[4]                ; PIN_F14       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[5]                ; PIN_E10       ; QSF Assignment ;
; Location                ;                ;              ; EX_IO[6]                ; PIN_D9        ; QSF Assignment ;
; Location                ;                ;              ; FL_RY                   ; PIN_Y1        ; QSF Assignment ;
; Location                ;                ;              ; FL_WP_N                 ; PIN_AE12      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[0]                 ; PIN_AB22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[10]                ; PIN_AC19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[11]                ; PIN_AF16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[12]                ; PIN_AD19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[13]                ; PIN_AF15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[14]                ; PIN_AF24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[15]                ; PIN_AE21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[16]                ; PIN_AF25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[17]                ; PIN_AC22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[18]                ; PIN_AE22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[19]                ; PIN_AF21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[1]                 ; PIN_AC15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[20]                ; PIN_AF22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[21]                ; PIN_AD22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[22]                ; PIN_AG25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[23]                ; PIN_AD25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[24]                ; PIN_AH25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[25]                ; PIN_AE25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[26]                ; PIN_AG22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[27]                ; PIN_AE24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[28]                ; PIN_AH22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[29]                ; PIN_AF26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[2]                 ; PIN_AB21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[30]                ; PIN_AE20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[31]                ; PIN_AG23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[32]                ; PIN_AF20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[33]                ; PIN_AH26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[34]                ; PIN_AH23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[35]                ; PIN_AG26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[3]                 ; PIN_Y17       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[4]                 ; PIN_AC21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[5]                 ; PIN_Y16       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[6]                 ; PIN_AD21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[7]                 ; PIN_AE16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[8]                 ; PIN_AD15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[9]                 ; PIN_AE15      ; QSF Assignment ;
; Location                ;                ;              ; HEX0[0]                 ; PIN_G18       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[1]                 ; PIN_F22       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[2]                 ; PIN_E17       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[3]                 ; PIN_L26       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[4]                 ; PIN_L25       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[5]                 ; PIN_J22       ; QSF Assignment ;
; Location                ;                ;              ; HEX0[6]                 ; PIN_H22       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[0]                 ; PIN_M24       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[1]                 ; PIN_Y22       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[2]                 ; PIN_W21       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[3]                 ; PIN_W22       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[4]                 ; PIN_W25       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[5]                 ; PIN_U23       ; QSF Assignment ;
; Location                ;                ;              ; HEX1[6]                 ; PIN_U24       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[0]                 ; PIN_AA25      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[1]                 ; PIN_AA26      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[2]                 ; PIN_Y25       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[3]                 ; PIN_W26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[4]                 ; PIN_Y26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[5]                 ; PIN_W27       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[6]                 ; PIN_W28       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[0]                 ; PIN_V21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[1]                 ; PIN_U21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[2]                 ; PIN_AB20      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[3]                 ; PIN_AA21      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[4]                 ; PIN_AD24      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[5]                 ; PIN_AF23      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[6]                 ; PIN_Y19       ; QSF Assignment ;
; Location                ;                ;              ; HEX4[0]                 ; PIN_AB19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[1]                 ; PIN_AA19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[2]                 ; PIN_AG21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[3]                 ; PIN_AH21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[4]                 ; PIN_AE19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[5]                 ; PIN_AF19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[6]                 ; PIN_AE18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[0]                 ; PIN_AD18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[1]                 ; PIN_AC18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[2]                 ; PIN_AB18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[3]                 ; PIN_AH19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[4]                 ; PIN_AG19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[5]                 ; PIN_AF18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[6]                 ; PIN_AH18      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[0]                 ; PIN_AA17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[1]                 ; PIN_AB16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[2]                 ; PIN_AA16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[3]                 ; PIN_AB17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[4]                 ; PIN_AB15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[5]                 ; PIN_AA15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[6]                 ; PIN_AC17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[0]                 ; PIN_AD17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[1]                 ; PIN_AE17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[2]                 ; PIN_AG17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[3]                 ; PIN_AH17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[4]                 ; PIN_AF17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[5]                 ; PIN_AG18      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[6]                 ; PIN_AA14      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN0             ; PIN_AH15      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N1           ; PIN_J28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N2           ; PIN_Y28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P1           ; PIN_J27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P2           ; PIN_Y27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT0            ; PIN_AD28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N1          ; PIN_G24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N2          ; PIN_V24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P1          ; PIN_G23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P2          ; PIN_V23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[0]               ; PIN_AE26      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[1]               ; PIN_AE28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[2]               ; PIN_AE27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[3]               ; PIN_AF27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[0]          ; PIN_F25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[10]         ; PIN_U26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[11]         ; PIN_L22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[12]         ; PIN_N26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[13]         ; PIN_P26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[14]         ; PIN_R21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[15]         ; PIN_R23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[16]         ; PIN_T22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[1]          ; PIN_C27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[2]          ; PIN_E26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[3]          ; PIN_G26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[4]          ; PIN_H26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[5]          ; PIN_K26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[6]          ; PIN_L24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[7]          ; PIN_M26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[8]          ; PIN_R26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[9]          ; PIN_T26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[0]          ; PIN_F24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[10]         ; PIN_U25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[11]         ; PIN_L21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[12]         ; PIN_N25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[13]         ; PIN_P25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[14]         ; PIN_P21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[15]         ; PIN_R22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[16]         ; PIN_T21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[1]          ; PIN_D26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[2]          ; PIN_F26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[3]          ; PIN_G25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[4]          ; PIN_H25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[5]          ; PIN_K25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[6]          ; PIN_L23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[7]          ; PIN_M25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[8]          ; PIN_R25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[9]          ; PIN_T25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[0]          ; PIN_D28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[10]         ; PIN_J26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[11]         ; PIN_L28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[12]         ; PIN_V26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[13]         ; PIN_R28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[14]         ; PIN_U28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[15]         ; PIN_V28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[16]         ; PIN_V22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[1]          ; PIN_E28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[2]          ; PIN_F28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[3]          ; PIN_G28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[4]          ; PIN_K28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[5]          ; PIN_M28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[6]          ; PIN_K22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[7]          ; PIN_H24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[8]          ; PIN_J24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[9]          ; PIN_P28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[0]          ; PIN_D27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[10]         ; PIN_J25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[11]         ; PIN_L27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[12]         ; PIN_V25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[13]         ; PIN_R27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[14]         ; PIN_U27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[15]         ; PIN_V27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[16]         ; PIN_U22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[1]          ; PIN_E27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[2]          ; PIN_F27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[3]          ; PIN_G27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[4]          ; PIN_K27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[5]          ; PIN_M27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[6]          ; PIN_K21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[7]          ; PIN_H23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[8]          ; PIN_J23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[9]          ; PIN_P27       ; QSF Assignment ;
; Location                ;                ;              ; I2C_SCLK                ; PIN_B7        ; QSF Assignment ;
; Location                ;                ;              ; I2C_SDAT                ; PIN_A8        ; QSF Assignment ;
; Location                ;                ;              ; IRDA_RXD                ; PIN_Y15       ; QSF Assignment ;
; Location                ;                ;              ; LCD_BLON                ; PIN_L6        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[0]             ; PIN_L3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[1]             ; PIN_L1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[2]             ; PIN_L2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[3]             ; PIN_K7        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[4]             ; PIN_K1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[5]             ; PIN_K2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[6]             ; PIN_M3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[7]             ; PIN_M5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_EN                  ; PIN_L4        ; QSF Assignment ;
; Location                ;                ;              ; LCD_ON                  ; PIN_L5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RS                  ; PIN_M2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RW                  ; PIN_M1        ; QSF Assignment ;
; Location                ;                ;              ; LEDG[2]                 ; PIN_E25       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[3]                 ; PIN_E24       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[4]                 ; PIN_H21       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[5]                 ; PIN_G20       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[6]                 ; PIN_G22       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[7]                 ; PIN_G21       ; QSF Assignment ;
; Location                ;                ;              ; LEDG[8]                 ; PIN_F17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[10]                ; PIN_J15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[11]                ; PIN_H16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[12]                ; PIN_J16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[13]                ; PIN_H17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[14]                ; PIN_F15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[15]                ; PIN_G15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[16]                ; PIN_G16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[17]                ; PIN_H15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[6]                 ; PIN_J19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[7]                 ; PIN_H19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[8]                 ; PIN_J17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[9]                 ; PIN_G17       ; QSF Assignment ;
; Location                ;                ;              ; OTG_ADDR[0]             ; PIN_H7        ; QSF Assignment ;
; Location                ;                ;              ; OTG_ADDR[1]             ; PIN_C3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_CS_N                ; PIN_A3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[0]             ; PIN_J6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[10]            ; PIN_G1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[11]            ; PIN_G2        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[12]            ; PIN_G3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[13]            ; PIN_F1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[14]            ; PIN_F3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[15]            ; PIN_G4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[1]             ; PIN_K4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[2]             ; PIN_J5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[3]             ; PIN_K3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[4]             ; PIN_J4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[5]             ; PIN_J3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[6]             ; PIN_J7        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[7]             ; PIN_H6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[8]             ; PIN_H3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[9]             ; PIN_H4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DREQ[0]             ; PIN_J1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_INT                 ; PIN_D5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_RD_N                ; PIN_B3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_RST_N               ; PIN_C5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_WR_N                ; PIN_A4        ; QSF Assignment ;
; Location                ;                ;              ; PS2_CLK                 ; PIN_G6        ; QSF Assignment ;
; Location                ;                ;              ; PS2_CLK2                ; PIN_G5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_DAT                 ; PIN_H5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_DAT2                ; PIN_F5        ; QSF Assignment ;
; Location                ;                ;              ; SD_CLK                  ; PIN_AE13      ; QSF Assignment ;
; Location                ;                ;              ; SD_CMD                  ; PIN_AD14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[0]               ; PIN_AE14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[1]               ; PIN_AF13      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[2]               ; PIN_AB14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[3]               ; PIN_AC14      ; QSF Assignment ;
; Location                ;                ;              ; SD_WP_N                 ; PIN_AF14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKIN               ; PIN_AH14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKOUT              ; PIN_AE23      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[0]            ; PIN_AB7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[10]           ; PIN_AF2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[11]           ; PIN_AD3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[12]           ; PIN_AB4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[13]           ; PIN_AC3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[14]           ; PIN_AA4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[15]           ; PIN_AB11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[16]           ; PIN_AC11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[17]           ; PIN_AB9       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[18]           ; PIN_AB8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[19]           ; PIN_T8        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[1]            ; PIN_AD7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[2]            ; PIN_AE7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[3]            ; PIN_AC7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[4]            ; PIN_AB6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[5]            ; PIN_AE6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[6]            ; PIN_AB5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[7]            ; PIN_AC5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[8]            ; PIN_AF5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[9]            ; PIN_T7        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_CE_N               ; PIN_AF8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[0]              ; PIN_AH3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[10]             ; PIN_AE2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[11]             ; PIN_AE1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[12]             ; PIN_AE3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[13]             ; PIN_AE4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[14]             ; PIN_AF3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[15]             ; PIN_AG3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[1]              ; PIN_AF4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[2]              ; PIN_AG4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[3]              ; PIN_AH4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[4]              ; PIN_AF6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[5]              ; PIN_AG6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[6]              ; PIN_AH6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[7]              ; PIN_AF7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[8]              ; PIN_AD1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[9]              ; PIN_AD2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_LB_N               ; PIN_AD4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_OE_N               ; PIN_AD5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_UB_N               ; PIN_AC4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_WE_N               ; PIN_AE8       ; QSF Assignment ;
; Location                ;                ;              ; SW[10]                  ; PIN_AC24      ; QSF Assignment ;
; Location                ;                ;              ; SW[11]                  ; PIN_AB24      ; QSF Assignment ;
; Location                ;                ;              ; SW[12]                  ; PIN_AB23      ; QSF Assignment ;
; Location                ;                ;              ; SW[13]                  ; PIN_AA24      ; QSF Assignment ;
; Location                ;                ;              ; SW[14]                  ; PIN_AA23      ; QSF Assignment ;
; Location                ;                ;              ; SW[15]                  ; PIN_AA22      ; QSF Assignment ;
; Location                ;                ;              ; SW[16]                  ; PIN_Y24       ; QSF Assignment ;
; Location                ;                ;              ; SW[17]                  ; PIN_Y23       ; QSF Assignment ;
; Location                ;                ;              ; SW[4]                   ; PIN_AB27      ; QSF Assignment ;
; Location                ;                ;              ; SW[5]                   ; PIN_AC26      ; QSF Assignment ;
; Location                ;                ;              ; SW[6]                   ; PIN_AD26      ; QSF Assignment ;
; Location                ;                ;              ; SW[7]                   ; PIN_AB26      ; QSF Assignment ;
; Location                ;                ;              ; SW[8]                   ; PIN_AC25      ; QSF Assignment ;
; Location                ;                ;              ; SW[9]                   ; PIN_AB25      ; QSF Assignment ;
; Location                ;                ;              ; TD_CLK27                ; PIN_B14       ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[0]              ; PIN_E8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[1]              ; PIN_A7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[2]              ; PIN_D8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[3]              ; PIN_C7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[4]              ; PIN_D7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[5]              ; PIN_D6        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[6]              ; PIN_E7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[7]              ; PIN_F7        ; QSF Assignment ;
; Location                ;                ;              ; TD_HS                   ; PIN_E5        ; QSF Assignment ;
; Location                ;                ;              ; TD_RESET_N              ; PIN_G7        ; QSF Assignment ;
; Location                ;                ;              ; TD_VS                   ; PIN_E4        ; QSF Assignment ;
; Location                ;                ;              ; UART_CTS                ; PIN_J13       ; QSF Assignment ;
; Location                ;                ;              ; UART_RTS                ; PIN_G14       ; QSF Assignment ;
; Location                ;                ;              ; UART_RXD                ; PIN_G12       ; QSF Assignment ;
; Location                ;                ;              ; UART_TXD                ; PIN_G9        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_0 ; PIN_W3        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_1 ; PIN_W2        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_2 ; PIN_V4        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_3 ; PIN_W1        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_4 ; PIN_V3        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_5 ; PIN_V2        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_6 ; PIN_V1        ; QSF Assignment ;
; Location                ;                ;              ; altera_reserved_lai_0_7 ; PIN_U3        ; QSF Assignment ;
; I/O Maximum Toggle Rate ; LAB4           ;              ; HEX0                    ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; LAB4           ;              ; HEX1                    ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; LAB4           ;              ; HEX2                    ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; LAB4           ;              ; HEX3[0]                 ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; LAB4           ;              ; HEX3[1]                 ; 0 MHz         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_ADCDAT              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_ADCLRCK             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_BCLK                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_DACDAT              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_DACLRCK             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; AUD_XCK                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; CLOCK2_50               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; CLOCK3_50               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[24]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[25]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[26]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[27]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[28]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[29]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[30]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; DRAM_DQ[31]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EEP_I2C_SCLK            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EEP_I2C_SDAT            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_GTX_CLK           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_INT_N             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_LINK100           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_MDC               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_MDIO              ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RST_N             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_CLK            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_COL            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_CRS            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_DATA[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_DATA[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_DATA[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_DATA[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_DV             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_RX_ER             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_CLK            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_DATA[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_DATA[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_DATA[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_DATA[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_EN             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET0_TX_ER             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_GTX_CLK           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_INT_N             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_LINK100           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_MDC               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_MDIO              ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RST_N             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_CLK            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_COL            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_CRS            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_DATA[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_DATA[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_DATA[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_DATA[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_DV             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_RX_ER             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_CLK            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_DATA[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_DATA[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_DATA[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_DATA[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_EN             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENET1_TX_ER             ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; ENETCLK_25              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[0]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[1]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[2]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[3]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[4]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[5]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; EX_IO[6]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; FL_RY                   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; FL_WP_N                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[0]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[10]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[11]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[12]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[13]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[14]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[15]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[16]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[17]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[18]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[19]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[1]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[20]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[21]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[22]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[23]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[24]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[25]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[26]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[27]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[28]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[29]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[30]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[31]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[32]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[33]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[34]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[35]                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[7]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[8]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; GPIO[9]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[0]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[1]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[2]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[3]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[4]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[5]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX0[6]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[0]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[1]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[2]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[3]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[4]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[5]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX1[6]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[0]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[1]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[2]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[3]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[4]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[5]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX2[6]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[0]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[1]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX3[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[0]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[1]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX4[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[0]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[1]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX5[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[0]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[1]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX6[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[0]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[1]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[2]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[3]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[4]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[5]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HEX7[6]                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKIN0             ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKIN_N1           ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKIN_N2           ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKIN_P1           ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKIN_P2           ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKOUT0            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKOUT_N1          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKOUT_N2          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKOUT_P1          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_CLKOUT_P2          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_D[0]               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_D[1]               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_D[2]               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_D[3]               ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[0]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[10]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[11]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[12]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[13]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[14]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[15]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[16]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[1]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[2]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[3]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[4]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[5]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[6]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[7]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[8]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_N[9]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[0]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[10]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[11]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[12]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[13]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[14]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[15]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[16]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[1]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[2]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[3]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[4]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[5]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[6]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[7]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[8]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_RX_D_P[9]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[0]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[10]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[11]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[12]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[13]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[14]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[15]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[16]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[1]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[2]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[3]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[4]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[5]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[6]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[7]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[8]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_N[9]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[0]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[10]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[11]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[12]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[13]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[14]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[15]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[16]         ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[1]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[2]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[3]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[4]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[5]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[6]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[7]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[8]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; HSMC_TX_D_P[9]          ; LVDS          ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; I2C_SCLK                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; I2C_SDAT                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; IRDA_RXD                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_BLON                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[0]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[1]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[2]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[3]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[4]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[5]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[6]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_DATA[7]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_EN                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_ON                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_RS                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LCD_RW                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[2]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[3]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[4]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[5]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[6]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[7]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDG[8]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[10]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[11]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[12]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[13]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[14]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[15]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[16]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[17]                ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[6]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[7]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[8]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; LEDR[9]                 ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_ADDR[0]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_ADDR[1]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_CS_N                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[0]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[10]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[11]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[12]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[13]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[14]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[15]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[1]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[2]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[3]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[4]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[5]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[6]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[7]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[8]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_DATA[9]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_INT                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_RD_N                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_RST_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; OTG_WR_N                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; PS2_CLK                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; PS2_CLK2                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; PS2_DAT                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; PS2_DAT2                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_CLK                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_CMD                  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_DAT[0]               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_DAT[1]               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_DAT[2]               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_DAT[3]               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SD_WP_N                 ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SMA_CLKIN               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SMA_CLKOUT              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[0]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[10]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[11]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[12]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[13]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[14]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[15]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[16]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[17]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[18]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[19]           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[1]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[2]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[3]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[4]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[5]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[6]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[7]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[8]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_ADDR[9]            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_CE_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[0]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[10]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[11]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[12]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[13]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[14]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[15]             ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[1]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[2]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[3]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[4]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[5]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[6]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[7]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[8]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_DQ[9]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_LB_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_OE_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_UB_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SRAM_WE_N               ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[10]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[11]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[12]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[13]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[14]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[15]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[16]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[17]                  ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[4]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[5]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[6]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[7]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[8]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; SW[9]                   ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_CLK27                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[0]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[1]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[2]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[3]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[4]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[5]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[6]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_DATA[7]              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_HS                   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_RESET_N              ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; TD_VS                   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; UART_CTS                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; UART_RTS                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; UART_RXD                ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; LAB4           ;              ; UART_TXD                ; 3.3-V LVTTL   ; QSF Assignment ;
+-------------------------+----------------+--------------+-------------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3783 ) ; 0.00 % ( 0 / 3783 )        ; 0.00 % ( 0 / 3783 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3783 ) ; 0.00 % ( 0 / 3783 )        ; 0.00 % ( 0 / 3783 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3769 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 2,690 / 114,480 ( 2 % )      ;
;     -- Combinational with no register       ; 1503                         ;
;     -- Register only                        ; 430                          ;
;     -- Combinational with a register        ; 757                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1109                         ;
;     -- 3 input functions                    ; 629                          ;
;     -- <=2 input functions                  ; 522                          ;
;     -- Register only                        ; 430                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1748                         ;
;     -- arithmetic mode                      ; 512                          ;
;                                             ;                              ;
; Total registers*                            ; 1,187 / 117,053 ( 1 % )      ;
;     -- Dedicated logic registers            ; 1,187 / 114,480 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 203 / 7,155 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 130 / 529 ( 25 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                ;
;                                             ;                              ;
; Global signals                              ; 4                            ;
; M9Ks                                        ; 2 / 432 ( < 1 % )            ;
; Total block memory bits                     ; 9,728 / 3,981,312 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 3,981,312 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global clocks                               ; 4 / 20 ( 20 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 0.9% / 0.9% / 0.9%           ;
; Peak interconnect usage (total/H/V)         ; 12.0% / 11.2% / 13.0%        ;
; Maximum fan-out                             ; 604                          ;
; Highest non-global fan-out                  ; 288                          ;
; Total fan-out                               ; 11284                        ;
; Average fan-out                             ; 2.82                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2690 / 114480 ( 2 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1503                  ; 0                              ;
;     -- Register only                        ; 430                   ; 0                              ;
;     -- Combinational with a register        ; 757                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1109                  ; 0                              ;
;     -- 3 input functions                    ; 629                   ; 0                              ;
;     -- <=2 input functions                  ; 522                   ; 0                              ;
;     -- Register only                        ; 430                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1748                  ; 0                              ;
;     -- arithmetic mode                      ; 512                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1187                  ; 0                              ;
;     -- Dedicated logic registers            ; 1187 / 114480 ( 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 203 / 7155 ( 3 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 130                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 9728                  ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 432 ( < 1 % )     ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 0 / 24 ( 0 % )        ; 5 / 24 ( 20 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 1222                  ; 1                              ;
;     -- Registered Input Connections         ; 1190                  ; 0                              ;
;     -- Output Connections                   ; 25                    ; 1198                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11324                 ; 1209                           ;
;     -- Registered Connections               ; 5211                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 48                    ; 1199                           ;
;     -- hard_block:auto_generated_inst       ; 1199                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 17                    ; 3                              ;
;     -- Output Ports                         ; 89                    ; 10                             ;
;     -- Bidir Ports                          ; 24                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[0] ; AH8   ; 3        ; 20           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[1] ; AF10  ; 3        ; 29           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[2] ; AG10  ; 3        ; 31           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[3] ; AH10  ; 3        ; 31           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[4] ; AF11  ; 3        ; 35           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[5] ; AG11  ; 3        ; 40           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[6] ; AH11  ; 3        ; 40           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; FL_DQ[7] ; AF12  ; 3        ; 33           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]   ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]   ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V7    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T4    ; 2        ; 0            ; 33           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U6    ; 2        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V6    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[0]    ; AG12  ; 3        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[10]   ; AE9   ; 3        ; 27           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[11]   ; AF9   ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[12]   ; AA10  ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[13]   ; AD8   ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[14]   ; AC8   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[15]   ; Y10   ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[16]   ; AA8   ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[17]   ; AH12  ; 3        ; 54           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[18]   ; AC12  ; 3        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[19]   ; AD12  ; 3        ; 47           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[1]    ; AH7   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[20]   ; AE10  ; 3        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[21]   ; AD10  ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[22]   ; AD11  ; 3        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[2]    ; Y13   ; 3        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[3]    ; Y14   ; 3        ; 56           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[4]    ; Y12   ; 3        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[5]    ; AA13  ; 3        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[6]    ; AA12  ; 3        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[7]    ; AB13  ; 3        ; 47           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[8]    ; AB12  ; 3        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_ADDR[9]    ; AB10  ; 3        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_CE_N       ; AG7   ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_OE_N       ; AG8   ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_RST_N      ; AE11  ; 3        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FL_WE_N       ; AC10  ; 3        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F11   ; 8        ; 31           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; C11   ; 8        ; 23           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; A11   ; 8        ; 42           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; D11   ; 8        ; 23           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; C8    ; 8        ; 16           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F10   ; 8        ; 20           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; C9    ; 8        ; 23           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; H8    ; 8        ; 11           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; H10   ; 8        ; 20           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------+
; DRAM_DQ[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
; DRAM_DQ[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; fl_controller:inst2|state.IDLE (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; VGA_B[5]                ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; VGA_B[7]                ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; VGA_B[4]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; VGA_B[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 56 ( 27 % ) ; 3.3V          ; --           ;
; 2        ; 38 / 63 ( 60 % ) ; 3.3V          ; --           ;
; 3        ; 36 / 73 ( 49 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 71 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 5 / 65 ( 8 % )   ; 2.5V          ; --           ;
; 6        ; 3 / 58 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 8 / 72 ( 11 % )  ; 2.5V          ; --           ;
; 8        ; 29 / 71 ( 41 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; VGA_B[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 482        ; 8        ; VGA_CLK                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; FL_ADDR[16]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; FL_ADDR[12]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; FL_ADDR[6]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 190        ; 3        ; FL_ADDR[5]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; FL_ADDR[9]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; FL_ADDR[8]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 181        ; 3        ; FL_ADDR[7]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; FL_ADDR[14]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; FL_WE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; FL_ADDR[18]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; FL_ADDR[13]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; FL_ADDR[21]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 186        ; 3        ; FL_ADDR[22]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 182        ; 3        ; FL_ADDR[19]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; FL_ADDR[10]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 165        ; 3        ; FL_ADDR[20]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 171        ; 3        ; FL_RST_N                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; FL_ADDR[11]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 166        ; 3        ; FL_DQ[1]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ; 172        ; 3        ; FL_DQ[4]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF12     ; 170        ; 3        ; FL_DQ[7]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; FL_CE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG8      ; 156        ; 3        ; FL_OE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; FL_DQ[2]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG11     ; 175        ; 3        ; FL_DQ[5]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG12     ; 193        ; 3        ; FL_ADDR[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; FL_ADDR[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH8      ; 157        ; 3        ; FL_DQ[0]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; FL_DQ[3]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH11     ; 176        ; 3        ; FL_DQ[6]                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH12     ; 194        ; 3        ; FL_ADDR[17]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; VGA_G[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; VGA_G[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 510        ; 8        ; VGA_G[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 495        ; 8        ; VGA_SYNC_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; VGA_B[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; VGA_B[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; VGA_B[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; VGA_G[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 500        ; 8        ; VGA_BLANK_N                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 498        ; 8        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; VGA_R[4]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 506        ; 8        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; VGA_R[6]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; VGA_R[7]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; VGA_R[5]                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; FL_ADDR[15]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; FL_ADDR[4]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 189        ; 3        ; FL_ADDR[2]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 197        ; 3        ; FL_ADDR[3]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------+
; Name                          ; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; pll_2516|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Source Synchronous                                                            ;
; Compensate clock              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                            ;
; Switchover type               ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                      ;
; Nominal VCO frequency         ; 600.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                          ;
; VCO phase shift step          ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                            ;
; VCO divide                    ; --                                                                            ;
; Freq min lock                 ; 25.0 MHz                                                                      ;
; Freq max lock                 ; 54.18 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                             ;
; M Initial                     ; 1                                                                             ;
; M value                       ; 12                                                                            ;
; N value                       ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 27                                                                    ;
; Loop filter capacitance       ; setting 0                                                                     ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                         ;
; Inclk0 signal                 ; CLOCK_50                                                                      ;
; Inclk1 signal                 ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ;
; Inclk1 signal type            ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------+
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 32  ; 1.56 MHz         ; 0 (0 ps)      ; 0.12 (208 ps)    ; 50/50      ; C3      ; 384           ; 192/192 Even ; --            ; 1       ; 0       ; pll_2516|altpll_component|auto_generated|pll1|clk[0] ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)      ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even   ; --            ; 1       ; 0       ; pll_2516|altpll_component|auto_generated|pll1|clk[1] ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 3    ; 2   ; 75.0 MHz         ; 0 (0 ps)      ; 5.63 (208 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even     ; --            ; 1       ; 0       ; pll_2516|altpll_component|auto_generated|pll1|clk[3] ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[4] ; clock4       ; 3    ; 2   ; 75.0 MHz         ; 180 (6667 ps) ; 5.63 (208 ps)    ; 50/50      ; C2      ; 8             ; 4/4 Even     ; --            ; 5       ; 0       ; pll_2516|altpll_component|auto_generated|pll1|clk[4] ;
+-------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |LAB4                                                 ; 2690 (2)    ; 1187 (1)                  ; 0 (0)         ; 9728        ; 2    ; 0            ; 0       ; 0         ; 130  ; 0            ; 1503 (1)     ; 430 (0)           ; 757 (0)          ; |LAB4                                                                                                                                                             ; LAB4                ; work         ;
;    |VGA_module:inst1|                                 ; 160 (8)     ; 120 (0)                   ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (8)       ; 30 (0)            ; 90 (0)           ; |LAB4|VGA_module:inst1                                                                                                                                            ; VGA_module          ; work         ;
;       |FIFO_reader:controller|                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |LAB4|VGA_module:inst1|FIFO_reader:controller                                                                                                                     ; FIFO_reader         ; work         ;
;       |PixelLogic:dac_interface|                      ; 40 (40)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 22 (22)          ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface                                                                                                                   ; PixelLogic          ; work         ;
;       |VGA_fifoIP:buffer|                             ; 111 (0)     ; 97 (0)                    ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 30 (0)            ; 67 (0)           ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer                                                                                                                          ; VGA_fifoIP          ; work         ;
;          |dcfifo:dcfifo_component|                    ; 111 (0)     ; 97 (0)                    ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 30 (0)            ; 67 (0)           ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component                                                                                                  ; dcfifo              ; work         ;
;             |dcfifo_8tm1:auto_generated|              ; 111 (36)    ; 97 (32)                   ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (8)       ; 30 (11)           ; 67 (9)           ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated                                                                       ; dcfifo_8tm1         ; work         ;
;                |a_gray2bin_sgb:wrptr_g_gray2bin|      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                                       ; a_gray2bin_sgb      ; work         ;
;                |a_gray2bin_sgb:ws_dgrp_gray2bin|      ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                                       ; a_gray2bin_sgb      ; work         ;
;                |a_graycounter_njc:wrptr_g1p|          ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p                                           ; a_graycounter_njc   ; work         ;
;                |a_graycounter_r57:rdptr_g1p|          ; 15 (15)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 13 (13)          ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p                                           ; a_graycounter_r57   ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 11 (0)           ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                            ; alt_synch_pipe_unl  ; work         ;
;                   |dffpipe_fd9:dffpipe14|             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 11 (11)          ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14                      ; dffpipe_fd9         ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 0 (0)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                            ; alt_synch_pipe_vnl  ; work         ;
;                   |dffpipe_gd9:dffpipe19|             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19                      ; dffpipe_gd9         ; work         ;
;                |altsyncram_gv61:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram                                              ; altsyncram_gv61     ; work         ;
;                |dffpipe_3dc:rdaclr|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr                                                    ; dffpipe_3dc         ; work         ;
;                |dffpipe_3dc:wraclr|                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr                                                    ; dffpipe_3dc         ; work         ;
;                |dffpipe_8d9:wrfull_reg|               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg                                                ; dffpipe_8d9         ; work         ;
;                |dffpipe_ed9:ws_brp|                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp                                                    ; dffpipe_ed9         ; work         ;
;                |dffpipe_ed9:ws_bwp|                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp                                                    ; dffpipe_ed9         ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                         ; mux_j28             ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                         ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                        ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                        ; mux_j28             ; work         ;
;    |clk_sync:pll_2516|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|clk_sync:pll_2516                                                                                                                                           ; clk_sync            ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|clk_sync:pll_2516|altpll:altpll_component                                                                                                                   ; altpll              ; work         ;
;          |clk_sync_altpll:auto_generated|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated                                                                                    ; clk_sync_altpll     ; work         ;
;    |color_preset:inst6|                               ; 57 (57)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 39 (39)          ; |LAB4|color_preset:inst6                                                                                                                                          ; color_preset        ; work         ;
;    |fl_controller:inst2|                              ; 116 (116)   ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 63 (63)          ; |LAB4|fl_controller:inst2                                                                                                                                         ; fl_controller       ; work         ;
;    |image_controller:inst3|                           ; 282 (282)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (204)    ; 0 (0)             ; 78 (78)          ; |LAB4|image_controller:inst3                                                                                                                                      ; image_controller    ; work         ;
;    |interfaceTesterFSM:inst22|                        ; 28 (28)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 22 (22)          ; |LAB4|interfaceTesterFSM:inst22                                                                                                                                   ; interfaceTesterFSM  ; work         ;
;    |processorInterface:inst7|                         ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |LAB4|processorInterface:inst7                                                                                                                                    ; processorInterface  ; work         ;
;    |sdram:inst4|                                      ; 280 (280)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (196)    ; 9 (9)             ; 75 (75)          ; |LAB4|sdram:inst4                                                                                                                                                 ; sdram               ; work         ;
;    |spriter_module:inst5|                             ; 1771 (0)    ; 785 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 979 (0)      ; 390 (0)           ; 402 (0)          ; |LAB4|spriter_module:inst5                                                                                                                                        ; spriter_module      ; work         ;
;       |S1_module:S1|                                  ; 890 (0)     ; 178 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 707 (0)      ; 55 (0)            ; 128 (0)          ; |LAB4|spriter_module:inst5|S1_module:S1                                                                                                                           ; S1_module           ; work         ;
;          |newSpriteStage:FSM|                         ; 855 (855)   ; 148 (148)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 702 (702)    ; 55 (55)           ; 98 (98)          ; |LAB4|spriter_module:inst5|S1_module:S1|newSpriteStage:FSM                                                                                                        ; newSpriteStage      ; work         ;
;          |pipelineCounter:cols|                       ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |LAB4|spriter_module:inst5|S1_module:S1|pipelineCounter:cols                                                                                                      ; pipelineCounter     ; work         ;
;          |pipelineStartBuffer:regs|                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |LAB4|spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs                                                                                                  ; pipelineStartBuffer ; work         ;
;       |S2_module:S2|                                  ; 318 (0)     ; 158 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 129 (0)           ; 58 (0)           ; |LAB4|spriter_module:inst5|S2_module:S2                                                                                                                           ; S2_module           ; work         ;
;          |S2_interno:async_s2|                        ; 235 (0)     ; 74 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 49 (0)            ; 55 (0)           ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2                                                                                                       ; S2_interno          ; work         ;
;             |SRAM_module:SRAM|                        ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM                                                                                      ; SRAM_module         ; work         ;
;                |ram_megafunction:sram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram                                                                ; ram_megafunction    ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                      |altsyncram_r6i1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated ; altsyncram_r6i1     ; work         ;
;                |sram_fsm_quartus:controller|          ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller                                                          ; sram_fsm_quartus    ; work         ;
;             |dataShifter:offsetter|                   ; 107 (107)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 2 (2)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|dataShifter:offsetter                                                                                 ; dataShifter         ; work         ;
;             |demux_shapes:demux|                      ; 80 (80)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 49 (49)           ; 15 (15)          ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux                                                                                    ; demux_shapes        ; work         ;
;             |mux4:MUX_spline|                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|mux4:MUX_spline                                                                                       ; mux4                ; work         ;
;             |mux5:MUX_spnum|                          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|mux5:MUX_spnum                                                                                        ; mux5                ; work         ;
;             |mux5:MUX_spoffset|                       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|mux5:MUX_spoffset                                                                                     ; mux5                ; work         ;
;             |s2_controller:fsm|                       ; 18 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm                                                                                     ; s2_controller       ; work         ;
;          |S2_pipeline_buffer:saida|                   ; 84 (84)     ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 80 (80)           ; 4 (4)            ; |LAB4|spriter_module:inst5|S2_module:S2|S2_pipeline_buffer:saida                                                                                                  ; S2_pipeline_buffer  ; work         ;
;       |t5_t6:S3|                                      ; 569 (569)   ; 449 (449)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 206 (206)         ; 245 (245)        ; |LAB4|spriter_module:inst5|t5_t6:S3                                                                                                                               ; t5_t6               ; work         ;
;       |t7:exibicao|                                   ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 6 (6)            ; |LAB4|spriter_module:inst5|t7:exibicao                                                                                                                            ; t7                  ; work         ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; FL_CE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FL_OE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_RST_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_WE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_SYNC_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLANK_N   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[23]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[22]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[21]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[20]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[19]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[18]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[17]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[16]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[0]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FL_DQ[7]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FL_DQ[6]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FL_DQ[5]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FL_DQ[4]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FL_DQ[3]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FL_DQ[2]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FL_DQ[1]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FL_DQ[0]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[3]                                                                                                                               ;                   ;         ;
; KEY[3]                                                                                                                              ;                   ;         ;
; KEY[2]                                                                                                                              ;                   ;         ;
; KEY[1]                                                                                                                              ;                   ;         ;
; KEY[0]                                                                                                                              ;                   ;         ;
; DRAM_DQ[23]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[22]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[21]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[20]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[19]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[18]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[17]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[16]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[15]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[14]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[13]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[12]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[11]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[10]                                                                                                                         ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[9]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[8]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[7]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[6]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[5]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[4]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; DRAM_DQ[3]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[2]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[1]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; DRAM_DQ[0]                                                                                                                          ;                   ;         ;
;      - VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; CLOCK_50                                                                                                                            ;                   ;         ;
; SW[2]                                                                                                                               ;                   ;         ;
;      - inst                                                                                                                         ; 0                 ; 6       ;
; SW[0]                                                                                                                               ;                   ;         ;
;      - image_controller:inst3|tipo~0                                                                                                ; 0                 ; 6       ;
;      - image_controller:inst3|tipo~2                                                                                                ; 0                 ; 6       ;
; SW[1]                                                                                                                               ;                   ;         ;
;      - image_controller:inst3|tipo~0                                                                                                ; 0                 ; 6       ;
;      - image_controller:inst3|tipo~2                                                                                                ; 0                 ; 6       ;
; FL_DQ[7]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~0                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~8                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~16                                                                                          ; 1                 ; 6       ;
; FL_DQ[6]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~1                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~9                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~17                                                                                          ; 1                 ; 6       ;
; FL_DQ[5]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~2                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~10                                                                                          ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~18                                                                                          ; 1                 ; 6       ;
; FL_DQ[4]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~3                                                                                           ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~11                                                                                          ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~19                                                                                          ; 0                 ; 6       ;
; FL_DQ[3]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~4                                                                                           ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~12                                                                                          ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~20                                                                                          ; 0                 ; 6       ;
; FL_DQ[2]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~5                                                                                           ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~13                                                                                          ; 1                 ; 6       ;
;      - fl_controller:inst2|current_data~21                                                                                          ; 1                 ; 6       ;
; FL_DQ[1]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~6                                                                                           ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~14                                                                                          ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~22                                                                                          ; 0                 ; 6       ;
; FL_DQ[0]                                                                                                                            ;                   ;         ;
;      - fl_controller:inst2|current_data~7                                                                                           ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~15                                                                                          ; 0                 ; 6       ;
;      - fl_controller:inst2|current_data~23                                                                                          ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                            ; PIN_Y2             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|PixelLogic:dac_interface|hcount[7]~30                                                              ; LCCOMB_X39_Y46_N16 ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]~30                                                              ; LCCOMB_X46_Y45_N26 ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[8]~31                                                              ; LCCOMB_X39_Y46_N4  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; FF_X41_Y45_N3      ; 35      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; FF_X41_Y45_N17     ; 61      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|valid_rdreq                   ; LCCOMB_X38_Y47_N20 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|valid_wrreq~0                 ; LCCOMB_X38_Y45_N28 ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[0]                           ; PLL_1              ; 263     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[1]                           ; PLL_1              ; 604     ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[3]                           ; PLL_1              ; 246     ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[4]                           ; PLL_1              ; 84      ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fl_controller:inst2|state.IDLE                                                                                      ; FF_X29_Y7_N31      ; 57      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|FREE[5]~9                                                                                    ; LCCOMB_X40_Y40_N0  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|IMG_COUNT_X[9]~30                                                                            ; LCCOMB_X43_Y39_N6  ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|IMG_COUNT_X[9]~33                                                                            ; LCCOMB_X43_Y40_N0  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|IMG_COUNT_Y[8]~11                                                                            ; LCCOMB_X43_Y38_N4  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|IMG_COUNT_Y[8]~12                                                                            ; LCCOMB_X43_Y39_N28 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|RAM_reset_n                                                                                  ; FF_X42_Y40_N5      ; 67      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|state.WaitToRead                                                                             ; FF_X42_Y40_N3      ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|support_count[2]~17                                                                          ; LCCOMB_X41_Y40_N28 ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|support_count[2]~27                                                                          ; LCCOMB_X41_Y40_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; image_controller:inst3|tipo[1]~1                                                                                    ; LCCOMB_X42_Y40_N22 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; inst                                                                                                                ; FF_X56_Y44_N9      ; 288     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; interfaceTesterFSM:inst22|framecount[5]~9                                                                           ; LCCOMB_X58_Y46_N2  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; interfaceTesterFSM:inst22|row[4]~28                                                                                 ; LCCOMB_X60_Y44_N28 ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; interfaceTesterFSM:inst22|row[4]~29                                                                                 ; LCCOMB_X60_Y46_N8  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|CFL_rst_n                                                                                               ; FF_X31_Y34_N1      ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|DRAM_ADDR[7]~10                                                                                         ; LCCOMB_X32_Y35_N8  ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|Refresh_count[8]~14                                                                                     ; LCCOMB_X35_Y34_N28 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|column_data[9]~30                                                                                       ; LCCOMB_X33_Y35_N30 ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|column_data[9]~31                                                                                       ; LCCOMB_X33_Y35_N28 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|nextstate.Writing_PRE~0                                                                                 ; LCCOMB_X36_Y33_N28 ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdram:inst4|row_data[10]~36                                                                                         ; LCCOMB_X31_Y34_N18 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|address[4]~14                                                  ; LCCOMB_X59_Y41_N22 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|always4~0                                                      ; LCCOMB_X59_Y43_N16 ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|mem[28][15]~1                                                  ; LCCOMB_X61_Y44_N30 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp0_num[0]~1                                                   ; LCCOMB_X57_Y41_N8  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp1_sig~1                                                      ; LCCOMB_X57_Y41_N20 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp2_num[2]~2                                                   ; LCCOMB_X57_Y41_N0  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|newSpriteStage:FSM|sp3_num[1]~1                                                   ; LCCOMB_X57_Y41_N28 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S1_module:S1|pipelineCounter:cols|column_out[6]~30                                             ; LCCOMB_X56_Y43_N4  ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v0[6]~24                                   ; LCCOMB_X56_Y46_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v1[8]~0                                    ; LCCOMB_X56_Y46_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v2[4]~0                                    ; LCCOMB_X56_Y46_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|demux_shapes:demux|v3[7]~0                                    ; LCCOMB_X56_Y46_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|rd_en~0                                     ; LCCOMB_X55_Y44_N18 ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|s2_controller:fsm|reg_fstate.read1~0                          ; LCCOMB_X55_Y44_N20 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~10                                                                           ; LCCOMB_X53_Y40_N22 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~11                                                                           ; LCCOMB_X53_Y40_N8  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~12                                                                           ; LCCOMB_X53_Y40_N2  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~14                                                                           ; LCCOMB_X57_Y40_N0  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~16                                                                           ; LCCOMB_X57_Y40_N2  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~17                                                                           ; LCCOMB_X57_Y40_N12 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~18                                                                           ; LCCOMB_X57_Y40_N6  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~2                                                                            ; LCCOMB_X53_Y40_N6  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~20                                                                           ; LCCOMB_X54_Y43_N8  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~22                                                                           ; LCCOMB_X54_Y42_N18 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~23                                                                           ; LCCOMB_X57_Y40_N8  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~24                                                                           ; LCCOMB_X57_Y40_N10 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~25                                                                           ; LCCOMB_X53_Y40_N12 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~26                                                                           ; LCCOMB_X53_Y40_N30 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~27                                                                           ; LCCOMB_X57_Y40_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~28                                                                           ; LCCOMB_X57_Y40_N30 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~29                                                                           ; LCCOMB_X53_Y40_N16 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~30                                                                           ; LCCOMB_X53_Y40_N10 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~31                                                                           ; LCCOMB_X57_Y40_N24 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~32                                                                           ; LCCOMB_X54_Y42_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~33                                                                           ; LCCOMB_X53_Y40_N28 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~34                                                                           ; LCCOMB_X53_Y40_N18 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~35                                                                           ; LCCOMB_X57_Y40_N26 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~36                                                                           ; LCCOMB_X54_Y43_N26 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~37                                                                           ; LCCOMB_X53_Y40_N0  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~38                                                                           ; LCCOMB_X53_Y40_N14 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~39                                                                           ; LCCOMB_X57_Y40_N20 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~4                                                                            ; LCCOMB_X53_Y40_N24 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~40                                                                           ; LCCOMB_X57_Y40_N14 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~5                                                                            ; LCCOMB_X53_Y40_N26 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~6                                                                            ; LCCOMB_X53_Y40_N4  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spriter_module:inst5|t5_t6:S3|Decoder0~8                                                                            ; LCCOMB_X53_Y40_N20 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 263     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1    ; 604     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1    ; 246     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[4] ; PLL_1    ; 84      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 24           ; 64           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 1536 ; 64                          ; 24                          ; 64                          ; 24                          ; 1536                ; 1    ; None       ; M9K_X37_Y47_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 512          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 512                         ; 16                          ; --                          ; --                          ; 8192                ; 1    ; sprite.mif ; M9K_X51_Y45_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |LAB4|spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ALTSYNCRAM                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000111000001) (100701) (33217) (81C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000011111000001) (103701) (34753) (87C1)   ;(1000111011000001) (107301) (36545) (8EC1)   ;(1000110011000001) (106301) (36033) (8CC1)   ;(1000000011000001) (100301) (32961) (80C1)   ;
;8;(1000000011000001) (100301) (32961) (80C1)    ;(1000000011000001) (100301) (32961) (80C1)   ;(1000000011000001) (100301) (32961) (80C1)   ;(1000000011000001) (100301) (32961) (80C1)   ;(1000011111111001) (103771) (34809) (87F9)   ;(1000011111111001) (103771) (34809) (87F9)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;16;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000111110000001) (107601) (36737) (8F81)   ;(1000111111100001) (107741) (36833) (8FE1)   ;(1011000001100001) (130141) (45153) (B061)   ;(1011000011100001) (130341) (45281) (B0E1)   ;(1000000111000001) (100701) (33217) (81C1)   ;(1000001110000001) (101601) (33665) (8381)   ;
;24;(1000011100000001) (103401) (34561) (8701)    ;(1000111000000001) (107001) (36353) (8E01)   ;(1001110000000001) (116001) (39937) (9C01)   ;(1001100000011001) (114031) (38937) (9819)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;32;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1001111111100001) (117741) (40929) (9FE1)   ;(1001111111110001) (117761) (40945) (9FF1)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000001110001) (100161) (32881) (8071)   ;(1000000011100001) (100341) (32993) (80E1)   ;(1000011111000001) (103701) (34753) (87C1)   ;
;40;(1000011111000001) (103701) (34753) (87C1)    ;(1000000011100001) (100341) (32993) (80E1)   ;(1000000001110001) (100161) (32881) (8071)   ;(1000000000110001) (100061) (32817) (8031)   ;(1001111111110001) (117761) (40945) (9FF1)   ;(1001111111100001) (117741) (40929) (9FE1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;48;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000111111110001) (107761) (36849) (8FF1)   ;
;56;(1000111111110001) (107761) (36849) (8FF1)    ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;64;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1011111111111101) (137775) (49149) (BFFD)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000000110000001) (100601) (33153) (8181)   ;
;72;(1000000110000001) (100601) (33153) (8181)    ;(1000001111000001) (101701) (33729) (83C1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1011111111111101) (137775) (49149) (BFFD)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;80;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000111111110001) (107761) (36849) (8FF1)   ;
;88;(1000111111110001) (107761) (36849) (8FF1)    ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;96;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000011111110001) (103761) (34801) (87F1)   ;(1000011111110001) (103761) (34801) (87F1)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1000110000000001) (106001) (35841) (8C01)   ;
;104;(1000111111110001) (107761) (36849) (8FF1)    ;(1000111111111001) (107771) (36857) (8FF9)   ;(1000110000011001) (106031) (35865) (8C19)   ;(1000110000011001) (106031) (35865) (8C19)   ;(1000111111111001) (107771) (36857) (8FF9)   ;(1000011111110001) (103761) (34801) (87F1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;112;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000000000000001) (100001) (32769) (8001)   ;
;120;(1000000000000001) (100001) (32769) (8001)    ;(1001111111111001) (117771) (40953) (9FF9)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;128;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000001110001) (100161) (32881) (8071)   ;(1000000011100001) (100341) (32993) (80E1)   ;(1000000111000001) (100701) (33217) (81C1)   ;
;136;(1000000110000001) (100601) (33153) (8181)    ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;144;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000011111100001) (103741) (34785) (87E1)   ;
;152;(1000011111100001) (103741) (34785) (87E1)    ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;160;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000110000110001) (106061) (35889) (8C31)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;
;168;(1000000000110001) (100061) (32817) (8031)    ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;176;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1001111111111001) (117771) (40953) (9FF9)   ;
;184;(1011111111111101) (137775) (49149) (BFFD)    ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;192;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111000001) (101701) (33729) (83C1)   ;
;200;(1011111111111101) (137775) (49149) (BFFD)    ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;208;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000101) (100005) (32773) (8005)   ;(1000000000001101) (100015) (32781) (800D)   ;(1000000000011101) (100035) (32797) (801D)   ;(1000000000111101) (100075) (32829) (803D)   ;(1000000001111101) (100175) (32893) (807D)   ;(1000000011111101) (100375) (33021) (80FD)   ;
;216;(1000000111111101) (100775) (33277) (81FD)    ;(1000001111111101) (101775) (33789) (83FD)   ;(1000011111111101) (103775) (34813) (87FD)   ;(1000111111111101) (107775) (36861) (8FFD)   ;(1001111111111101) (117775) (40957) (9FFD)   ;(1011111111111101) (137775) (49149) (BFFD)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;224;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1011111111111101) (137775) (49149) (BFFD)   ;(1011111111111001) (137771) (49145) (BFF9)   ;(1011111111110001) (137761) (49137) (BFF1)   ;(1011111111100001) (137741) (49121) (BFE1)   ;(1011111111000001) (137701) (49089) (BFC1)   ;(1011111110000001) (137601) (49025) (BF81)   ;
;232;(1011111100000001) (137401) (48897) (BF01)    ;(1011111000000001) (137001) (48641) (BE01)   ;(1011110000000001) (136001) (48129) (BC01)   ;(1011100000000001) (134001) (47105) (B801)   ;(1011000000000001) (130001) (45057) (B001)   ;(1010000000000001) (120001) (40961) (A001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;240;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1011111111111101) (137775) (49149) (BFFD)   ;
;248;(1011111111111101) (137775) (49149) (BFFD)    ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;256;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1001000110001001) (110611) (37257) (9189)   ;(1011100110011101) (134635) (47517) (B99D)   ;(1001110110111001) (116671) (40377) (9DB9)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1011111111111101) (137775) (49149) (BFFD)   ;
;264;(1011111111111101) (137775) (49149) (BFFD)    ;(1000011111100001) (103741) (34785) (87E1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1001110110111001) (116671) (40377) (9DB9)   ;(1011100110011101) (134635) (47517) (B99D)   ;(1001000110001001) (110611) (37257) (9189)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;272;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1001000000001001) (110011) (36873) (9009)   ;(1011100000011101) (134035) (47133) (B81D)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1000111001110001) (107161) (36465) (8E71)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000001111000001) (101701) (33729) (83C1)   ;
;280;(1000001111000001) (101701) (33729) (83C1)    ;(1000011111100001) (103741) (34785) (87E1)   ;(1000111001110001) (107161) (36465) (8E71)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1011100000011101) (134035) (47133) (B81D)   ;(1001000000001001) (110011) (36873) (9009)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;288;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000001101) (100015) (32781) (800D)   ;(1000000000011001) (100031) (32793) (8019)   ;(1000000000110001) (100061) (32817) (8031)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000000011000001) (100301) (32961) (80C1)   ;
;296;(1000000110000001) (100601) (33153) (8181)    ;(1001111111111001) (117771) (40953) (9FF9)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000011000000001) (103001) (34305) (8601)   ;(1000110000000001) (106001) (35841) (8C01)   ;(1001100000000001) (114001) (38913) (9801)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;304;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1001100000011001) (114031) (38937) (9819)   ;(1011000000001101) (130015) (45069) (B00D)   ;(1011000000001101) (130015) (45069) (B00D)   ;
;312;(1011000000001101) (130015) (45069) (B00D)    ;(1011000000001101) (130015) (45069) (B00D)   ;(1001100000011001) (114031) (38937) (9819)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;320;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1001100001111001) (114171) (39033) (9879)   ;(1011000011101101) (130355) (45293) (B0ED)   ;(1011000111001101) (130715) (45517) (B1CD)   ;
;328;(1011001110001101) (131615) (45965) (B38D)    ;(1011011100001101) (133415) (46861) (B70D)   ;(1001111000011001) (117031) (40473) (9E19)   ;(1001110000111001) (116071) (39993) (9C39)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;336;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;
;344;(1000000110000001) (100601) (33153) (8181)    ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000110000001) (100601) (33153) (8181)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;352;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001100011000001) (114301) (39105) (98C1)   ;(1001100011000001) (114301) (39105) (98C1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;
;360;(1001111000000001) (117001) (40449) (9E01)    ;(1001111100000001) (117401) (40705) (9F01)   ;(1001101110000001) (115601) (39809) (9B81)   ;(1001100111000001) (114701) (39361) (99C1)   ;(1001100011100001) (114341) (39137) (98E1)   ;(1001100001110001) (114161) (39025) (9871)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;368;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001100011000001) (114301) (39105) (98C1)   ;(1001100011000001) (114301) (39105) (98C1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;(1001111111000001) (117701) (40897) (9FC1)   ;
;376;(1001100000000001) (114001) (38913) (9801)    ;(1001100000000001) (114001) (38913) (9801)   ;(1001100000000001) (114001) (38913) (9801)   ;(1001100000000001) (114001) (38913) (9801)   ;(1001100000000001) (114001) (38913) (9801)   ;(1001100000000001) (114001) (38913) (9801)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;384;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;
;392;(1100000000000011) (140003) (49155) (C003)    ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;400;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;408;(1111111111111111) (177777) (65535) (FFFF)    ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1100000110000011) (140603) (49539) (C183)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;416;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000000000001) (100001) (32769) (8001)   ;(1000001110000001) (101601) (33665) (8381)   ;(1000001111000001) (101701) (33729) (83C1)   ;(1000001111100001) (101741) (33761) (83E1)   ;(1000001111110001) (101761) (33777) (83F1)   ;(1000001111111001) (101771) (33785) (83F9)   ;(1000001111111101) (101775) (33789) (83FD)   ;
;424;(1000001100000001) (101401) (33537) (8301)    ;(1011111111111101) (137775) (49149) (BFFD)   ;(1011111111111101) (137775) (49149) (BFFD)   ;(1001111111111001) (117771) (40953) (9FF9)   ;(1000111111110001) (107761) (36849) (8FF1)   ;(1000011111100001) (103741) (34785) (87E1)   ;(1000000000000001) (100001) (32769) (8001)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;432;(1111111111111111) (177777) (65535) (FFFF)    ;(1000000100000001) (100401) (33025) (8101)   ;(1000001110000001) (101601) (33665) (8381)   ;(1000011111000001) (103701) (34753) (87C1)   ;(1000111111100001) (107741) (36833) (8FE1)   ;(1001111111110001) (117761) (40945) (9FF1)   ;(1011111111111001) (137771) (49145) (BFF9)   ;(1111111111111101) (177775) (65533) (FFFD)   ;
;440;(1011111111111111) (137777) (49151) (BFFF)    ;(1001111111111101) (117775) (40957) (9FFD)   ;(1000111111111001) (107771) (36857) (8FF9)   ;(1000011111110001) (103761) (34801) (87F1)   ;(1000001111100001) (101741) (33761) (83E1)   ;(1000000111000001) (100701) (33217) (81C1)   ;(1000000010000001) (100201) (32897) (8081)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;448;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100110000110011) (146063) (52275) (CC33)   ;(1100110000110011) (146063) (52275) (CC33)   ;(1100110110110011) (146663) (52659) (CDB3)   ;(1100110110110011) (146663) (52659) (CDB3)   ;(1100110000110011) (146063) (52275) (CC33)   ;(1100111111110011) (147763) (53235) (CFF3)   ;
;456;(1100111111110011) (147763) (53235) (CFF3)    ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100111111110011) (147763) (53235) (CFF3)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;464;(0111111111111110) (77776) (32766) (7FFE)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100001111000011) (141703) (50115) (C3C3)   ;(1100011111100011) (143743) (51171) (C7E3)   ;(1100110000110011) (146063) (52275) (CC33)   ;(1100110110110011) (146663) (52659) (CDB3)   ;
;472;(1100110110110011) (146663) (52659) (CDB3)    ;(1100110000110011) (146063) (52275) (CC33)   ;(1100011111100011) (143743) (51171) (C7E3)   ;(1100001111000011) (141703) (50115) (C3C3)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(0111111111111110) (77776) (32766) (7FFE)   ;
;480;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;
;488;(1101100110011011) (154633) (55707) (D99B)    ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1101100110011011) (154633) (55707) (D99B)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;496;(1111111111111111) (177777) (65535) (FFFF)    ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;
;504;(1111111111111111) (177777) (65535) (FFFF)    ;(1100000000000011) (140003) (49155) (C003)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1100000000000011) (140003) (49155) (C003)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111111111111) (177777) (65535) (FFFF)   ;


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 3,374 / 342,891 ( < 1 % ) ;
; C16 interconnects     ; 110 / 10,120 ( 1 % )      ;
; C4 interconnects      ; 1,774 / 209,544 ( < 1 % ) ;
; Direct links          ; 541 / 342,891 ( < 1 % )   ;
; Global clocks         ; 4 / 20 ( 20 % )           ;
; Local interconnects   ; 1,211 / 119,088 ( 1 % )   ;
; R24 interconnects     ; 151 / 9,963 ( 2 % )       ;
; R4 interconnects      ; 2,042 / 289,782 ( < 1 % ) ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.25) ; Number of LABs  (Total = 203) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 3                             ;
; 3                                           ; 3                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 11                            ;
; 12                                          ; 7                             ;
; 13                                          ; 3                             ;
; 14                                          ; 14                            ;
; 15                                          ; 27                            ;
; 16                                          ; 104                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.17) ; Number of LABs  (Total = 203) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 8                             ;
; 1 Clock                            ; 111                           ;
; 1 Clock enable                     ; 39                            ;
; 1 Sync. clear                      ; 17                            ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 35                            ;
; 2 Clocks                           ; 24                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.04) ; Number of LABs  (Total = 203) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 5                             ;
; 3                                            ; 3                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 13                            ;
; 8                                            ; 8                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 3                             ;
; 16                                           ; 26                            ;
; 17                                           ; 8                             ;
; 18                                           ; 7                             ;
; 19                                           ; 12                            ;
; 20                                           ; 5                             ;
; 21                                           ; 11                            ;
; 22                                           ; 8                             ;
; 23                                           ; 3                             ;
; 24                                           ; 11                            ;
; 25                                           ; 7                             ;
; 26                                           ; 9                             ;
; 27                                           ; 3                             ;
; 28                                           ; 9                             ;
; 29                                           ; 7                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.84) ; Number of LABs  (Total = 203) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 14                            ;
; 2                                               ; 12                            ;
; 3                                               ; 15                            ;
; 4                                               ; 15                            ;
; 5                                               ; 14                            ;
; 6                                               ; 13                            ;
; 7                                               ; 14                            ;
; 8                                               ; 12                            ;
; 9                                               ; 10                            ;
; 10                                              ; 16                            ;
; 11                                              ; 25                            ;
; 12                                              ; 19                            ;
; 13                                              ; 10                            ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 4                             ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.23) ; Number of LABs  (Total = 203) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 9                             ;
; 4                                            ; 8                             ;
; 5                                            ; 4                             ;
; 6                                            ; 10                            ;
; 7                                            ; 4                             ;
; 8                                            ; 10                            ;
; 9                                            ; 7                             ;
; 10                                           ; 15                            ;
; 11                                           ; 6                             ;
; 12                                           ; 3                             ;
; 13                                           ; 8                             ;
; 14                                           ; 12                            ;
; 15                                           ; 7                             ;
; 16                                           ; 6                             ;
; 17                                           ; 4                             ;
; 18                                           ; 10                            ;
; 19                                           ; 6                             ;
; 20                                           ; 12                            ;
; 21                                           ; 11                            ;
; 22                                           ; 12                            ;
; 23                                           ; 8                             ;
; 24                                           ; 7                             ;
; 25                                           ; 3                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 5                             ;
; 31                                           ; 3                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                                      ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                      ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                      ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                      ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                      ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                      ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                      ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                      ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                      ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                      ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                      ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                      ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 8 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 8 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 130       ; 0            ; 130       ; 0            ; 0            ; 130       ; 130       ; 0            ; 130       ; 130       ; 0            ; 8            ; 0            ; 0            ; 41           ; 0            ; 8            ; 41           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 130       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 130          ; 0         ; 130          ; 130          ; 0         ; 0         ; 130          ; 0         ; 0         ; 130          ; 122          ; 130          ; 130          ; 89           ; 130          ; 122          ; 89           ; 130          ; 130          ; 130          ; 122          ; 130          ; 130          ; 130          ; 130          ; 130          ; 0         ; 130          ; 130          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FL_CE_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_OE_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_RST_N           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_WE_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[22]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[21]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[20]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[19]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[18]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[17]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[16]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                       ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; Source Register                                                      ; Destination Register                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
; spriter_module:inst5|S1_module:S1|pipelineCounter:cols|column_out[2] ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|column_out[2] ; 0.122             ;
; spriter_module:inst5|t5_t6:S3|state.Atualizando                      ; spriter_module:inst5|t5_t6:S3|state.Sync                                 ; 0.120             ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[6]                  ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|row_out[6]    ; 0.119             ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[4]                  ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|row_out[4]    ; 0.119             ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[3]                  ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|row_out[3]    ; 0.119             ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[2]                  ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|row_out[2]    ; 0.119             ;
; VGA_module:inst1|PixelLogic:dac_interface|vcount[0]                  ; spriter_module:inst5|S1_module:S1|pipelineStartBuffer:regs|row_out[0]    ; 0.119             ;
; spriter_module:inst5|t5_t6:S3|state.Sync                             ; spriter_module:inst5|t5_t6:S3|state.Sync                                 ; 0.106             ;
+----------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "LAB4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|wire_pll1_clk[0] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|wire_pll1_clk[1] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|wire_pll1_clk[2] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v Line: 44
Info (15535): Implemented PLL "clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|wire_pll1_clk[0] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 180 degrees (6667 ps) for clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|wire_pll1_clk[1] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|wire_pll1_clk[2] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 44
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|wire_pll1_clk[3] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 44
Info (15535): Implemented PLL "clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 32, and phase shift of 0 degrees (0 ps) for clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 32, and phase shift of 0 degrees (0 ps) for clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 32, and phase shift of 0 degrees (0 ps) for clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "spriter_module:inst5|S2_module:S2|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176132): Successfully merged PLL clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1 and PLL clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|pll1 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll1.v Line: 78
Info (176132): Successfully merged PLL clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1 and PLL clk_133:pll_75|altpll:altpll_component|clk_133_altpll1:auto_generated|pll1 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 78
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8tm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a* 
Info (332104): Reading SDC File: 'LAB4.out.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   13.333     DRAM_CLK
    Info (332111):   40.000      VGA_CLK
Info (176353): Automatically promoted node clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C3 of PLL_1) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C0 of PLL_1) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_1) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15062): PLL "clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
Warning (15899): PLL "clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
Warning (15064): PLL "clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated|pll1" output port clk[1] feeds output pin "VGA_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 44
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "altera_reserved_lai_0_7" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 33 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7
    Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7
    Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4
    Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4
    Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2
    Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2
    Info (169178): Pin FL_DQ[7] uses I/O standard 3.3-V LVTTL at AF12
    Info (169178): Pin FL_DQ[6] uses I/O standard 3.3-V LVTTL at AH11
    Info (169178): Pin FL_DQ[5] uses I/O standard 3.3-V LVTTL at AG11
    Info (169178): Pin FL_DQ[4] uses I/O standard 3.3-V LVTTL at AF11
    Info (169178): Pin FL_DQ[3] uses I/O standard 3.3-V LVTTL at AH10
    Info (169178): Pin FL_DQ[2] uses I/O standard 3.3-V LVTTL at AG10
    Info (169178): Pin FL_DQ[1] uses I/O standard 3.3-V LVTTL at AF10
    Info (169178): Pin FL_DQ[0] uses I/O standard 3.3-V LVTTL at AH8
Info (144001): Generated suppressed messages file C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 414 warnings
    Info: Peak virtual memory: 1876 megabytes
    Info: Processing ended: Tue Oct 11 20:31:10 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.fit.smsg.


