module wideexpr_00027(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2'sb00,$signed(~&({(s2)<<(s5),2'sb11,(s4)==(s3)}))};
  assign y1 = u4;
  assign y2 = 3'sb001;
  assign y3 = (ctrl[1]?((ctrl[1]?(1'sb1)^(s1):-((6'sb111000)|(5'sb11111))))|((s4)<<<((s3)<<<($signed(4'sb0110)))):(+((1'sb0)^(2'sb10)))<<(((ctrl[6]?+(s5):(s2)^(4'sb1011)))-(($signed(4'b1001))+((1'sb0)|(5'sb10110)))));
  assign y4 = (~|(1'sb0))^({2{+(+($signed((ctrl[7]?6'sb010110:u4))))}});
  assign y5 = !(((ctrl[5]?+(u6):(ctrl[1]?(s6)>>(((u6)>>>(s7))^~($signed(2'sb00))):s6)))>>($signed($signed(-(6'sb000010)))));
  assign y6 = u2;
  assign y7 = $signed({6'sb110111,(1'sb0)>>($signed(s6)),5'sb10111,{2{{+((s5)+(s7)),(~^(5'sb11100))-(~&(s7)),3'sb111,(^(s2))^($signed(5'sb10101))}}}});
endmodule
