# Reading D:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do AES_UART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:06 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv 
# -- Compiling module uart_brg
# 
# Top level modules:
# 	uart_brg
# End time: 02:29:06 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:06 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv 
# -- Compiling interface taxi_axis_if
# 
# Top level modules:
# 	--none--
# End time: 02:29:06 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:06 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv 
# -- Compiling interface taxi_axil_if
# 
# Top level modules:
# 	--none--
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv 
# -- Compiling package axilregs_pkg
# 
# Top level modules:
# 	--none--
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv 
# -- Compiling module InvSubBytes
# 
# Top level modules:
# 	InvSubBytes
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv 
# -- Compiling module InvSBox
# 
# Top level modules:
# 	InvSBox
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling module InvMixColumn
# 
# Top level modules:
# 	InvMixColumns
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv 
# -- Compiling module InvRoundFirst
# -- Compiling module InvRoundGeneral
# -- Compiling module InvRoundEnd
# 
# Top level modules:
# 	InvRoundFirst
# 	InvRoundGeneral
# 	InvRoundEnd
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv 
# -- Compiling module TbSBox
# -- Compiling module SBox
# 
# Top level modules:
# 	TbSBox
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv 
# -- Compiling module KeyExpander
# -- Compiling module SubWord
# -- Compiling module RotWord
# -- Compiling module Rcon
# 
# Top level modules:
# 	KeyExpander
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv 
# -- Compiling module AddRoundKey
# 
# Top level modules:
# 	AddRoundKey
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv 
# -- Compiling module SubBytes
# 
# Top level modules:
# 	SubBytes
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv 
# -- Compiling module ShiftRows
# -- Compiling module TbShiftRows
# 
# Top level modules:
# 	TbShiftRows
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv 
# -- Compiling module MixColumns
# -- Compiling module MixColumn
# -- Compiling module TbMixColumn
# 
# Top level modules:
# 	MixColumns
# 	TbMixColumn
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv 
# -- Compiling module RoundFirst
# -- Compiling module RoundGeneral
# -- Compiling module RoundEnd
# -- Compiling module TbRound
# 
# Top level modules:
# 	RoundGeneral
# 	RoundEnd
# 	TbRound
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv 
# -- Compiling module axis_mux_2to1
# -- Compiling module axis_demux_1to2
# 
# Top level modules:
# 	axis_mux_2to1
# 	axis_demux_1to2
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv 
# -- Compiling package axil_regs_sv_unit
# -- Importing package axilregs_pkg
# -- Compiling module axil_regs
# 
# Top level modules:
# 	axil_regs
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv 
# -- Compiling module InvAESCipher
# 
# Top level modules:
# 	InvAESCipher
# End time: 02:29:07 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:07 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv 
# -- Compiling module AESCipher
# 
# Top level modules:
# 	AESCipher
# End time: 02:29:08 on Jan 13,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART {D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:08 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/AES_UART" D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv 
# -- Compiling module AES_UART
# -- Importing package axilregs_pkg
# 
# Top level modules:
# 	AES_UART
# End time: 02:29:08 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART {D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:08 on Jan 13,2026
# vlog -reportprogress 300 -sv -work work "+incdir+D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART" D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv 
# -- Compiling module tb_AES_UART
# 
# Top level modules:
# 	tb_AES_UART
# End time: 02:29:08 on Jan 13,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_AES_UART
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_AES_UART 
# Start time: 02:29:08 on Jan 13,2026
# Loading sv_std.std
# Loading work.tb_AES_UART
# Loading work.taxi_axil_if
# Loading work.axilregs_pkg
# Loading work.AES_UART
# Loading work.taxi_axis_if
# Loading work.axil_regs_sv_unit
# Loading work.axil_regs
# Loading work.AESCipher
# Loading work.KeyExpander
# Loading work.RotWord
# Loading work.SubWord
# Loading work.SBox
# Loading work.Rcon
# Loading work.RoundFirst
# Loading work.AddRoundKey
# Loading work.RoundGeneral
# Loading work.SubBytes
# Loading work.ShiftRows
# Loading work.MixColumns
# Loading work.MixColumn
# Loading work.RoundEnd
# Loading work.InvAESCipher
# Loading work.InvRoundFirst
# Loading work.InvShiftRows
# Loading work.InvSubBytes
# Loading work.InvSBox
# Loading work.InvRoundGeneral
# Loading work.InvMixColumns
# Loading work.InvMixColumn
# Loading work.InvRoundEnd
# Loading work.axis_mux_2to1
# Loading work.axis_demux_1to2
# Loading work.fifo
# Loading work.uart
# Loading work.uart_brg
# Loading work.uart_tx
# Loading work.uart_rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ms
# 
# --- Step 1: Base Config and Enable ---
# [AXIL Write] Addr: 0x00000008, Data: 0x000006c8
# [AXIL Write] Addr: 0x00000000, Data: 0x00000007
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003540
# PASS: TXE flag set correctly
# 
# --- Step 2: UART Transmission (Bypass Mode) ---
# [AXIL Write] Addr: 0x00000018, Data: 0x000000a5
# 
# --- Step 3: UART Reception (Bypass Mode) ---
# [UART Inject] Byte: 0x5a
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003570
# PASS: RXNE flag set correctly
# [AXIL Read] Addr: 0x00000014, Data: 0x0000005a
# PASS: RDR Data correct: 0x5A
# 
# Phase 1 verification complete.
# 
# --- Step 4: AES Encryption (EPR -> UART TX) ---
# [AXIL Write] Addr: 0x0000001c, Data: 0x0c0d0e0f
# [AXIL Write] Addr: 0x00000020, Data: 0x08090a0b
# [AXIL Write] Addr: 0x00000024, Data: 0x04050607
# [AXIL Write] Addr: 0x00000028, Data: 0x00010203
# [AXIL Write] Addr: 0x00000000, Data: 0x00000017
# [AXIL Write] Addr: 0x0000005c, Data: 0xccddeeff
# [AXIL Write] Addr: 0x00000060, Data: 0x8899aabb
# [AXIL Write] Addr: 0x00000064, Data: 0x44556677
# [AXIL Write] Addr: 0x00000068, Data: 0x00112233
# Wait for encrypted transmission...
# 
# --- Step 5: Loopback Mode (TX -> RX) ---
# [AXIL Write] Addr: 0x00000000, Data: 0x00008007
# [AXIL Write] Addr: 0x00000018, Data: 0x00000033
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003578
# PASS: Loopback RXNE flag set
# [AXIL Read] Addr: 0x00000014, Data: 0x00000033
# PASS: Loopback Data correct: 0x33
# 
# --- Step 6: Full AES Path (Encrypt -> UART Loop -> Decrypt) ---
# [AXIL Write] Addr: 0x0000001c, Data: 0x0c0d0e0f
# [AXIL Write] Addr: 0x00000020, Data: 0x08090a0b
# [AXIL Write] Addr: 0x00000024, Data: 0x04050607
# [AXIL Write] Addr: 0x00000028, Data: 0x00010203
# [AXIL Write] Addr: 0x0000003c, Data: 0x0c0d0e0f
# [AXIL Write] Addr: 0x00000040, Data: 0x08090a0b
# [AXIL Write] Addr: 0x00000044, Data: 0x04050607
# [AXIL Write] Addr: 0x00000048, Data: 0x00010203
# [AXIL Write] Addr: 0x00000000, Data: 0x0000801f
# [AES-Full] Writing Plaintext to EPR: 0x00112233445566778899aabbccddeeff
# [AXIL Write] Addr: 0x0000005c, Data: 0xccddeeff
# [AXIL Write] Addr: 0x00000060, Data: 0x8899aabb
# [AXIL Write] Addr: 0x00000064, Data: 0x44556677
# [AXIL Write] Addr: 0x00000068, Data: 0x00112233
# [AES-Full] Waiting for DRNE (Decryption Ready)...
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003568
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00001368
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x00003768
# [AXIL Read] Addr: 0x0000000c, Data: 0x000035e8
# [AES-Full] DRNE flag set! Reading decrypted data from DPR...
# [AXIL Read] Addr: 0x0000006c, Data: 0xccddeeff
# [AES-Full] DPR1: 0xccddeeff (Expected: 0xccddeeff)
# [AXIL Read] Addr: 0x00000070, Data: 0x8899aabb
# [AES-Full] DPR2: 0x8899aabb (Expected: 0x8899aabb)
# [AXIL Read] Addr: 0x00000074, Data: 0x44556677
# [AES-Full] DPR3: 0x44556677 (Expected: 0x44556677)
# [AXIL Read] Addr: 0x00000078, Data: 0x00112233
# [AES-Full] DPR4: 0x00112233 (Expected: 0x00112233)
# 
# All Phases verification complete.
# ** Note: $finish    : D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv(250)
#    Time: 3189465 ns  Iteration: 0  Instance: /tb_AES_UART
# 1
# Break in Module tb_AES_UART at D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/../../../FPGA/Project/quartus/AES_UART/AES_UART/tb_AES_UART.sv line 250
# End time: 02:29:23 on Jan 13,2026, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
