
007_HumSEN_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08006b88  08006b88  00016b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c1c  08006c1c  00020490  2**0
                  CONTENTS
  4 .ARM          00000008  08006c1c  08006c1c  00016c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c24  08006c24  00020490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c24  08006c24  00016c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c28  08006c28  00016c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000490  20000000  08006c2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000864  20000490  080070bc  00020490  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cf4  080070bc  00020cf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020490  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9fd  00000000  00000000  000204c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003283  00000000  00000000  0003aebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  0003e140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b8  00000000  00000000  0003f850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d17  00000000  00000000  00040e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a3e1  00000000  00000000  00069b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5d83  00000000  00000000  00083f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00179c83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066f0  00000000  00000000  00179cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000490 	.word	0x20000490
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b70 	.word	0x08006b70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000494 	.word	0x20000494
 80001cc:	08006b70 	.word	0x08006b70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2iz>:
 80005e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d215      	bcs.n	800061e <__aeabi_d2iz+0x36>
 80005f2:	d511      	bpl.n	8000618 <__aeabi_d2iz+0x30>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d912      	bls.n	8000624 <__aeabi_d2iz+0x3c>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800060e:	fa23 f002 	lsr.w	r0, r3, r2
 8000612:	bf18      	it	ne
 8000614:	4240      	negne	r0, r0
 8000616:	4770      	bx	lr
 8000618:	f04f 0000 	mov.w	r0, #0
 800061c:	4770      	bx	lr
 800061e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000622:	d105      	bne.n	8000630 <__aeabi_d2iz+0x48>
 8000624:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000628:	bf08      	it	eq
 800062a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800062e:	4770      	bx	lr
 8000630:	f04f 0000 	mov.w	r0, #0
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b974 	b.w	8000938 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	4604      	mov	r4, r0
 8000670:	468e      	mov	lr, r1
 8000672:	2b00      	cmp	r3, #0
 8000674:	d14d      	bne.n	8000712 <__udivmoddi4+0xaa>
 8000676:	428a      	cmp	r2, r1
 8000678:	4694      	mov	ip, r2
 800067a:	d969      	bls.n	8000750 <__udivmoddi4+0xe8>
 800067c:	fab2 f282 	clz	r2, r2
 8000680:	b152      	cbz	r2, 8000698 <__udivmoddi4+0x30>
 8000682:	fa01 f302 	lsl.w	r3, r1, r2
 8000686:	f1c2 0120 	rsb	r1, r2, #32
 800068a:	fa20 f101 	lsr.w	r1, r0, r1
 800068e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000692:	ea41 0e03 	orr.w	lr, r1, r3
 8000696:	4094      	lsls	r4, r2
 8000698:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800069c:	0c21      	lsrs	r1, r4, #16
 800069e:	fbbe f6f8 	udiv	r6, lr, r8
 80006a2:	fa1f f78c 	uxth.w	r7, ip
 80006a6:	fb08 e316 	mls	r3, r8, r6, lr
 80006aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80006ae:	fb06 f107 	mul.w	r1, r6, r7
 80006b2:	4299      	cmp	r1, r3
 80006b4:	d90a      	bls.n	80006cc <__udivmoddi4+0x64>
 80006b6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ba:	f106 30ff 	add.w	r0, r6, #4294967295
 80006be:	f080 811f 	bcs.w	8000900 <__udivmoddi4+0x298>
 80006c2:	4299      	cmp	r1, r3
 80006c4:	f240 811c 	bls.w	8000900 <__udivmoddi4+0x298>
 80006c8:	3e02      	subs	r6, #2
 80006ca:	4463      	add	r3, ip
 80006cc:	1a5b      	subs	r3, r3, r1
 80006ce:	b2a4      	uxth	r4, r4
 80006d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80006d4:	fb08 3310 	mls	r3, r8, r0, r3
 80006d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006dc:	fb00 f707 	mul.w	r7, r0, r7
 80006e0:	42a7      	cmp	r7, r4
 80006e2:	d90a      	bls.n	80006fa <__udivmoddi4+0x92>
 80006e4:	eb1c 0404 	adds.w	r4, ip, r4
 80006e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80006ec:	f080 810a 	bcs.w	8000904 <__udivmoddi4+0x29c>
 80006f0:	42a7      	cmp	r7, r4
 80006f2:	f240 8107 	bls.w	8000904 <__udivmoddi4+0x29c>
 80006f6:	4464      	add	r4, ip
 80006f8:	3802      	subs	r0, #2
 80006fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006fe:	1be4      	subs	r4, r4, r7
 8000700:	2600      	movs	r6, #0
 8000702:	b11d      	cbz	r5, 800070c <__udivmoddi4+0xa4>
 8000704:	40d4      	lsrs	r4, r2
 8000706:	2300      	movs	r3, #0
 8000708:	e9c5 4300 	strd	r4, r3, [r5]
 800070c:	4631      	mov	r1, r6
 800070e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000712:	428b      	cmp	r3, r1
 8000714:	d909      	bls.n	800072a <__udivmoddi4+0xc2>
 8000716:	2d00      	cmp	r5, #0
 8000718:	f000 80ef 	beq.w	80008fa <__udivmoddi4+0x292>
 800071c:	2600      	movs	r6, #0
 800071e:	e9c5 0100 	strd	r0, r1, [r5]
 8000722:	4630      	mov	r0, r6
 8000724:	4631      	mov	r1, r6
 8000726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800072a:	fab3 f683 	clz	r6, r3
 800072e:	2e00      	cmp	r6, #0
 8000730:	d14a      	bne.n	80007c8 <__udivmoddi4+0x160>
 8000732:	428b      	cmp	r3, r1
 8000734:	d302      	bcc.n	800073c <__udivmoddi4+0xd4>
 8000736:	4282      	cmp	r2, r0
 8000738:	f200 80f9 	bhi.w	800092e <__udivmoddi4+0x2c6>
 800073c:	1a84      	subs	r4, r0, r2
 800073e:	eb61 0303 	sbc.w	r3, r1, r3
 8000742:	2001      	movs	r0, #1
 8000744:	469e      	mov	lr, r3
 8000746:	2d00      	cmp	r5, #0
 8000748:	d0e0      	beq.n	800070c <__udivmoddi4+0xa4>
 800074a:	e9c5 4e00 	strd	r4, lr, [r5]
 800074e:	e7dd      	b.n	800070c <__udivmoddi4+0xa4>
 8000750:	b902      	cbnz	r2, 8000754 <__udivmoddi4+0xec>
 8000752:	deff      	udf	#255	; 0xff
 8000754:	fab2 f282 	clz	r2, r2
 8000758:	2a00      	cmp	r2, #0
 800075a:	f040 8092 	bne.w	8000882 <__udivmoddi4+0x21a>
 800075e:	eba1 010c 	sub.w	r1, r1, ip
 8000762:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000766:	fa1f fe8c 	uxth.w	lr, ip
 800076a:	2601      	movs	r6, #1
 800076c:	0c20      	lsrs	r0, r4, #16
 800076e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000772:	fb07 1113 	mls	r1, r7, r3, r1
 8000776:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800077a:	fb0e f003 	mul.w	r0, lr, r3
 800077e:	4288      	cmp	r0, r1
 8000780:	d908      	bls.n	8000794 <__udivmoddi4+0x12c>
 8000782:	eb1c 0101 	adds.w	r1, ip, r1
 8000786:	f103 38ff 	add.w	r8, r3, #4294967295
 800078a:	d202      	bcs.n	8000792 <__udivmoddi4+0x12a>
 800078c:	4288      	cmp	r0, r1
 800078e:	f200 80cb 	bhi.w	8000928 <__udivmoddi4+0x2c0>
 8000792:	4643      	mov	r3, r8
 8000794:	1a09      	subs	r1, r1, r0
 8000796:	b2a4      	uxth	r4, r4
 8000798:	fbb1 f0f7 	udiv	r0, r1, r7
 800079c:	fb07 1110 	mls	r1, r7, r0, r1
 80007a0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80007a4:	fb0e fe00 	mul.w	lr, lr, r0
 80007a8:	45a6      	cmp	lr, r4
 80007aa:	d908      	bls.n	80007be <__udivmoddi4+0x156>
 80007ac:	eb1c 0404 	adds.w	r4, ip, r4
 80007b0:	f100 31ff 	add.w	r1, r0, #4294967295
 80007b4:	d202      	bcs.n	80007bc <__udivmoddi4+0x154>
 80007b6:	45a6      	cmp	lr, r4
 80007b8:	f200 80bb 	bhi.w	8000932 <__udivmoddi4+0x2ca>
 80007bc:	4608      	mov	r0, r1
 80007be:	eba4 040e 	sub.w	r4, r4, lr
 80007c2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80007c6:	e79c      	b.n	8000702 <__udivmoddi4+0x9a>
 80007c8:	f1c6 0720 	rsb	r7, r6, #32
 80007cc:	40b3      	lsls	r3, r6
 80007ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80007d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80007d6:	fa20 f407 	lsr.w	r4, r0, r7
 80007da:	fa01 f306 	lsl.w	r3, r1, r6
 80007de:	431c      	orrs	r4, r3
 80007e0:	40f9      	lsrs	r1, r7
 80007e2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80007e6:	fa00 f306 	lsl.w	r3, r0, r6
 80007ea:	fbb1 f8f9 	udiv	r8, r1, r9
 80007ee:	0c20      	lsrs	r0, r4, #16
 80007f0:	fa1f fe8c 	uxth.w	lr, ip
 80007f4:	fb09 1118 	mls	r1, r9, r8, r1
 80007f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007fc:	fb08 f00e 	mul.w	r0, r8, lr
 8000800:	4288      	cmp	r0, r1
 8000802:	fa02 f206 	lsl.w	r2, r2, r6
 8000806:	d90b      	bls.n	8000820 <__udivmoddi4+0x1b8>
 8000808:	eb1c 0101 	adds.w	r1, ip, r1
 800080c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000810:	f080 8088 	bcs.w	8000924 <__udivmoddi4+0x2bc>
 8000814:	4288      	cmp	r0, r1
 8000816:	f240 8085 	bls.w	8000924 <__udivmoddi4+0x2bc>
 800081a:	f1a8 0802 	sub.w	r8, r8, #2
 800081e:	4461      	add	r1, ip
 8000820:	1a09      	subs	r1, r1, r0
 8000822:	b2a4      	uxth	r4, r4
 8000824:	fbb1 f0f9 	udiv	r0, r1, r9
 8000828:	fb09 1110 	mls	r1, r9, r0, r1
 800082c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000830:	fb00 fe0e 	mul.w	lr, r0, lr
 8000834:	458e      	cmp	lr, r1
 8000836:	d908      	bls.n	800084a <__udivmoddi4+0x1e2>
 8000838:	eb1c 0101 	adds.w	r1, ip, r1
 800083c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000840:	d26c      	bcs.n	800091c <__udivmoddi4+0x2b4>
 8000842:	458e      	cmp	lr, r1
 8000844:	d96a      	bls.n	800091c <__udivmoddi4+0x2b4>
 8000846:	3802      	subs	r0, #2
 8000848:	4461      	add	r1, ip
 800084a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800084e:	fba0 9402 	umull	r9, r4, r0, r2
 8000852:	eba1 010e 	sub.w	r1, r1, lr
 8000856:	42a1      	cmp	r1, r4
 8000858:	46c8      	mov	r8, r9
 800085a:	46a6      	mov	lr, r4
 800085c:	d356      	bcc.n	800090c <__udivmoddi4+0x2a4>
 800085e:	d053      	beq.n	8000908 <__udivmoddi4+0x2a0>
 8000860:	b15d      	cbz	r5, 800087a <__udivmoddi4+0x212>
 8000862:	ebb3 0208 	subs.w	r2, r3, r8
 8000866:	eb61 010e 	sbc.w	r1, r1, lr
 800086a:	fa01 f707 	lsl.w	r7, r1, r7
 800086e:	fa22 f306 	lsr.w	r3, r2, r6
 8000872:	40f1      	lsrs	r1, r6
 8000874:	431f      	orrs	r7, r3
 8000876:	e9c5 7100 	strd	r7, r1, [r5]
 800087a:	2600      	movs	r6, #0
 800087c:	4631      	mov	r1, r6
 800087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000882:	f1c2 0320 	rsb	r3, r2, #32
 8000886:	40d8      	lsrs	r0, r3
 8000888:	fa0c fc02 	lsl.w	ip, ip, r2
 800088c:	fa21 f303 	lsr.w	r3, r1, r3
 8000890:	4091      	lsls	r1, r2
 8000892:	4301      	orrs	r1, r0
 8000894:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000898:	fa1f fe8c 	uxth.w	lr, ip
 800089c:	fbb3 f0f7 	udiv	r0, r3, r7
 80008a0:	fb07 3610 	mls	r6, r7, r0, r3
 80008a4:	0c0b      	lsrs	r3, r1, #16
 80008a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80008aa:	fb00 f60e 	mul.w	r6, r0, lr
 80008ae:	429e      	cmp	r6, r3
 80008b0:	fa04 f402 	lsl.w	r4, r4, r2
 80008b4:	d908      	bls.n	80008c8 <__udivmoddi4+0x260>
 80008b6:	eb1c 0303 	adds.w	r3, ip, r3
 80008ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80008be:	d22f      	bcs.n	8000920 <__udivmoddi4+0x2b8>
 80008c0:	429e      	cmp	r6, r3
 80008c2:	d92d      	bls.n	8000920 <__udivmoddi4+0x2b8>
 80008c4:	3802      	subs	r0, #2
 80008c6:	4463      	add	r3, ip
 80008c8:	1b9b      	subs	r3, r3, r6
 80008ca:	b289      	uxth	r1, r1
 80008cc:	fbb3 f6f7 	udiv	r6, r3, r7
 80008d0:	fb07 3316 	mls	r3, r7, r6, r3
 80008d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d8:	fb06 f30e 	mul.w	r3, r6, lr
 80008dc:	428b      	cmp	r3, r1
 80008de:	d908      	bls.n	80008f2 <__udivmoddi4+0x28a>
 80008e0:	eb1c 0101 	adds.w	r1, ip, r1
 80008e4:	f106 38ff 	add.w	r8, r6, #4294967295
 80008e8:	d216      	bcs.n	8000918 <__udivmoddi4+0x2b0>
 80008ea:	428b      	cmp	r3, r1
 80008ec:	d914      	bls.n	8000918 <__udivmoddi4+0x2b0>
 80008ee:	3e02      	subs	r6, #2
 80008f0:	4461      	add	r1, ip
 80008f2:	1ac9      	subs	r1, r1, r3
 80008f4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80008f8:	e738      	b.n	800076c <__udivmoddi4+0x104>
 80008fa:	462e      	mov	r6, r5
 80008fc:	4628      	mov	r0, r5
 80008fe:	e705      	b.n	800070c <__udivmoddi4+0xa4>
 8000900:	4606      	mov	r6, r0
 8000902:	e6e3      	b.n	80006cc <__udivmoddi4+0x64>
 8000904:	4618      	mov	r0, r3
 8000906:	e6f8      	b.n	80006fa <__udivmoddi4+0x92>
 8000908:	454b      	cmp	r3, r9
 800090a:	d2a9      	bcs.n	8000860 <__udivmoddi4+0x1f8>
 800090c:	ebb9 0802 	subs.w	r8, r9, r2
 8000910:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000914:	3801      	subs	r0, #1
 8000916:	e7a3      	b.n	8000860 <__udivmoddi4+0x1f8>
 8000918:	4646      	mov	r6, r8
 800091a:	e7ea      	b.n	80008f2 <__udivmoddi4+0x28a>
 800091c:	4620      	mov	r0, r4
 800091e:	e794      	b.n	800084a <__udivmoddi4+0x1e2>
 8000920:	4640      	mov	r0, r8
 8000922:	e7d1      	b.n	80008c8 <__udivmoddi4+0x260>
 8000924:	46d0      	mov	r8, sl
 8000926:	e77b      	b.n	8000820 <__udivmoddi4+0x1b8>
 8000928:	3b02      	subs	r3, #2
 800092a:	4461      	add	r1, ip
 800092c:	e732      	b.n	8000794 <__udivmoddi4+0x12c>
 800092e:	4630      	mov	r0, r6
 8000930:	e709      	b.n	8000746 <__udivmoddi4+0xde>
 8000932:	4464      	add	r4, ip
 8000934:	3802      	subs	r0, #2
 8000936:	e742      	b.n	80007be <__udivmoddi4+0x156>

08000938 <__aeabi_idiv0>:
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000942:	f001 fa7f 	bl	8001e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000946:	f000 f907 	bl	8000b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094a:	f000 facf 	bl	8000eec <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800094e:	f000 f965 	bl	8000c1c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000952:	f000 f99b 	bl	8000c8c <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000956:	f000 f9d7 	bl	8000d08 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800095a:	f000 f9fb 	bl	8000d54 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800095e:	f000 fa37 	bl	8000dd0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000962:	f000 fa65 	bl	8000e30 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000966:	f000 fa93 	bl	8000e90 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart1,art0,sizeof(art0),1000);
 800096a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800096e:	220e      	movs	r2, #14
 8000970:	4962      	ldr	r1, [pc, #392]	; (8000afc <main+0x1c0>)
 8000972:	4863      	ldr	r0, [pc, #396]	; (8000b00 <main+0x1c4>)
 8000974:	f004 fc65 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art1,sizeof(art1),1000);
 8000978:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800097c:	2217      	movs	r2, #23
 800097e:	4961      	ldr	r1, [pc, #388]	; (8000b04 <main+0x1c8>)
 8000980:	485f      	ldr	r0, [pc, #380]	; (8000b00 <main+0x1c4>)
 8000982:	f004 fc5e 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art2,sizeof(art2),1000);
 8000986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800098a:	2228      	movs	r2, #40	; 0x28
 800098c:	495e      	ldr	r1, [pc, #376]	; (8000b08 <main+0x1cc>)
 800098e:	485c      	ldr	r0, [pc, #368]	; (8000b00 <main+0x1c4>)
 8000990:	f004 fc57 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art3,sizeof(art3),1000);
 8000994:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000998:	2229      	movs	r2, #41	; 0x29
 800099a:	495c      	ldr	r1, [pc, #368]	; (8000b0c <main+0x1d0>)
 800099c:	4858      	ldr	r0, [pc, #352]	; (8000b00 <main+0x1c4>)
 800099e:	f004 fc50 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art4,sizeof(art4),1000);
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	2227      	movs	r2, #39	; 0x27
 80009a8:	4959      	ldr	r1, [pc, #356]	; (8000b10 <main+0x1d4>)
 80009aa:	4855      	ldr	r0, [pc, #340]	; (8000b00 <main+0x1c4>)
 80009ac:	f004 fc49 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art5,sizeof(art5),1000);
 80009b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009b4:	221f      	movs	r2, #31
 80009b6:	4957      	ldr	r1, [pc, #348]	; (8000b14 <main+0x1d8>)
 80009b8:	4851      	ldr	r0, [pc, #324]	; (8000b00 <main+0x1c4>)
 80009ba:	f004 fc42 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art6,sizeof(art6),1000);
 80009be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009c2:	221c      	movs	r2, #28
 80009c4:	4954      	ldr	r1, [pc, #336]	; (8000b18 <main+0x1dc>)
 80009c6:	484e      	ldr	r0, [pc, #312]	; (8000b00 <main+0x1c4>)
 80009c8:	f004 fc3b 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art7,sizeof(art7),1000);
 80009cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009d0:	221c      	movs	r2, #28
 80009d2:	4952      	ldr	r1, [pc, #328]	; (8000b1c <main+0x1e0>)
 80009d4:	484a      	ldr	r0, [pc, #296]	; (8000b00 <main+0x1c4>)
 80009d6:	f004 fc34 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art8,sizeof(art8),1000);
 80009da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009de:	221c      	movs	r2, #28
 80009e0:	494f      	ldr	r1, [pc, #316]	; (8000b20 <main+0x1e4>)
 80009e2:	4847      	ldr	r0, [pc, #284]	; (8000b00 <main+0x1c4>)
 80009e4:	f004 fc2d 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art9,sizeof(art9),1000);
 80009e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ec:	2223      	movs	r2, #35	; 0x23
 80009ee:	494d      	ldr	r1, [pc, #308]	; (8000b24 <main+0x1e8>)
 80009f0:	4843      	ldr	r0, [pc, #268]	; (8000b00 <main+0x1c4>)
 80009f2:	f004 fc26 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art10,sizeof(art10),1000);
 80009f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009fa:	2222      	movs	r2, #34	; 0x22
 80009fc:	494a      	ldr	r1, [pc, #296]	; (8000b28 <main+0x1ec>)
 80009fe:	4840      	ldr	r0, [pc, #256]	; (8000b00 <main+0x1c4>)
 8000a00:	f004 fc1f 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art11,sizeof(art11),1000);
 8000a04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a08:	2220      	movs	r2, #32
 8000a0a:	4948      	ldr	r1, [pc, #288]	; (8000b2c <main+0x1f0>)
 8000a0c:	483c      	ldr	r0, [pc, #240]	; (8000b00 <main+0x1c4>)
 8000a0e:	f004 fc18 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,art12,sizeof(art12),1000);
 8000a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a16:	2222      	movs	r2, #34	; 0x22
 8000a18:	4945      	ldr	r1, [pc, #276]	; (8000b30 <main+0x1f4>)
 8000a1a:	4839      	ldr	r0, [pc, #228]	; (8000b00 <main+0x1c4>)
 8000a1c:	f004 fc11 	bl	8005242 <HAL_UART_Transmit>
//  HAL_UART_Transmit(&huart1,train5,sizeof(train5),1000);
//  HAL_UART_Transmit(&huart1,train6,sizeof(train6),1000);
//  HAL_UART_Transmit(&huart1,train7,sizeof(train7),1000);
//  HAL_UART_Transmit(&huart1,train8,sizeof(train8),1000);

    HAL_UART_Transmit(&huart1,rain1,sizeof(rain1),1000);
 8000a20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a24:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8000a28:	4942      	ldr	r1, [pc, #264]	; (8000b34 <main+0x1f8>)
 8000a2a:	4835      	ldr	r0, [pc, #212]	; (8000b00 <main+0x1c4>)
 8000a2c:	f004 fc09 	bl	8005242 <HAL_UART_Transmit>

  HAL_UART_Transmit(&huart1,msg0,sizeof(msg1),1000);
 8000a30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a34:	222d      	movs	r2, #45	; 0x2d
 8000a36:	4940      	ldr	r1, [pc, #256]	; (8000b38 <main+0x1fc>)
 8000a38:	4831      	ldr	r0, [pc, #196]	; (8000b00 <main+0x1c4>)
 8000a3a:	f004 fc02 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg1,sizeof(msg1),1000);
 8000a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a42:	222d      	movs	r2, #45	; 0x2d
 8000a44:	493d      	ldr	r1, [pc, #244]	; (8000b3c <main+0x200>)
 8000a46:	482e      	ldr	r0, [pc, #184]	; (8000b00 <main+0x1c4>)
 8000a48:	f004 fbfb 	bl	8005242 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,msg2,sizeof(msg2),1000);
 8000a4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a50:	222c      	movs	r2, #44	; 0x2c
 8000a52:	493b      	ldr	r1, [pc, #236]	; (8000b40 <main+0x204>)
 8000a54:	482a      	ldr	r0, [pc, #168]	; (8000b00 <main+0x1c4>)
 8000a56:	f004 fbf4 	bl	8005242 <HAL_UART_Transmit>
  BSP_HSENSOR_Init();
 8000a5a:	f001 f8e7 	bl	8001c2c <BSP_HSENSOR_Init>
  HAL_UART_Transmit(&huart1,msg3,sizeof(msg3),1000);
 8000a5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a62:	222e      	movs	r2, #46	; 0x2e
 8000a64:	4937      	ldr	r1, [pc, #220]	; (8000b44 <main+0x208>)
 8000a66:	4826      	ldr	r0, [pc, #152]	; (8000b00 <main+0x1c4>)
 8000a68:	f004 fbeb 	bl	8005242 <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  humidity_value = BSP_HSENSOR_ReadHumidity();
 8000a6c:	f001 f8fe 	bl	8001c6c <BSP_HSENSOR_ReadHumidity>
 8000a70:	eef0 7a40 	vmov.f32	s15, s0
 8000a74:	4b34      	ldr	r3, [pc, #208]	; (8000b48 <main+0x20c>)
 8000a76:	edc3 7a00 	vstr	s15, [r3]
	  int tmpInt1 = humidity_value;
 8000a7a:	4b33      	ldr	r3, [pc, #204]	; (8000b48 <main+0x20c>)
 8000a7c:	edd3 7a00 	vldr	s15, [r3]
 8000a80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a84:	ee17 3a90 	vmov	r3, s15
 8000a88:	60fb      	str	r3, [r7, #12]
	  float tmpFrac = humidity_value - tmpInt1;
 8000a8a:	4b2f      	ldr	r3, [pc, #188]	; (8000b48 <main+0x20c>)
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	ee07 3a90 	vmov	s15, r3
 8000a96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a9e:	edc7 7a02 	vstr	s15, [r7, #8]
	  int tmpInt2 = trunc(tmpFrac * 100);
 8000aa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8000aa6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8000b4c <main+0x210>
 8000aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aae:	ee17 0a90 	vmov	r0, s15
 8000ab2:	f7ff fd41 	bl	8000538 <__aeabi_f2d>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	ec43 2b10 	vmov	d0, r2, r3
 8000abe:	f006 f825 	bl	8006b0c <trunc>
 8000ac2:	ec53 2b10 	vmov	r2, r3, d0
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f7ff fd8d 	bl	80005e8 <__aeabi_d2iz>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	607b      	str	r3, [r7, #4]
	  snprintf(str_tmp,100,"  Humidity = %d.%02d\n\r", tmpInt1, tmpInt2);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4a1d      	ldr	r2, [pc, #116]	; (8000b50 <main+0x214>)
 8000ada:	2164      	movs	r1, #100	; 0x64
 8000adc:	481d      	ldr	r0, [pc, #116]	; (8000b54 <main+0x218>)
 8000ade:	f005 fb93 	bl	8006208 <sniprintf>
	  HAL_UART_Transmit(&huart1,( uint8_t *)str_tmp,sizeof(str_tmp),1000);
 8000ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae6:	2264      	movs	r2, #100	; 0x64
 8000ae8:	491a      	ldr	r1, [pc, #104]	; (8000b54 <main+0x218>)
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <main+0x1c4>)
 8000aec:	f004 fba9 	bl	8005242 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000af0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af4:	f001 fa1a 	bl	8001f2c <HAL_Delay>
  {
 8000af8:	e7b8      	b.n	8000a6c <main+0x130>
 8000afa:	bf00      	nop
 8000afc:	200000b8 	.word	0x200000b8
 8000b00:	200005e0 	.word	0x200005e0
 8000b04:	200000c8 	.word	0x200000c8
 8000b08:	200000e0 	.word	0x200000e0
 8000b0c:	20000108 	.word	0x20000108
 8000b10:	20000134 	.word	0x20000134
 8000b14:	2000015c 	.word	0x2000015c
 8000b18:	2000017c 	.word	0x2000017c
 8000b1c:	20000198 	.word	0x20000198
 8000b20:	200001b4 	.word	0x200001b4
 8000b24:	200001d0 	.word	0x200001d0
 8000b28:	200001f4 	.word	0x200001f4
 8000b2c:	20000218 	.word	0x20000218
 8000b30:	20000238 	.word	0x20000238
 8000b34:	2000025c 	.word	0x2000025c
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	2000002c 	.word	0x2000002c
 8000b40:	2000005c 	.word	0x2000005c
 8000b44:	20000088 	.word	0x20000088
 8000b48:	20000bf4 	.word	0x20000bf4
 8000b4c:	42c80000 	.word	0x42c80000
 8000b50:	08006b88 	.word	0x08006b88
 8000b54:	20000bf8 	.word	0x20000bf8

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b096      	sub	sp, #88	; 0x58
 8000b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	2244      	movs	r2, #68	; 0x44
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f005 fb46 	bl	80061f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b7a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b7e:	f002 fe81 	bl	8003884 <HAL_PWREx_ControlVoltageScaling>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b88:	f000 fb62 	bl	8001250 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b8c:	f002 fe5c 	bl	8003848 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b90:	4b21      	ldr	r3, [pc, #132]	; (8000c18 <SystemClock_Config+0xc0>)
 8000b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b96:	4a20      	ldr	r2, [pc, #128]	; (8000c18 <SystemClock_Config+0xc0>)
 8000b98:	f023 0318 	bic.w	r3, r3, #24
 8000b9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000ba0:	2314      	movs	r3, #20
 8000ba2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000bb0:	2360      	movs	r3, #96	; 0x60
 8000bb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bc0:	2328      	movs	r3, #40	; 0x28
 8000bc2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bc4:	2307      	movs	r3, #7
 8000bc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f002 ff77 	bl	8003ac8 <HAL_RCC_OscConfig>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000be0:	f000 fb36 	bl	8001250 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be4:	230f      	movs	r3, #15
 8000be6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000be8:	2303      	movs	r3, #3
 8000bea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bf8:	463b      	mov	r3, r7
 8000bfa:	2104      	movs	r1, #4
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f003 fb3f 	bl	8004280 <HAL_RCC_ClockConfig>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000c08:	f000 fb22 	bl	8001250 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000c0c:	f004 f846 	bl	8004c9c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000c10:	bf00      	nop
 8000c12:	3758      	adds	r7, #88	; 0x58
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40021000 	.word	0x40021000

08000c1c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000c20:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c22:	4a19      	ldr	r2, [pc, #100]	; (8000c88 <MX_DFSDM1_Init+0x6c>)
 8000c24:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000c26:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000c2c:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000c32:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c34:	2202      	movs	r2, #2
 8000c36:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000c3e:	4b11      	ldr	r3, [pc, #68]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c4a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000c4c:	4b0d      	ldr	r3, [pc, #52]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000c52:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c54:	2204      	movs	r2, #4
 8000c56:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000c58:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000c64:	4b07      	ldr	r3, [pc, #28]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000c6a:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000c70:	4804      	ldr	r0, [pc, #16]	; (8000c84 <MX_DFSDM1_Init+0x68>)
 8000c72:	f001 fa91 	bl	8002198 <HAL_DFSDM_ChannelInit>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000c7c:	f000 fae8 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200004ac 	.word	0x200004ac
 8000c88:	40016020 	.word	0x40016020

08000c8c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c90:	4b1b      	ldr	r3, [pc, #108]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000c92:	4a1c      	ldr	r2, [pc, #112]	; (8000d04 <MX_I2C2_Init+0x78>)
 8000c94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8000c96:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000c98:	f640 6214 	movw	r2, #3604	; 0xe14
 8000c9c:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000c9e:	4b18      	ldr	r3, [pc, #96]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca4:	4b16      	ldr	r3, [pc, #88]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cb6:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000cc8:	480d      	ldr	r0, [pc, #52]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cca:	f001 fe4a 	bl	8002962 <HAL_I2C_Init>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000cd4:	f000 fabc 	bl	8001250 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4809      	ldr	r0, [pc, #36]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cdc:	f002 fbd4 	bl	8003488 <HAL_I2CEx_ConfigAnalogFilter>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000ce6:	f000 fab3 	bl	8001250 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000cea:	2100      	movs	r1, #0
 8000cec:	4804      	ldr	r0, [pc, #16]	; (8000d00 <MX_I2C2_Init+0x74>)
 8000cee:	f002 fc16 	bl	800351e <HAL_I2CEx_ConfigDigitalFilter>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000cf8:	f000 faaa 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200004e4 	.word	0x200004e4
 8000d04:	40005800 	.word	0x40005800

08000d08 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d0e:	4a10      	ldr	r2, [pc, #64]	; (8000d50 <MX_QUADSPI_Init+0x48>)
 8000d10:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d14:	2202      	movs	r2, #2
 8000d16:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d20:	2210      	movs	r2, #16
 8000d22:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d26:	2217      	movs	r2, #23
 8000d28:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000d2a:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d36:	4805      	ldr	r0, [pc, #20]	; (8000d4c <MX_QUADSPI_Init+0x44>)
 8000d38:	f002 fe0a 	bl	8003950 <HAL_QSPI_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000d42:	f000 fa85 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000538 	.word	0x20000538
 8000d50:	a0001000 	.word	0xa0001000

08000d54 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d58:	4b1b      	ldr	r3, [pc, #108]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d5a:	4a1c      	ldr	r2, [pc, #112]	; (8000dcc <MX_SPI3_Init+0x78>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d64:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d66:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d6c:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d6e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d72:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d74:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d80:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d86:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000da2:	2207      	movs	r2, #7
 8000da4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000dae:	2208      	movs	r2, #8
 8000db0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <MX_SPI3_Init+0x74>)
 8000db4:	f004 f954 	bl	8005060 <HAL_SPI_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000dbe:	f000 fa47 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	2000057c 	.word	0x2000057c
 8000dcc:	40003c00 	.word	0x40003c00

08000dd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000dd6:	4a15      	ldr	r2, [pc, #84]	; (8000e2c <MX_USART1_UART_Init+0x5c>)
 8000dd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dda:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000de0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000de2:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de8:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000df6:	220c      	movs	r2, #12
 8000df8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e00:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e12:	4805      	ldr	r0, [pc, #20]	; (8000e28 <MX_USART1_UART_Init+0x58>)
 8000e14:	f004 f9c7 	bl	80051a6 <HAL_UART_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e1e:	f000 fa17 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200005e0 	.word	0x200005e0
 8000e2c:	40013800 	.word	0x40013800

08000e30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e36:	4a15      	ldr	r2, [pc, #84]	; (8000e8c <MX_USART3_UART_Init+0x5c>)
 8000e38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e56:	220c      	movs	r2, #12
 8000e58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <MX_USART3_UART_Init+0x58>)
 8000e74:	f004 f997 	bl	80051a6 <HAL_UART_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e7e:	f000 f9e7 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000664 	.word	0x20000664
 8000e8c:	40004800 	.word	0x40004800

08000e90 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e94:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e96:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e9a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9e:	2206      	movs	r2, #6
 8000ea0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ea2:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eaa:	2202      	movs	r2, #2
 8000eac:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000eba:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000ec0:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ed4:	f002 fb6f 	bl	80035b6 <HAL_PCD_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ede:	f000 f9b7 	bl	8001250 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200006e8 	.word	0x200006e8

08000eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f02:	4bbd      	ldr	r3, [pc, #756]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f06:	4abc      	ldr	r2, [pc, #752]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f08:	f043 0310 	orr.w	r3, r3, #16
 8000f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0e:	4bba      	ldr	r3, [pc, #744]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f12:	f003 0310 	and.w	r3, r3, #16
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1a:	4bb7      	ldr	r3, [pc, #732]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1e:	4ab6      	ldr	r2, [pc, #728]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f26:	4bb4      	ldr	r3, [pc, #720]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4bb1      	ldr	r3, [pc, #708]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f36:	4ab0      	ldr	r2, [pc, #704]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f3e:	4bae      	ldr	r3, [pc, #696]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4bab      	ldr	r3, [pc, #684]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4e:	4aaa      	ldr	r2, [pc, #680]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f56:	4ba8      	ldr	r3, [pc, #672]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f62:	4ba5      	ldr	r3, [pc, #660]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f66:	4aa4      	ldr	r2, [pc, #656]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f68:	f043 0308 	orr.w	r3, r3, #8
 8000f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6e:	4ba2      	ldr	r3, [pc, #648]	; (80011f8 <MX_GPIO_Init+0x30c>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f72:	f003 0308 	and.w	r3, r3, #8
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000f80:	489e      	ldr	r0, [pc, #632]	; (80011fc <MX_GPIO_Init+0x310>)
 8000f82:	f001 fcb3 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	f248 1104 	movw	r1, #33028	; 0x8104
 8000f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f90:	f001 fcac 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000f94:	2200      	movs	r2, #0
 8000f96:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000f9a:	4899      	ldr	r0, [pc, #612]	; (8001200 <MX_GPIO_Init+0x314>)
 8000f9c:	f001 fca6 	bl	80028ec <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f241 0181 	movw	r1, #4225	; 0x1081
 8000fa6:	4897      	ldr	r0, [pc, #604]	; (8001204 <MX_GPIO_Init+0x318>)
 8000fa8:	f001 fca0 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb2:	4894      	ldr	r0, [pc, #592]	; (8001204 <MX_GPIO_Init+0x318>)
 8000fb4:	f001 fc9a 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000fbe:	4892      	ldr	r0, [pc, #584]	; (8001208 <MX_GPIO_Init+0x31c>)
 8000fc0:	f001 fc94 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2120      	movs	r1, #32
 8000fc8:	488d      	ldr	r0, [pc, #564]	; (8001200 <MX_GPIO_Init+0x314>)
 8000fca:	f001 fc8f 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	488a      	ldr	r0, [pc, #552]	; (80011fc <MX_GPIO_Init+0x310>)
 8000fd4:	f001 fc8a 	bl	80028ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000fd8:	f240 1315 	movw	r3, #277	; 0x115
 8000fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4882      	ldr	r0, [pc, #520]	; (80011fc <MX_GPIO_Init+0x310>)
 8000ff2:	f001 f9dd 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000ff6:	236a      	movs	r3, #106	; 0x6a
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ffa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	487c      	ldr	r0, [pc, #496]	; (80011fc <MX_GPIO_Init+0x310>)
 800100c:	f001 f9d0 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001010:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001016:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800101a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	4878      	ldr	r0, [pc, #480]	; (8001208 <MX_GPIO_Init+0x31c>)
 8001028:	f001 f9c2 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800102c:	233f      	movs	r3, #63	; 0x3f
 800102e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001030:	230b      	movs	r3, #11
 8001032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4619      	mov	r1, r3
 800103e:	4872      	ldr	r0, [pc, #456]	; (8001208 <MX_GPIO_Init+0x31c>)
 8001040:	f001 f9b6 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001044:	2303      	movs	r3, #3
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001054:	2308      	movs	r3, #8
 8001056:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001062:	f001 f9a5 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001066:	f248 1304 	movw	r3, #33028	; 0x8104
 800106a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2300      	movs	r3, #0
 8001076:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4619      	mov	r1, r3
 800107e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001082:	f001 f995 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001086:	2308      	movs	r3, #8
 8001088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001096:	2301      	movs	r3, #1
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a4:	f001 f984 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80010a8:	2310      	movs	r3, #16
 80010aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010ac:	230b      	movs	r3, #11
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010be:	f001 f977 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80010c2:	23e0      	movs	r3, #224	; 0xe0
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ce:	2303      	movs	r3, #3
 80010d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010d2:	2305      	movs	r3, #5
 80010d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e0:	f001 f966 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80010e4:	2301      	movs	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	4841      	ldr	r0, [pc, #260]	; (8001200 <MX_GPIO_Init+0x314>)
 80010fa:	f001 f959 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80010fe:	2302      	movs	r3, #2
 8001100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001102:	230b      	movs	r3, #11
 8001104:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	483b      	ldr	r0, [pc, #236]	; (8001200 <MX_GPIO_Init+0x314>)
 8001112:	f001 f94d 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001116:	f24f 0334 	movw	r3, #61492	; 0xf034
 800111a:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111c:	2301      	movs	r3, #1
 800111e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001120:	2300      	movs	r3, #0
 8001122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001124:	2300      	movs	r3, #0
 8001126:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	4619      	mov	r1, r3
 800112e:	4834      	ldr	r0, [pc, #208]	; (8001200 <MX_GPIO_Init+0x314>)
 8001130:	f001 f93e 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001134:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001138:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800113a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	482e      	ldr	r0, [pc, #184]	; (8001204 <MX_GPIO_Init+0x318>)
 800114c:	f001 f930 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001150:	f243 0381 	movw	r3, #12417	; 0x3081
 8001154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001156:	2301      	movs	r3, #1
 8001158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	4826      	ldr	r0, [pc, #152]	; (8001204 <MX_GPIO_Init+0x318>)
 800116a:	f001 f921 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800116e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4820      	ldr	r0, [pc, #128]	; (8001208 <MX_GPIO_Init+0x31c>)
 8001188:	f001 f912 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800118c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001192:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4819      	ldr	r0, [pc, #100]	; (8001208 <MX_GPIO_Init+0x31c>)
 80011a4:	f001 f904 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80011a8:	2302      	movs	r3, #2
 80011aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011b8:	2305      	movs	r3, #5
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	4619      	mov	r1, r3
 80011c2:	4810      	ldr	r0, [pc, #64]	; (8001204 <MX_GPIO_Init+0x318>)
 80011c4:	f001 f8f4 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80011c8:	2378      	movs	r3, #120	; 0x78
 80011ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011cc:	2302      	movs	r3, #2
 80011ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d4:	2303      	movs	r3, #3
 80011d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011d8:	2307      	movs	r3, #7
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4619      	mov	r1, r3
 80011e2:	4808      	ldr	r0, [pc, #32]	; (8001204 <MX_GPIO_Init+0x318>)
 80011e4:	f001 f8e4 	bl	80023b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80011e8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ee:	2312      	movs	r3, #18
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e00a      	b.n	800120c <MX_GPIO_Init+0x320>
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000
 80011fc:	48001000 	.word	0x48001000
 8001200:	48000400 	.word	0x48000400
 8001204:	48000c00 	.word	0x48000c00
 8001208:	48000800 	.word	0x48000800
 800120c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120e:	2303      	movs	r3, #3
 8001210:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001212:	2304      	movs	r3, #4
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	480b      	ldr	r0, [pc, #44]	; (800124c <MX_GPIO_Init+0x360>)
 800121e:	f001 f8c7 	bl	80023b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	2017      	movs	r0, #23
 8001228:	f000 ff7f 	bl	800212a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800122c:	2017      	movs	r0, #23
 800122e:	f000 ff98 	bl	8002162 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2100      	movs	r1, #0
 8001236:	2028      	movs	r0, #40	; 0x28
 8001238:	f000 ff77 	bl	800212a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800123c:	2028      	movs	r0, #40	; 0x28
 800123e:	f000 ff90 	bl	8002162 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001242:	bf00      	nop
 8001244:	3728      	adds	r7, #40	; 0x28
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	48000400 	.word	0x48000400

08001250 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001254:	b672      	cpsid	i
}
 8001256:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001258:	e7fe      	b.n	8001258 <Error_Handler+0x8>
	...

0800125c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <HAL_MspInit+0x44>)
 8001264:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001266:	4a0e      	ldr	r2, [pc, #56]	; (80012a0 <HAL_MspInit+0x44>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	6613      	str	r3, [r2, #96]	; 0x60
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <HAL_MspInit+0x44>)
 8001270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_MspInit+0x44>)
 800127c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800127e:	4a08      	ldr	r2, [pc, #32]	; (80012a0 <HAL_MspInit+0x44>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001284:	6593      	str	r3, [r2, #88]	; 0x58
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_MspInit+0x44>)
 8001288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40021000 	.word	0x40021000

080012a4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b0ac      	sub	sp, #176	; 0xb0
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	2288      	movs	r2, #136	; 0x88
 80012c2:	2100      	movs	r1, #0
 80012c4:	4618      	mov	r0, r3
 80012c6:	f004 ff97 	bl	80061f8 <memset>
  if(DFSDM1_Init == 0)
 80012ca:	4b25      	ldr	r3, [pc, #148]	; (8001360 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d142      	bne.n	8001358 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80012d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 f9f0 	bl	80046c8 <HAL_RCCEx_PeriphCLKConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80012ee:	f7ff ffaf 	bl	8001250 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012f6:	4a1b      	ldr	r2, [pc, #108]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012fc:	6613      	str	r3, [r2, #96]	; 0x60
 80012fe:	4b19      	ldr	r3, [pc, #100]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001302:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800130a:	4b16      	ldr	r3, [pc, #88]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	4a15      	ldr	r2, [pc, #84]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001310:	f043 0310 	orr.w	r3, r3, #16
 8001314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	f003 0310 	and.w	r3, r3, #16
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001322:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001326:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800133c:	2306      	movs	r3, #6
 800133e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001342:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001346:	4619      	mov	r1, r3
 8001348:	4807      	ldr	r0, [pc, #28]	; (8001368 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800134a:	f001 f831 	bl	80023b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800134e:	4b04      	ldr	r3, [pc, #16]	; (8001360 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	3301      	adds	r3, #1
 8001354:	4a02      	ldr	r2, [pc, #8]	; (8001360 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001356:	6013      	str	r3, [r2, #0]
  }

}
 8001358:	bf00      	nop
 800135a:	37b0      	adds	r7, #176	; 0xb0
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000c5c 	.word	0x20000c5c
 8001364:	40021000 	.word	0x40021000
 8001368:	48001000 	.word	0x48001000

0800136c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b0ac      	sub	sp, #176	; 0xb0
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2288      	movs	r2, #136	; 0x88
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f004 ff33 	bl	80061f8 <memset>
  if(hi2c->Instance==I2C2)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a21      	ldr	r2, [pc, #132]	; (800141c <HAL_I2C_MspInit+0xb0>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d13b      	bne.n	8001414 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 f98d 	bl	80046c8 <HAL_RCCEx_PeriphCLKConfig>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80013b4:	f7ff ff4c 	bl	8001250 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 80013ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013bc:	4a18      	ldr	r2, [pc, #96]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 80013be:	f043 0302 	orr.w	r3, r3, #2
 80013c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 80013c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80013d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013d8:	2312      	movs	r3, #18
 80013da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013de:	2301      	movs	r3, #1
 80013e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e4:	2303      	movs	r3, #3
 80013e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013ea:	2304      	movs	r3, #4
 80013ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013f4:	4619      	mov	r1, r3
 80013f6:	480b      	ldr	r0, [pc, #44]	; (8001424 <HAL_I2C_MspInit+0xb8>)
 80013f8:	f000 ffda 	bl	80023b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 80013fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 8001402:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001406:	6593      	str	r3, [r2, #88]	; 0x58
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_I2C_MspInit+0xb4>)
 800140a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001414:	bf00      	nop
 8001416:	37b0      	adds	r7, #176	; 0xb0
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40005800 	.word	0x40005800
 8001420:	40021000 	.word	0x40021000
 8001424:	48000400 	.word	0x48000400

08001428 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <HAL_I2C_MspDeInit+0x3c>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d10f      	bne.n	800145a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800143a:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <HAL_I2C_MspDeInit+0x40>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	4a0a      	ldr	r2, [pc, #40]	; (8001468 <HAL_I2C_MspDeInit+0x40>)
 8001440:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001444:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001446:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800144a:	4808      	ldr	r0, [pc, #32]	; (800146c <HAL_I2C_MspDeInit+0x44>)
 800144c:	f001 f95a 	bl	8002704 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001450:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <HAL_I2C_MspDeInit+0x44>)
 8001456:	f001 f955 	bl	8002704 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40005800 	.word	0x40005800
 8001468:	40021000 	.word	0x40021000
 800146c:	48000400 	.word	0x48000400

08001470 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a17      	ldr	r2, [pc, #92]	; (80014ec <HAL_QSPI_MspInit+0x7c>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d128      	bne.n	80014e4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001492:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 8001494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001496:	4a16      	ldr	r2, [pc, #88]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 8001498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149c:	6513      	str	r3, [r2, #80]	; 0x50
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 80014a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014aa:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	4a10      	ldr	r2, [pc, #64]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 80014b0:	f043 0310 	orr.w	r3, r3, #16
 80014b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <HAL_QSPI_MspInit+0x80>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	f003 0310 	and.w	r3, r3, #16
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80014c2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80014c6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80014d4:	230a      	movs	r3, #10
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	4619      	mov	r1, r3
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <HAL_QSPI_MspInit+0x84>)
 80014e0:	f000 ff66 	bl	80023b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80014e4:	bf00      	nop
 80014e6:	3728      	adds	r7, #40	; 0x28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	a0001000 	.word	0xa0001000
 80014f0:	40021000 	.word	0x40021000
 80014f4:	48001000 	.word	0x48001000

080014f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <HAL_SPI_MspInit+0x7c>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d128      	bne.n	800156c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800151a:	4b17      	ldr	r3, [pc, #92]	; (8001578 <HAL_SPI_MspInit+0x80>)
 800151c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151e:	4a16      	ldr	r2, [pc, #88]	; (8001578 <HAL_SPI_MspInit+0x80>)
 8001520:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001524:	6593      	str	r3, [r2, #88]	; 0x58
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <HAL_SPI_MspInit+0x80>)
 8001528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800152a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <HAL_SPI_MspInit+0x80>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001536:	4a10      	ldr	r2, [pc, #64]	; (8001578 <HAL_SPI_MspInit+0x80>)
 8001538:	f043 0304 	orr.w	r3, r3, #4
 800153c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <HAL_SPI_MspInit+0x80>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800154a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800154e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800155c:	2306      	movs	r3, #6
 800155e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	4805      	ldr	r0, [pc, #20]	; (800157c <HAL_SPI_MspInit+0x84>)
 8001568:	f000 ff22 	bl	80023b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800156c:	bf00      	nop
 800156e:	3728      	adds	r7, #40	; 0x28
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40003c00 	.word	0x40003c00
 8001578:	40021000 	.word	0x40021000
 800157c:	48000800 	.word	0x48000800

08001580 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0ae      	sub	sp, #184	; 0xb8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001598:	f107 031c 	add.w	r3, r7, #28
 800159c:	2288      	movs	r2, #136	; 0x88
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f004 fe29 	bl	80061f8 <memset>
  if(huart->Instance==USART1)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a42      	ldr	r2, [pc, #264]	; (80016b4 <HAL_UART_MspInit+0x134>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d13b      	bne.n	8001628 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015b4:	2300      	movs	r3, #0
 80015b6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 f883 	bl	80046c8 <HAL_RCCEx_PeriphCLKConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015c8:	f7ff fe42 	bl	8001250 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015cc:	4b3a      	ldr	r3, [pc, #232]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015d0:	4a39      	ldr	r2, [pc, #228]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d6:	6613      	str	r3, [r2, #96]	; 0x60
 80015d8:	4b37      	ldr	r3, [pc, #220]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e0:	61bb      	str	r3, [r7, #24]
 80015e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e4:	4b34      	ldr	r3, [pc, #208]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e8:	4a33      	ldr	r2, [pc, #204]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015ea:	f043 0302 	orr.w	r3, r3, #2
 80015ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015f0:	4b31      	ldr	r3, [pc, #196]	; (80016b8 <HAL_UART_MspInit+0x138>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80015fc:	23c0      	movs	r3, #192	; 0xc0
 80015fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2303      	movs	r3, #3
 8001610:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001614:	2307      	movs	r3, #7
 8001616:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800161e:	4619      	mov	r1, r3
 8001620:	4826      	ldr	r0, [pc, #152]	; (80016bc <HAL_UART_MspInit+0x13c>)
 8001622:	f000 fec5 	bl	80023b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001626:	e040      	b.n	80016aa <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a24      	ldr	r2, [pc, #144]	; (80016c0 <HAL_UART_MspInit+0x140>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d13b      	bne.n	80016aa <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001632:	2304      	movs	r3, #4
 8001634:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001636:	2300      	movs	r3, #0
 8001638:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	4618      	mov	r0, r3
 8001640:	f003 f842 	bl	80046c8 <HAL_RCCEx_PeriphCLKConfig>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <HAL_UART_MspInit+0xce>
      Error_Handler();
 800164a:	f7ff fe01 	bl	8001250 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800164e:	4b1a      	ldr	r3, [pc, #104]	; (80016b8 <HAL_UART_MspInit+0x138>)
 8001650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001652:	4a19      	ldr	r2, [pc, #100]	; (80016b8 <HAL_UART_MspInit+0x138>)
 8001654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001658:	6593      	str	r3, [r2, #88]	; 0x58
 800165a:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <HAL_UART_MspInit+0x138>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001666:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <HAL_UART_MspInit+0x138>)
 8001668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166a:	4a13      	ldr	r2, [pc, #76]	; (80016b8 <HAL_UART_MspInit+0x138>)
 800166c:	f043 0308 	orr.w	r3, r3, #8
 8001670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_UART_MspInit+0x138>)
 8001674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800167e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001682:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001686:	2302      	movs	r3, #2
 8001688:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001698:	2307      	movs	r3, #7
 800169a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800169e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016a2:	4619      	mov	r1, r3
 80016a4:	4807      	ldr	r0, [pc, #28]	; (80016c4 <HAL_UART_MspInit+0x144>)
 80016a6:	f000 fe83 	bl	80023b0 <HAL_GPIO_Init>
}
 80016aa:	bf00      	nop
 80016ac:	37b8      	adds	r7, #184	; 0xb8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40013800 	.word	0x40013800
 80016b8:	40021000 	.word	0x40021000
 80016bc:	48000400 	.word	0x48000400
 80016c0:	40004800 	.word	0x40004800
 80016c4:	48000c00 	.word	0x48000c00

080016c8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b0ac      	sub	sp, #176	; 0xb0
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2288      	movs	r2, #136	; 0x88
 80016e6:	2100      	movs	r1, #0
 80016e8:	4618      	mov	r0, r3
 80016ea:	f004 fd85 	bl	80061f8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016f6:	d17c      	bne.n	80017f2 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80016f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80016fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001702:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001706:	2301      	movs	r3, #1
 8001708:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800170a:	2301      	movs	r3, #1
 800170c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800170e:	2318      	movs	r3, #24
 8001710:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001712:	2307      	movs	r3, #7
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001716:	2302      	movs	r3, #2
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800171a:	2302      	movs	r3, #2
 800171c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800171e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001722:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4618      	mov	r0, r3
 800172a:	f002 ffcd 	bl	80046c8 <HAL_RCCEx_PeriphCLKConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001734:	f7ff fd8c 	bl	8001250 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001738:	4b30      	ldr	r3, [pc, #192]	; (80017fc <HAL_PCD_MspInit+0x134>)
 800173a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173c:	4a2f      	ldr	r2, [pc, #188]	; (80017fc <HAL_PCD_MspInit+0x134>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001744:	4b2d      	ldr	r3, [pc, #180]	; (80017fc <HAL_PCD_MspInit+0x134>)
 8001746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001750:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001754:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001758:	2300      	movs	r3, #0
 800175a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001764:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001768:	4619      	mov	r1, r3
 800176a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800176e:	f000 fe1f 	bl	80023b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001772:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001776:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800178c:	230a      	movs	r3, #10
 800178e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001792:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001796:	4619      	mov	r1, r3
 8001798:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179c:	f000 fe08 	bl	80023b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80017a0:	4b16      	ldr	r3, [pc, #88]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a4:	4a15      	ldr	r2, [pc, #84]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d114      	bne.n	80017ee <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c4:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c8:	4a0c      	ldr	r2, [pc, #48]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ce:	6593      	str	r3, [r2, #88]	; 0x58
 80017d0:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80017dc:	f002 f8a8 	bl	8003930 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	4a05      	ldr	r2, [pc, #20]	; (80017fc <HAL_PCD_MspInit+0x134>)
 80017e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ea:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80017ec:	e001      	b.n	80017f2 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80017ee:	f002 f89f 	bl	8003930 <HAL_PWREx_EnableVddUSB>
}
 80017f2:	bf00      	nop
 80017f4:	37b0      	adds	r7, #176	; 0xb0
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40021000 	.word	0x40021000

08001800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001804:	e7fe      	b.n	8001804 <NMI_Handler+0x4>

08001806 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180a:	e7fe      	b.n	800180a <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	e7fe      	b.n	8001810 <MemManage_Handler+0x4>

08001812 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001816:	e7fe      	b.n	8001816 <BusFault_Handler+0x4>

08001818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800181c:	e7fe      	b.n	800181c <UsageFault_Handler+0x4>

0800181e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184c:	f000 fb4e 	bl	8001eec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}

08001854 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001858:	2020      	movs	r0, #32
 800185a:	f001 f85f 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800185e:	2040      	movs	r0, #64	; 0x40
 8001860:	f001 f85c 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001864:	2080      	movs	r0, #128	; 0x80
 8001866:	f001 f859 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800186a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800186e:	f001 f855 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}

08001876 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800187a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800187e:	f001 f84d 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001882:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001886:	f001 f849 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800188a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800188e:	f001 f845 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001892:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001896:	f001 f841 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800189a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800189e:	f001 f83d 	bl	800291c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b0:	4a14      	ldr	r2, [pc, #80]	; (8001904 <_sbrk+0x5c>)
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <_sbrk+0x60>)
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018bc:	4b13      	ldr	r3, [pc, #76]	; (800190c <_sbrk+0x64>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d102      	bne.n	80018ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <_sbrk+0x64>)
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <_sbrk+0x68>)
 80018c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <_sbrk+0x64>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d207      	bcs.n	80018e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d8:	f004 fc64 	bl	80061a4 <__errno>
 80018dc:	4603      	mov	r3, r0
 80018de:	220c      	movs	r2, #12
 80018e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e2:	f04f 33ff 	mov.w	r3, #4294967295
 80018e6:	e009      	b.n	80018fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e8:	4b08      	ldr	r3, [pc, #32]	; (800190c <_sbrk+0x64>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ee:	4b07      	ldr	r3, [pc, #28]	; (800190c <_sbrk+0x64>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4413      	add	r3, r2
 80018f6:	4a05      	ldr	r2, [pc, #20]	; (800190c <_sbrk+0x64>)
 80018f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fa:	68fb      	ldr	r3, [r7, #12]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3718      	adds	r7, #24
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20018000 	.word	0x20018000
 8001908:	00000400 	.word	0x00000400
 800190c:	20000c60 	.word	0x20000c60
 8001910:	20000cf8 	.word	0x20000cf8

08001914 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <SystemInit+0x20>)
 800191a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800191e:	4a05      	ldr	r2, [pc, #20]	; (8001934 <SystemInit+0x20>)
 8001920:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001924:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001970 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800193c:	f7ff ffea 	bl	8001914 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001940:	480c      	ldr	r0, [pc, #48]	; (8001974 <LoopForever+0x6>)
  ldr r1, =_edata
 8001942:	490d      	ldr	r1, [pc, #52]	; (8001978 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001944:	4a0d      	ldr	r2, [pc, #52]	; (800197c <LoopForever+0xe>)
  movs r3, #0
 8001946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001948:	e002      	b.n	8001950 <LoopCopyDataInit>

0800194a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800194c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800194e:	3304      	adds	r3, #4

08001950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001954:	d3f9      	bcc.n	800194a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001956:	4a0a      	ldr	r2, [pc, #40]	; (8001980 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001958:	4c0a      	ldr	r4, [pc, #40]	; (8001984 <LoopForever+0x16>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800195c:	e001      	b.n	8001962 <LoopFillZerobss>

0800195e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800195e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001960:	3204      	adds	r2, #4

08001962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001964:	d3fb      	bcc.n	800195e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001966:	f004 fc23 	bl	80061b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800196a:	f7fe ffe7 	bl	800093c <main>

0800196e <LoopForever>:

LoopForever:
    b LoopForever
 800196e:	e7fe      	b.n	800196e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001970:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001978:	20000490 	.word	0x20000490
  ldr r2, =_sidata
 800197c:	08006c2c 	.word	0x08006c2c
  ldr r2, =_sbss
 8001980:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8001984:	20000cf4 	.word	0x20000cf4

08001988 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001988:	e7fe      	b.n	8001988 <ADC1_2_IRQHandler>
	...

0800198c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	; 0x28
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001994:	4b27      	ldr	r3, [pc, #156]	; (8001a34 <I2Cx_MspInit+0xa8>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001998:	4a26      	ldr	r2, [pc, #152]	; (8001a34 <I2Cx_MspInit+0xa8>)
 800199a:	f043 0302 	orr.w	r3, r3, #2
 800199e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019a0:	4b24      	ldr	r3, [pc, #144]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80019ac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019b0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80019b2:	2312      	movs	r3, #18
 80019b4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ba:	2303      	movs	r3, #3
 80019bc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80019be:	2304      	movs	r3, #4
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	481b      	ldr	r0, [pc, #108]	; (8001a38 <I2Cx_MspInit+0xac>)
 80019ca:	f000 fcf1 	bl	80023b0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4818      	ldr	r0, [pc, #96]	; (8001a38 <I2Cx_MspInit+0xac>)
 80019d6:	f000 fceb 	bl	80023b0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80019da:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019de:	4a15      	ldr	r2, [pc, #84]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019e4:	6593      	str	r3, [r2, #88]	; 0x58
 80019e6:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019f6:	4a0f      	ldr	r2, [pc, #60]	; (8001a34 <I2Cx_MspInit+0xa8>)
 80019f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019fc:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <I2Cx_MspInit+0xa8>)
 8001a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a02:	4a0c      	ldr	r2, [pc, #48]	; (8001a34 <I2Cx_MspInit+0xa8>)
 8001a04:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001a08:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	210f      	movs	r1, #15
 8001a0e:	2021      	movs	r0, #33	; 0x21
 8001a10:	f000 fb8b 	bl	800212a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a14:	2021      	movs	r0, #33	; 0x21
 8001a16:	f000 fba4 	bl	8002162 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	210f      	movs	r1, #15
 8001a1e:	2022      	movs	r0, #34	; 0x22
 8001a20:	f000 fb83 	bl	800212a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001a24:	2022      	movs	r0, #34	; 0x22
 8001a26:	f000 fb9c 	bl	8002162 <HAL_NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	; 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40021000 	.word	0x40021000
 8001a38:	48000400 	.word	0x48000400

08001a3c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <I2Cx_Init+0x54>)
 8001a48:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a11      	ldr	r2, [pc, #68]	; (8001a94 <I2Cx_Init+0x58>)
 8001a4e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff89 	bl	800198c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 ff71 	bl	8002962 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001a80:	2100      	movs	r1, #0
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f001 fd00 	bl	8003488 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40005800 	.word	0x40005800
 8001a94:	00702681 	.word	0x00702681

08001a98 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08a      	sub	sp, #40	; 0x28
 8001a9c:	af04      	add	r7, sp, #16
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	72fb      	strb	r3, [r7, #11]
 8001aaa:	460b      	mov	r3, r1
 8001aac:	813b      	strh	r3, [r7, #8]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001ab6:	7afb      	ldrb	r3, [r7, #11]
 8001ab8:	b299      	uxth	r1, r3
 8001aba:	88f8      	ldrh	r0, [r7, #6]
 8001abc:	893a      	ldrh	r2, [r7, #8]
 8001abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac2:	9302      	str	r3, [sp, #8]
 8001ac4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ac6:	9301      	str	r3, [sp, #4]
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	4603      	mov	r3, r0
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f001 f91a 	bl	8002d08 <HAL_I2C_Mem_Read>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d004      	beq.n	8001ae8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001ade:	7afb      	ldrb	r3, [r7, #11]
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f000 f832 	bl	8001b4c <I2Cx_Error>
  }
  return status;
 8001ae8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b08a      	sub	sp, #40	; 0x28
 8001af6:	af04      	add	r7, sp, #16
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	4608      	mov	r0, r1
 8001afc:	4611      	mov	r1, r2
 8001afe:	461a      	mov	r2, r3
 8001b00:	4603      	mov	r3, r0
 8001b02:	72fb      	strb	r3, [r7, #11]
 8001b04:	460b      	mov	r3, r1
 8001b06:	813b      	strh	r3, [r7, #8]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b10:	7afb      	ldrb	r3, [r7, #11]
 8001b12:	b299      	uxth	r1, r3
 8001b14:	88f8      	ldrh	r0, [r7, #6]
 8001b16:	893a      	ldrh	r2, [r7, #8]
 8001b18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1c:	9302      	str	r3, [sp, #8]
 8001b1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b20:	9301      	str	r3, [sp, #4]
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	4603      	mov	r3, r0
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f000 ffd9 	bl	8002ae0 <HAL_I2C_Mem_Write>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d004      	beq.n	8001b42 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001b38:	7afb      	ldrb	r3, [r7, #11]
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	f000 f805 	bl	8001b4c <I2Cx_Error>
  }
  return status;
 8001b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 ff91 	bl	8002a80 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ff6c 	bl	8001a3c <I2Cx_Init>
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <SENSOR_IO_Init+0x10>)
 8001b72:	f7ff ff63 	bl	8001a3c <I2Cx_Init>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000c64 	.word	0x20000c64

08001b80 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	71bb      	strb	r3, [r7, #6]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001b92:	79bb      	ldrb	r3, [r7, #6]
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	79f9      	ldrb	r1, [r7, #7]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	1d7b      	adds	r3, r7, #5
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	4803      	ldr	r0, [pc, #12]	; (8001bb0 <SENSOR_IO_Write+0x30>)
 8001ba4:	f7ff ffa5 	bl	8001af2 <I2Cx_WriteMultiple>
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000c64 	.word	0x20000c64

08001bb4 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af02      	add	r7, sp, #8
 8001bba:	4603      	mov	r3, r0
 8001bbc:	460a      	mov	r2, r1
 8001bbe:	71fb      	strb	r3, [r7, #7]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001bc8:	79bb      	ldrb	r3, [r7, #6]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	79f9      	ldrb	r1, [r7, #7]
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	f107 030f 	add.w	r3, r7, #15
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	2301      	movs	r3, #1
 8001bda:	4804      	ldr	r0, [pc, #16]	; (8001bec <SENSOR_IO_Read+0x38>)
 8001bdc:	f7ff ff5c 	bl	8001a98 <I2Cx_ReadMultiple>

  return read_value;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000c64 	.word	0x20000c64

08001bf0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	603a      	str	r2, [r7, #0]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	71bb      	strb	r3, [r7, #6]
 8001c02:	4613      	mov	r3, r2
 8001c04:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001c06:	79bb      	ldrb	r3, [r7, #6]
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	79f9      	ldrb	r1, [r7, #7]
 8001c0c:	88bb      	ldrh	r3, [r7, #4]
 8001c0e:	9301      	str	r3, [sp, #4]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	2301      	movs	r3, #1
 8001c16:	4804      	ldr	r0, [pc, #16]	; (8001c28 <SENSOR_IO_ReadMultiple+0x38>)
 8001c18:	f7ff ff3e 	bl	8001a98 <I2Cx_ReadMultiple>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b29b      	uxth	r3, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000c64 	.word	0x20000c64

08001c2c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001c32:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <BSP_HSENSOR_Init+0x38>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	20be      	movs	r0, #190	; 0xbe
 8001c38:	4798      	blx	r3
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2bbc      	cmp	r3, #188	; 0xbc
 8001c3e:	d002      	beq.n	8001c46 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	607b      	str	r3, [r7, #4]
 8001c44:	e009      	b.n	8001c5a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <BSP_HSENSOR_Init+0x3c>)
 8001c48:	4a06      	ldr	r2, [pc, #24]	; (8001c64 <BSP_HSENSOR_Init+0x38>)
 8001c4a:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <BSP_HSENSOR_Init+0x3c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	20be      	movs	r0, #190	; 0xbe
 8001c54:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001c5a:	687b      	ldr	r3, [r7, #4]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000418 	.word	0x20000418
 8001c68:	20000cb8 	.word	0x20000cb8

08001c6c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001c70:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <BSP_HSENSOR_ReadHumidity+0x18>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	20be      	movs	r0, #190	; 0xbe
 8001c78:	4798      	blx	r3
 8001c7a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001c7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000cb8 	.word	0x20000cb8

08001c88 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001c92:	88fb      	ldrh	r3, [r7, #6]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2120      	movs	r1, #32
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ff8b 	bl	8001bb4 <SENSOR_IO_Read>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	f023 0304 	bic.w	r3, r3, #4
 8001ca8:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	f043 0304 	orr.w	r3, r3, #4
 8001cb0:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	f023 0303 	bic.w	r3, r3, #3
 8001cb8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001cba:	7bfb      	ldrb	r3, [r7, #15]
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001cc8:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	2120      	movs	r1, #32
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff54 	bl	8001b80 <SENSOR_IO_Write>
}
 8001cd8:	bf00      	nop
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001cea:	2300      	movs	r3, #0
 8001cec:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8001cee:	f7ff ff3d 	bl	8001b6c <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	210f      	movs	r1, #15
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff5b 	bl	8001bb4 <SENSOR_IO_Read>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	b2d8      	uxtb	r0, r3
 8001d1a:	f107 020c 	add.w	r2, r7, #12
 8001d1e:	2302      	movs	r3, #2
 8001d20:	21b0      	movs	r1, #176	; 0xb0
 8001d22:	f7ff ff65 	bl	8001bf0 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8001d26:	7b3b      	ldrb	r3, [r7, #12]
 8001d28:	085b      	lsrs	r3, r3, #1
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8001d2e:	7b7b      	ldrb	r3, [r7, #13]
 8001d30:	085b      	lsrs	r3, r3, #1
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	b2d8      	uxtb	r0, r3
 8001d3a:	f107 020c 	add.w	r2, r7, #12
 8001d3e:	2302      	movs	r3, #2
 8001d40:	21b6      	movs	r1, #182	; 0xb6
 8001d42:	f7ff ff55 	bl	8001bf0 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001d46:	7b7b      	ldrb	r3, [r7, #13]
 8001d48:	021b      	lsls	r3, r3, #8
 8001d4a:	b21a      	sxth	r2, r3
 8001d4c:	7b3b      	ldrb	r3, [r7, #12]
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	4313      	orrs	r3, r2
 8001d52:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	b2d8      	uxtb	r0, r3
 8001d58:	f107 020c 	add.w	r2, r7, #12
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	21ba      	movs	r1, #186	; 0xba
 8001d60:	f7ff ff46 	bl	8001bf0 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001d64:	7b7b      	ldrb	r3, [r7, #13]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	b21a      	sxth	r2, r3
 8001d6a:	7b3b      	ldrb	r3, [r7, #12]
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	b2d8      	uxtb	r0, r3
 8001d76:	f107 020c 	add.w	r2, r7, #12
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	21a8      	movs	r1, #168	; 0xa8
 8001d7e:	f7ff ff37 	bl	8001bf0 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001d82:	7b7b      	ldrb	r3, [r7, #13]
 8001d84:	021b      	lsls	r3, r3, #8
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	7b3b      	ldrb	r3, [r7, #12]
 8001d8a:	b21b      	sxth	r3, r3
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001d90:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001d94:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001da6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	ee07 3a90 	vmov	s15, r3
 8001db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001db4:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001db8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001dbc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	ee07 3a90 	vmov	s15, r3
 8001dc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dce:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001dd2:	ee07 3a90 	vmov	s15, r3
 8001dd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dde:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8001de2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001de6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dee:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8001df2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001df6:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001e3c <HTS221_H_ReadHumidity+0x130>
 8001dfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e02:	dd01      	ble.n	8001e08 <HTS221_H_ReadHumidity+0xfc>
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HTS221_H_ReadHumidity+0x134>)
 8001e06:	e00a      	b.n	8001e1e <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001e08:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	d502      	bpl.n	8001e1c <HTS221_H_ReadHumidity+0x110>
 8001e16:	f04f 0300 	mov.w	r3, #0
 8001e1a:	e000      	b.n	8001e1e <HTS221_H_ReadHumidity+0x112>
 8001e1c:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001e1e:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001e20:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e24:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e2c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001e30:	eeb0 0a67 	vmov.f32	s0, s15
 8001e34:	3720      	adds	r7, #32
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	447a0000 	.word	0x447a0000
 8001e40:	447a0000 	.word	0x447a0000

08001e44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4e:	2003      	movs	r0, #3
 8001e50:	f000 f960 	bl	8002114 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e54:	2000      	movs	r0, #0
 8001e56:	f000 f80d 	bl	8001e74 <HAL_InitTick>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d002      	beq.n	8001e66 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	71fb      	strb	r3, [r7, #7]
 8001e64:	e001      	b.n	8001e6a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e66:	f7ff f9f9 	bl	800125c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e80:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <HAL_InitTick+0x6c>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d023      	beq.n	8001ed0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e88:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <HAL_InitTick+0x70>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <HAL_InitTick+0x6c>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	4619      	mov	r1, r3
 8001e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f000 f96d 	bl	800217e <HAL_SYSTICK_Config>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d10f      	bne.n	8001eca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b0f      	cmp	r3, #15
 8001eae:	d809      	bhi.n	8001ec4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb8:	f000 f937 	bl	800212a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ebc:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <HAL_InitTick+0x74>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	e007      	b.n	8001ed4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	73fb      	strb	r3, [r7, #15]
 8001ec8:	e004      	b.n	8001ed4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	73fb      	strb	r3, [r7, #15]
 8001ece:	e001      	b.n	8001ed4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000428 	.word	0x20000428
 8001ee4:	20000414 	.word	0x20000414
 8001ee8:	20000424 	.word	0x20000424

08001eec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_IncTick+0x20>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_IncTick+0x24>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <HAL_IncTick+0x24>)
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	20000428 	.word	0x20000428
 8001f10:	20000cbc 	.word	0x20000cbc

08001f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <HAL_GetTick+0x14>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	20000cbc 	.word	0x20000cbc

08001f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff ffee 	bl	8001f14 <HAL_GetTick>
 8001f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d005      	beq.n	8001f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f46:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <HAL_Delay+0x44>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4413      	add	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f52:	bf00      	nop
 8001f54:	f7ff ffde 	bl	8001f14 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d8f7      	bhi.n	8001f54 <HAL_Delay+0x28>
  {
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000428 	.word	0x20000428

08001f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f84:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f90:	4013      	ands	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa6:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	60d3      	str	r3, [r2, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc0:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	f003 0307 	and.w	r3, r3, #7
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	db0b      	blt.n	8002002 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	f003 021f 	and.w	r2, r3, #31
 8001ff0:	4907      	ldr	r1, [pc, #28]	; (8002010 <__NVIC_EnableIRQ+0x38>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	095b      	lsrs	r3, r3, #5
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000e100 	.word	0xe000e100

08002014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	6039      	str	r1, [r7, #0]
 800201e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002024:	2b00      	cmp	r3, #0
 8002026:	db0a      	blt.n	800203e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	b2da      	uxtb	r2, r3
 800202c:	490c      	ldr	r1, [pc, #48]	; (8002060 <__NVIC_SetPriority+0x4c>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	0112      	lsls	r2, r2, #4
 8002034:	b2d2      	uxtb	r2, r2
 8002036:	440b      	add	r3, r1
 8002038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800203c:	e00a      	b.n	8002054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4908      	ldr	r1, [pc, #32]	; (8002064 <__NVIC_SetPriority+0x50>)
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3b04      	subs	r3, #4
 800204c:	0112      	lsls	r2, r2, #4
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	440b      	add	r3, r1
 8002052:	761a      	strb	r2, [r3, #24]
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000e100 	.word	0xe000e100
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	; 0x24
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f1c3 0307 	rsb	r3, r3, #7
 8002082:	2b04      	cmp	r3, #4
 8002084:	bf28      	it	cs
 8002086:	2304      	movcs	r3, #4
 8002088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3304      	adds	r3, #4
 800208e:	2b06      	cmp	r3, #6
 8002090:	d902      	bls.n	8002098 <NVIC_EncodePriority+0x30>
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3b03      	subs	r3, #3
 8002096:	e000      	b.n	800209a <NVIC_EncodePriority+0x32>
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	f04f 32ff 	mov.w	r2, #4294967295
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	401a      	ands	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ba:	43d9      	mvns	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c0:	4313      	orrs	r3, r2
         );
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3724      	adds	r7, #36	; 0x24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020e0:	d301      	bcc.n	80020e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020e2:	2301      	movs	r3, #1
 80020e4:	e00f      	b.n	8002106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020e6:	4a0a      	ldr	r2, [pc, #40]	; (8002110 <SysTick_Config+0x40>)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ee:	210f      	movs	r1, #15
 80020f0:	f04f 30ff 	mov.w	r0, #4294967295
 80020f4:	f7ff ff8e 	bl	8002014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f8:	4b05      	ldr	r3, [pc, #20]	; (8002110 <SysTick_Config+0x40>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020fe:	4b04      	ldr	r3, [pc, #16]	; (8002110 <SysTick_Config+0x40>)
 8002100:	2207      	movs	r2, #7
 8002102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	e000e010 	.word	0xe000e010

08002114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f7ff ff29 	bl	8001f74 <__NVIC_SetPriorityGrouping>
}
 8002122:	bf00      	nop
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b086      	sub	sp, #24
 800212e:	af00      	add	r7, sp, #0
 8002130:	4603      	mov	r3, r0
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	607a      	str	r2, [r7, #4]
 8002136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800213c:	f7ff ff3e 	bl	8001fbc <__NVIC_GetPriorityGrouping>
 8002140:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	6978      	ldr	r0, [r7, #20]
 8002148:	f7ff ff8e 	bl	8002068 <NVIC_EncodePriority>
 800214c:	4602      	mov	r2, r0
 800214e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff ff5d 	bl	8002014 <__NVIC_SetPriority>
}
 800215a:	bf00      	nop
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	4603      	mov	r3, r0
 800216a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800216c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff31 	bl	8001fd8 <__NVIC_EnableIRQ>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ffa2 	bl	80020d0 <SysTick_Config>
 800218c:	4603      	mov	r3, r0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e0ac      	b.n	8002304 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 f8b2 	bl	8002318 <DFSDM_GetChannelFromInstance>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a55      	ldr	r2, [pc, #340]	; (800230c <HAL_DFSDM_ChannelInit+0x174>)
 80021b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e09f      	b.n	8002304 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff f86d 	bl	80012a4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80021ca:	4b51      	ldr	r3, [pc, #324]	; (8002310 <HAL_DFSDM_ChannelInit+0x178>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	3301      	adds	r3, #1
 80021d0:	4a4f      	ldr	r2, [pc, #316]	; (8002310 <HAL_DFSDM_ChannelInit+0x178>)
 80021d2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80021d4:	4b4e      	ldr	r3, [pc, #312]	; (8002310 <HAL_DFSDM_ChannelInit+0x178>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d125      	bne.n	8002228 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80021dc:	4b4d      	ldr	r3, [pc, #308]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a4c      	ldr	r2, [pc, #304]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021e6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80021e8:	4b4a      	ldr	r3, [pc, #296]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	4948      	ldr	r1, [pc, #288]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80021f6:	4b47      	ldr	r3, [pc, #284]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a46      	ldr	r2, [pc, #280]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 80021fc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002200:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	791b      	ldrb	r3, [r3, #4]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d108      	bne.n	800221c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800220a:	4b42      	ldr	r3, [pc, #264]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	3b01      	subs	r3, #1
 8002214:	041b      	lsls	r3, r3, #16
 8002216:	493f      	ldr	r1, [pc, #252]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 8002218:	4313      	orrs	r3, r2
 800221a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800221c:	4b3d      	ldr	r3, [pc, #244]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a3c      	ldr	r2, [pc, #240]	; (8002314 <HAL_DFSDM_ChannelInit+0x17c>)
 8002222:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002226:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002236:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6819      	ldr	r1, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002246:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800224c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 020f 	bic.w	r2, r2, #15
 8002264:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002274:	431a      	orrs	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800228c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6899      	ldr	r1, [r3, #8]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229c:	3b01      	subs	r3, #1
 800229e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80022a0:	431a      	orrs	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f002 0207 	and.w	r2, r2, #7
 80022b8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6859      	ldr	r1, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80022cc:	431a      	orrs	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022e4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f000 f810 	bl	8002318 <DFSDM_GetChannelFromInstance>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4904      	ldr	r1, [pc, #16]	; (800230c <HAL_DFSDM_ChannelInit+0x174>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000cc4 	.word	0x20000cc4
 8002310:	20000cc0 	.word	0x20000cc0
 8002314:	40016000 	.word	0x40016000

08002318 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a1c      	ldr	r2, [pc, #112]	; (8002394 <DFSDM_GetChannelFromInstance+0x7c>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d102      	bne.n	800232e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e02b      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a19      	ldr	r2, [pc, #100]	; (8002398 <DFSDM_GetChannelFromInstance+0x80>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d102      	bne.n	800233c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002336:	2301      	movs	r3, #1
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	e024      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a17      	ldr	r2, [pc, #92]	; (800239c <DFSDM_GetChannelFromInstance+0x84>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d102      	bne.n	800234a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002344:	2302      	movs	r3, #2
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	e01d      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <DFSDM_GetChannelFromInstance+0x88>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d102      	bne.n	8002358 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002352:	2304      	movs	r3, #4
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	e016      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a12      	ldr	r2, [pc, #72]	; (80023a4 <DFSDM_GetChannelFromInstance+0x8c>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d102      	bne.n	8002366 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002360:	2305      	movs	r3, #5
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	e00f      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a0f      	ldr	r2, [pc, #60]	; (80023a8 <DFSDM_GetChannelFromInstance+0x90>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d102      	bne.n	8002374 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800236e:	2306      	movs	r3, #6
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	e008      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4a0d      	ldr	r2, [pc, #52]	; (80023ac <DFSDM_GetChannelFromInstance+0x94>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d102      	bne.n	8002382 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800237c:	2307      	movs	r3, #7
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	e001      	b.n	8002386 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002382:	2303      	movs	r3, #3
 8002384:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002386:	68fb      	ldr	r3, [r7, #12]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	40016000 	.word	0x40016000
 8002398:	40016020 	.word	0x40016020
 800239c:	40016040 	.word	0x40016040
 80023a0:	40016080 	.word	0x40016080
 80023a4:	400160a0 	.word	0x400160a0
 80023a8:	400160c0 	.word	0x400160c0
 80023ac:	400160e0 	.word	0x400160e0

080023b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023be:	e17f      	b.n	80026c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	2101      	movs	r1, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	4013      	ands	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8171 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d005      	beq.n	80023f0 <HAL_GPIO_Init+0x40>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d130      	bne.n	8002452 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	2203      	movs	r2, #3
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	68da      	ldr	r2, [r3, #12]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002426:	2201      	movs	r2, #1
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43db      	mvns	r3, r3
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4013      	ands	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	f003 0201 	and.w	r2, r3, #1
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4313      	orrs	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b03      	cmp	r3, #3
 800245c:	d118      	bne.n	8002490 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002462:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002464:	2201      	movs	r2, #1
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	08db      	lsrs	r3, r3, #3
 800247a:	f003 0201 	and.w	r2, r3, #1
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4313      	orrs	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b03      	cmp	r3, #3
 800249a:	d017      	beq.n	80024cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d123      	bne.n	8002520 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	08da      	lsrs	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3208      	adds	r2, #8
 800251a:	6939      	ldr	r1, [r7, #16]
 800251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4013      	ands	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	4313      	orrs	r3, r2
 800254c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80ac 	beq.w	80026ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	4b5f      	ldr	r3, [pc, #380]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002566:	4a5e      	ldr	r2, [pc, #376]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6613      	str	r3, [r2, #96]	; 0x60
 800256e:	4b5c      	ldr	r3, [pc, #368]	; (80026e0 <HAL_GPIO_Init+0x330>)
 8002570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800257a:	4a5a      	ldr	r2, [pc, #360]	; (80026e4 <HAL_GPIO_Init+0x334>)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	3302      	adds	r3, #2
 8002582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	220f      	movs	r2, #15
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43db      	mvns	r3, r3
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	4013      	ands	r3, r2
 800259c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025a4:	d025      	beq.n	80025f2 <HAL_GPIO_Init+0x242>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a4f      	ldr	r2, [pc, #316]	; (80026e8 <HAL_GPIO_Init+0x338>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d01f      	beq.n	80025ee <HAL_GPIO_Init+0x23e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4e      	ldr	r2, [pc, #312]	; (80026ec <HAL_GPIO_Init+0x33c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d019      	beq.n	80025ea <HAL_GPIO_Init+0x23a>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4d      	ldr	r2, [pc, #308]	; (80026f0 <HAL_GPIO_Init+0x340>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d013      	beq.n	80025e6 <HAL_GPIO_Init+0x236>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a4c      	ldr	r2, [pc, #304]	; (80026f4 <HAL_GPIO_Init+0x344>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00d      	beq.n	80025e2 <HAL_GPIO_Init+0x232>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a4b      	ldr	r2, [pc, #300]	; (80026f8 <HAL_GPIO_Init+0x348>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d007      	beq.n	80025de <HAL_GPIO_Init+0x22e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4a      	ldr	r2, [pc, #296]	; (80026fc <HAL_GPIO_Init+0x34c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d101      	bne.n	80025da <HAL_GPIO_Init+0x22a>
 80025d6:	2306      	movs	r3, #6
 80025d8:	e00c      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025da:	2307      	movs	r3, #7
 80025dc:	e00a      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025de:	2305      	movs	r3, #5
 80025e0:	e008      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e2:	2304      	movs	r3, #4
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025e6:	2303      	movs	r3, #3
 80025e8:	e004      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e002      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_GPIO_Init+0x244>
 80025f2:	2300      	movs	r3, #0
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	f002 0203 	and.w	r2, r2, #3
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	4093      	lsls	r3, r2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_GPIO_Init+0x334>)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002612:	4b3b      	ldr	r3, [pc, #236]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	43db      	mvns	r3, r3
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	4013      	ands	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002636:	4a32      	ldr	r2, [pc, #200]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800263c:	4b30      	ldr	r3, [pc, #192]	; (8002700 <HAL_GPIO_Init+0x350>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	43db      	mvns	r3, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002660:	4a27      	ldr	r2, [pc, #156]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	43db      	mvns	r3, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4013      	ands	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800268a:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <HAL_GPIO_Init+0x350>)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <HAL_GPIO_Init+0x350>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026b4:	4a12      	ldr	r2, [pc, #72]	; (8002700 <HAL_GPIO_Init+0x350>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f47f ae78 	bne.w	80023c0 <HAL_GPIO_Init+0x10>
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40010000 	.word	0x40010000
 80026e8:	48000400 	.word	0x48000400
 80026ec:	48000800 	.word	0x48000800
 80026f0:	48000c00 	.word	0x48000c00
 80026f4:	48001000 	.word	0x48001000
 80026f8:	48001400 	.word	0x48001400
 80026fc:	48001800 	.word	0x48001800
 8002700:	40010400 	.word	0x40010400

08002704 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002704:	b480      	push	{r7}
 8002706:	b087      	sub	sp, #28
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002712:	e0cd      	b.n	80028b0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002714:	2201      	movs	r2, #1
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80c0 	beq.w	80028aa <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800272a:	4a68      	ldr	r2, [pc, #416]	; (80028cc <HAL_GPIO_DeInit+0x1c8>)
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	089b      	lsrs	r3, r3, #2
 8002730:	3302      	adds	r3, #2
 8002732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002736:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	220f      	movs	r2, #15
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	4013      	ands	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002752:	d025      	beq.n	80027a0 <HAL_GPIO_DeInit+0x9c>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a5e      	ldr	r2, [pc, #376]	; (80028d0 <HAL_GPIO_DeInit+0x1cc>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d01f      	beq.n	800279c <HAL_GPIO_DeInit+0x98>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a5d      	ldr	r2, [pc, #372]	; (80028d4 <HAL_GPIO_DeInit+0x1d0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d019      	beq.n	8002798 <HAL_GPIO_DeInit+0x94>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a5c      	ldr	r2, [pc, #368]	; (80028d8 <HAL_GPIO_DeInit+0x1d4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d013      	beq.n	8002794 <HAL_GPIO_DeInit+0x90>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a5b      	ldr	r2, [pc, #364]	; (80028dc <HAL_GPIO_DeInit+0x1d8>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00d      	beq.n	8002790 <HAL_GPIO_DeInit+0x8c>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a5a      	ldr	r2, [pc, #360]	; (80028e0 <HAL_GPIO_DeInit+0x1dc>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d007      	beq.n	800278c <HAL_GPIO_DeInit+0x88>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a59      	ldr	r2, [pc, #356]	; (80028e4 <HAL_GPIO_DeInit+0x1e0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d101      	bne.n	8002788 <HAL_GPIO_DeInit+0x84>
 8002784:	2306      	movs	r3, #6
 8002786:	e00c      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 8002788:	2307      	movs	r3, #7
 800278a:	e00a      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 800278c:	2305      	movs	r3, #5
 800278e:	e008      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 8002790:	2304      	movs	r3, #4
 8002792:	e006      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 8002794:	2303      	movs	r3, #3
 8002796:	e004      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 8002798:	2302      	movs	r3, #2
 800279a:	e002      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 800279c:	2301      	movs	r3, #1
 800279e:	e000      	b.n	80027a2 <HAL_GPIO_DeInit+0x9e>
 80027a0:	2300      	movs	r3, #0
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	f002 0203 	and.w	r2, r2, #3
 80027a8:	0092      	lsls	r2, r2, #2
 80027aa:	4093      	lsls	r3, r2
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d132      	bne.n	8002818 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80027b2:	4b4d      	ldr	r3, [pc, #308]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	43db      	mvns	r3, r3
 80027ba:	494b      	ldr	r1, [pc, #300]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027bc:	4013      	ands	r3, r2
 80027be:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80027c0:	4b49      	ldr	r3, [pc, #292]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	43db      	mvns	r3, r3
 80027c8:	4947      	ldr	r1, [pc, #284]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027ca:	4013      	ands	r3, r2
 80027cc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80027ce:	4b46      	ldr	r3, [pc, #280]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027d0:	68da      	ldr	r2, [r3, #12]
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4944      	ldr	r1, [pc, #272]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027d8:	4013      	ands	r3, r2
 80027da:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80027dc:	4b42      	ldr	r3, [pc, #264]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	43db      	mvns	r3, r3
 80027e4:	4940      	ldr	r1, [pc, #256]	; (80028e8 <HAL_GPIO_DeInit+0x1e4>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	220f      	movs	r2, #15
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80027fa:	4a34      	ldr	r2, [pc, #208]	; (80028cc <HAL_GPIO_DeInit+0x1c8>)
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	089b      	lsrs	r3, r3, #2
 8002800:	3302      	adds	r3, #2
 8002802:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	43da      	mvns	r2, r3
 800280a:	4830      	ldr	r0, [pc, #192]	; (80028cc <HAL_GPIO_DeInit+0x1c8>)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	089b      	lsrs	r3, r3, #2
 8002810:	400a      	ands	r2, r1
 8002812:	3302      	adds	r3, #2
 8002814:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	2103      	movs	r1, #3
 8002822:	fa01 f303 	lsl.w	r3, r1, r3
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	08da      	lsrs	r2, r3, #3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3208      	adds	r2, #8
 8002834:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	220f      	movs	r2, #15
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	08d2      	lsrs	r2, r2, #3
 800284c:	4019      	ands	r1, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3208      	adds	r2, #8
 8002852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	2103      	movs	r1, #3
 8002860:	fa01 f303 	lsl.w	r3, r1, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	401a      	ands	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	2101      	movs	r1, #1
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	401a      	ands	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	2103      	movs	r1, #3
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	401a      	ands	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800289a:	2101      	movs	r1, #1
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	fa01 f303 	lsl.w	r3, r1, r3
 80028a2:	43db      	mvns	r3, r3
 80028a4:	401a      	ands	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	3301      	adds	r3, #1
 80028ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f47f af2b 	bne.w	8002714 <HAL_GPIO_DeInit+0x10>
  }
}
 80028be:	bf00      	nop
 80028c0:	bf00      	nop
 80028c2:	371c      	adds	r7, #28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40010000 	.word	0x40010000
 80028d0:	48000400 	.word	0x48000400
 80028d4:	48000800 	.word	0x48000800
 80028d8:	48000c00 	.word	0x48000c00
 80028dc:	48001000 	.word	0x48001000
 80028e0:	48001400 	.word	0x48001400
 80028e4:	48001800 	.word	0x48001800
 80028e8:	40010400 	.word	0x40010400

080028ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
 80028f8:	4613      	mov	r3, r2
 80028fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002902:	887a      	ldrh	r2, [r7, #2]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002908:	e002      	b.n	8002910 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800290a:	887a      	ldrh	r2, [r7, #2]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002926:	4b08      	ldr	r3, [pc, #32]	; (8002948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002928:	695a      	ldr	r2, [r3, #20]
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d006      	beq.n	8002940 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002932:	4a05      	ldr	r2, [pc, #20]	; (8002948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002934:	88fb      	ldrh	r3, [r7, #6]
 8002936:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	4618      	mov	r0, r3
 800293c:	f000 f806 	bl	800294c <HAL_GPIO_EXTI_Callback>
  }
}
 8002940:	bf00      	nop
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40010400 	.word	0x40010400

0800294c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b082      	sub	sp, #8
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d101      	bne.n	8002974 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e081      	b.n	8002a78 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d106      	bne.n	800298e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f7fe fcef 	bl	800136c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2224      	movs	r2, #36	; 0x24
 8002992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0201 	bic.w	r2, r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029c2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d107      	bne.n	80029dc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	e006      	b.n	80029ea <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80029e8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d104      	bne.n	80029fc <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029fa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a0e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a1e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69d9      	ldr	r1, [r3, #28]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1a      	ldr	r2, [r3, #32]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f042 0201 	orr.w	r2, r2, #1
 8002a58:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e021      	b.n	8002ad6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2224      	movs	r2, #36	; 0x24
 8002a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0201 	bic.w	r2, r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7fe fcbc 	bl	8001428 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af02      	add	r7, sp, #8
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	4608      	mov	r0, r1
 8002aea:	4611      	mov	r1, r2
 8002aec:	461a      	mov	r2, r3
 8002aee:	4603      	mov	r3, r0
 8002af0:	817b      	strh	r3, [r7, #10]
 8002af2:	460b      	mov	r3, r1
 8002af4:	813b      	strh	r3, [r7, #8]
 8002af6:	4613      	mov	r3, r2
 8002af8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b20      	cmp	r3, #32
 8002b04:	f040 80f9 	bne.w	8002cfa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <HAL_I2C_Mem_Write+0x34>
 8002b0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d105      	bne.n	8002b20 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b1a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0ed      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_I2C_Mem_Write+0x4e>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e0e6      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b36:	f7ff f9ed 	bl	8001f14 <HAL_GetTick>
 8002b3a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	2319      	movs	r3, #25
 8002b42:	2201      	movs	r2, #1
 8002b44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 fac3 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0d1      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2221      	movs	r2, #33	; 0x21
 8002b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2240      	movs	r2, #64	; 0x40
 8002b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6a3a      	ldr	r2, [r7, #32]
 8002b72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b80:	88f8      	ldrh	r0, [r7, #6]
 8002b82:	893a      	ldrh	r2, [r7, #8]
 8002b84:	8979      	ldrh	r1, [r7, #10]
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	9301      	str	r3, [sp, #4]
 8002b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	4603      	mov	r3, r0
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 f9d3 	bl	8002f3c <I2C_RequestMemoryWrite>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d005      	beq.n	8002ba8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e0a9      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	2bff      	cmp	r3, #255	; 0xff
 8002bb0:	d90e      	bls.n	8002bd0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	22ff      	movs	r2, #255	; 0xff
 8002bb6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	8979      	ldrh	r1, [r7, #10]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 fc2b 	bl	8003424 <I2C_TransferConfig>
 8002bce:	e00f      	b.n	8002bf0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	8979      	ldrh	r1, [r7, #10]
 8002be2:	2300      	movs	r3, #0
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 fc1a 	bl	8003424 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 faad 	bl	8003154 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e07b      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	1c5a      	adds	r2, r3, #1
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d034      	beq.n	8002ca8 <HAL_I2C_Mem_Write+0x1c8>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d130      	bne.n	8002ca8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2180      	movs	r1, #128	; 0x80
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fa3f 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e04d      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2bff      	cmp	r3, #255	; 0xff
 8002c68:	d90e      	bls.n	8002c88 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	22ff      	movs	r2, #255	; 0xff
 8002c6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	8979      	ldrh	r1, [r7, #10]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fbcf 	bl	8003424 <I2C_TransferConfig>
 8002c86:	e00f      	b.n	8002ca8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	8979      	ldrh	r1, [r7, #10]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fbbe 	bl	8003424 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d19e      	bne.n	8002bf0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 fa8c 	bl	80031d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e01a      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <HAL_I2C_Mem_Write+0x224>)
 8002cda:	400b      	ands	r3, r1
 8002cdc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e000      	b.n	8002cfc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002cfa:	2302      	movs	r3, #2
  }
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	fe00e800 	.word	0xfe00e800

08002d08 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af02      	add	r7, sp, #8
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	4608      	mov	r0, r1
 8002d12:	4611      	mov	r1, r2
 8002d14:	461a      	mov	r2, r3
 8002d16:	4603      	mov	r3, r0
 8002d18:	817b      	strh	r3, [r7, #10]
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	813b      	strh	r3, [r7, #8]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	f040 80fd 	bne.w	8002f2a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <HAL_I2C_Mem_Read+0x34>
 8002d36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d42:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0f1      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_I2C_Mem_Read+0x4e>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e0ea      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d5e:	f7ff f8d9 	bl	8001f14 <HAL_GetTick>
 8002d62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	9300      	str	r3, [sp, #0]
 8002d68:	2319      	movs	r3, #25
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 f9af 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0d5      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2222      	movs	r2, #34	; 0x22
 8002d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2240      	movs	r2, #64	; 0x40
 8002d8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002da0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002da8:	88f8      	ldrh	r0, [r7, #6]
 8002daa:	893a      	ldrh	r2, [r7, #8]
 8002dac:	8979      	ldrh	r1, [r7, #10]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	4603      	mov	r3, r0
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f913 	bl	8002fe4 <I2C_RequestMemoryRead>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e0ad      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2bff      	cmp	r3, #255	; 0xff
 8002dd8:	d90e      	bls.n	8002df8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	22ff      	movs	r2, #255	; 0xff
 8002dde:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	8979      	ldrh	r1, [r7, #10]
 8002de8:	4b52      	ldr	r3, [pc, #328]	; (8002f34 <HAL_I2C_Mem_Read+0x22c>)
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f000 fb17 	bl	8003424 <I2C_TransferConfig>
 8002df6:	e00f      	b.n	8002e18 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	8979      	ldrh	r1, [r7, #10]
 8002e0a:	4b4a      	ldr	r3, [pc, #296]	; (8002f34 <HAL_I2C_Mem_Read+0x22c>)
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	f000 fb06 	bl	8003424 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2104      	movs	r1, #4
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f956 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e07c      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d034      	beq.n	8002ed8 <HAL_I2C_Mem_Read+0x1d0>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d130      	bne.n	8002ed8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	2180      	movs	r1, #128	; 0x80
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 f927 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e04d      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2bff      	cmp	r3, #255	; 0xff
 8002e98:	d90e      	bls.n	8002eb8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	22ff      	movs	r2, #255	; 0xff
 8002e9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	8979      	ldrh	r1, [r7, #10]
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 fab7 	bl	8003424 <I2C_TransferConfig>
 8002eb6:	e00f      	b.n	8002ed8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	8979      	ldrh	r1, [r7, #10]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 faa6 	bl	8003424 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d19a      	bne.n	8002e18 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 f974 	bl	80031d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e01a      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2220      	movs	r2, #32
 8002efc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	4b0b      	ldr	r3, [pc, #44]	; (8002f38 <HAL_I2C_Mem_Read+0x230>)
 8002f0a:	400b      	ands	r3, r1
 8002f0c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2220      	movs	r2, #32
 8002f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
  }
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	80002400 	.word	0x80002400
 8002f38:	fe00e800 	.word	0xfe00e800

08002f3c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af02      	add	r7, sp, #8
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	4608      	mov	r0, r1
 8002f46:	4611      	mov	r1, r2
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	817b      	strh	r3, [r7, #10]
 8002f4e:	460b      	mov	r3, r1
 8002f50:	813b      	strh	r3, [r7, #8]
 8002f52:	4613      	mov	r3, r2
 8002f54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f56:	88fb      	ldrh	r3, [r7, #6]
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	8979      	ldrh	r1, [r7, #10]
 8002f5c:	4b20      	ldr	r3, [pc, #128]	; (8002fe0 <I2C_RequestMemoryWrite+0xa4>)
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 fa5d 	bl	8003424 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f6a:	69fa      	ldr	r2, [r7, #28]
 8002f6c:	69b9      	ldr	r1, [r7, #24]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f8f0 	bl	8003154 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e02c      	b.n	8002fd8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d105      	bne.n	8002f90 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f84:	893b      	ldrh	r3, [r7, #8]
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	629a      	str	r2, [r3, #40]	; 0x28
 8002f8e:	e015      	b.n	8002fbc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f90:	893b      	ldrh	r3, [r7, #8]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f9e:	69fa      	ldr	r2, [r7, #28]
 8002fa0:	69b9      	ldr	r1, [r7, #24]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 f8d6 	bl	8003154 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e012      	b.n	8002fd8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fb2:	893b      	ldrh	r3, [r7, #8]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2180      	movs	r1, #128	; 0x80
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f884 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	80002000 	.word	0x80002000

08002fe4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	4608      	mov	r0, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	817b      	strh	r3, [r7, #10]
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	813b      	strh	r3, [r7, #8]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	8979      	ldrh	r1, [r7, #10]
 8003004:	4b20      	ldr	r3, [pc, #128]	; (8003088 <I2C_RequestMemoryRead+0xa4>)
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	2300      	movs	r3, #0
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 fa0a 	bl	8003424 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003010:	69fa      	ldr	r2, [r7, #28]
 8003012:	69b9      	ldr	r1, [r7, #24]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f89d 	bl	8003154 <I2C_WaitOnTXISFlagUntilTimeout>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e02c      	b.n	800307e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003024:	88fb      	ldrh	r3, [r7, #6]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d105      	bne.n	8003036 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800302a:	893b      	ldrh	r3, [r7, #8]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	629a      	str	r2, [r3, #40]	; 0x28
 8003034:	e015      	b.n	8003062 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003036:	893b      	ldrh	r3, [r7, #8]
 8003038:	0a1b      	lsrs	r3, r3, #8
 800303a:	b29b      	uxth	r3, r3
 800303c:	b2da      	uxtb	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003044:	69fa      	ldr	r2, [r7, #28]
 8003046:	69b9      	ldr	r1, [r7, #24]
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	f000 f883 	bl	8003154 <I2C_WaitOnTXISFlagUntilTimeout>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e012      	b.n	800307e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003058:	893b      	ldrh	r3, [r7, #8]
 800305a:	b2da      	uxtb	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	2200      	movs	r2, #0
 800306a:	2140      	movs	r1, #64	; 0x40
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_WaitOnFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	80002000 	.word	0x80002000

0800308c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d103      	bne.n	80030aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d007      	beq.n	80030c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	619a      	str	r2, [r3, #24]
  }
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	4613      	mov	r3, r2
 80030e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030e4:	e022      	b.n	800312c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d01e      	beq.n	800312c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ee:	f7fe ff11 	bl	8001f14 <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d302      	bcc.n	8003104 <I2C_WaitOnFlagUntilTimeout+0x30>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d113      	bne.n	800312c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003108:	f043 0220 	orr.w	r2, r3, #32
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e00f      	b.n	800314c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699a      	ldr	r2, [r3, #24]
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	4013      	ands	r3, r2
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	429a      	cmp	r2, r3
 800313a:	bf0c      	ite	eq
 800313c:	2301      	moveq	r3, #1
 800313e:	2300      	movne	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	461a      	mov	r2, r3
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	429a      	cmp	r2, r3
 8003148:	d0cd      	beq.n	80030e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003160:	e02c      	b.n	80031bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	68b9      	ldr	r1, [r7, #8]
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f870 	bl	800324c <I2C_IsErrorOccurred>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e02a      	b.n	80031cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317c:	d01e      	beq.n	80031bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800317e:	f7fe fec9 	bl	8001f14 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	429a      	cmp	r2, r3
 800318c:	d302      	bcc.n	8003194 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d113      	bne.n	80031bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003198:	f043 0220 	orr.w	r2, r3, #32
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e007      	b.n	80031cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d1cb      	bne.n	8003162 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3710      	adds	r7, #16
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031e0:	e028      	b.n	8003234 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 f830 	bl	800324c <I2C_IsErrorOccurred>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e026      	b.n	8003244 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f6:	f7fe fe8d 	bl	8001f14 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	68ba      	ldr	r2, [r7, #8]
 8003202:	429a      	cmp	r2, r3
 8003204:	d302      	bcc.n	800320c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d113      	bne.n	8003234 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003210:	f043 0220 	orr.w	r2, r3, #32
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e007      	b.n	8003244 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f003 0320 	and.w	r3, r3, #32
 800323e:	2b20      	cmp	r3, #32
 8003240:	d1cf      	bne.n	80031e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	; 0x28
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d075      	beq.n	8003364 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2210      	movs	r2, #16
 800327e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003280:	e056      	b.n	8003330 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003288:	d052      	beq.n	8003330 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800328a:	f7fe fe43 	bl	8001f14 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	429a      	cmp	r2, r3
 8003298:	d302      	bcc.n	80032a0 <I2C_IsErrorOccurred+0x54>
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d147      	bne.n	8003330 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032c2:	d12e      	bne.n	8003322 <I2C_IsErrorOccurred+0xd6>
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032ca:	d02a      	beq.n	8003322 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80032cc:	7cfb      	ldrb	r3, [r7, #19]
 80032ce:	2b20      	cmp	r3, #32
 80032d0:	d027      	beq.n	8003322 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80032e2:	f7fe fe17 	bl	8001f14 <HAL_GetTick>
 80032e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032e8:	e01b      	b.n	8003322 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032ea:	f7fe fe13 	bl	8001f14 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b19      	cmp	r3, #25
 80032f6:	d914      	bls.n	8003322 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0320 	and.w	r3, r3, #32
 800332c:	2b20      	cmp	r3, #32
 800332e:	d1dc      	bne.n	80032ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	f003 0320 	and.w	r3, r3, #32
 800333a:	2b20      	cmp	r3, #32
 800333c:	d003      	beq.n	8003346 <I2C_IsErrorOccurred+0xfa>
 800333e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003342:	2b00      	cmp	r3, #0
 8003344:	d09d      	beq.n	8003282 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003346:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800334a:	2b00      	cmp	r3, #0
 800334c:	d103      	bne.n	8003356 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2220      	movs	r2, #32
 8003354:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	f043 0304 	orr.w	r3, r3, #4
 800335c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003386:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00b      	beq.n	80033b0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	f043 0308 	orr.w	r3, r3, #8
 800339e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00b      	beq.n	80033d2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80033d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d01c      	beq.n	8003414 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7ff fe56 	bl	800308c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6859      	ldr	r1, [r3, #4]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <I2C_IsErrorOccurred+0x1d4>)
 80033ec:	400b      	ands	r3, r1
 80033ee:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	431a      	orrs	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003414:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003418:	4618      	mov	r0, r3
 800341a:	3728      	adds	r7, #40	; 0x28
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	fe00e800 	.word	0xfe00e800

08003424 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003424:	b480      	push	{r7}
 8003426:	b087      	sub	sp, #28
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	460b      	mov	r3, r1
 8003430:	817b      	strh	r3, [r7, #10]
 8003432:	4613      	mov	r3, r2
 8003434:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003436:	897b      	ldrh	r3, [r7, #10]
 8003438:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800343c:	7a7b      	ldrb	r3, [r7, #9]
 800343e:	041b      	lsls	r3, r3, #16
 8003440:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003444:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	4313      	orrs	r3, r2
 800344e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003452:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	0d5b      	lsrs	r3, r3, #21
 800345e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <I2C_TransferConfig+0x60>)
 8003464:	430b      	orrs	r3, r1
 8003466:	43db      	mvns	r3, r3
 8003468:	ea02 0103 	and.w	r1, r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	430a      	orrs	r2, r1
 8003474:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003476:	bf00      	nop
 8003478:	371c      	adds	r7, #28
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	03ff63ff 	.word	0x03ff63ff

08003488 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b20      	cmp	r3, #32
 800349c:	d138      	bne.n	8003510 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d101      	bne.n	80034ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034a8:	2302      	movs	r3, #2
 80034aa:	e032      	b.n	8003512 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2224      	movs	r2, #36	; 0x24
 80034b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0201 	bic.w	r2, r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6819      	ldr	r1, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800350c:	2300      	movs	r3, #0
 800350e:	e000      	b.n	8003512 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003510:	2302      	movs	r3, #2
  }
}
 8003512:	4618      	mov	r0, r3
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800351e:	b480      	push	{r7}
 8003520:	b085      	sub	sp, #20
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
 8003526:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b20      	cmp	r3, #32
 8003532:	d139      	bne.n	80035a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800353e:	2302      	movs	r3, #2
 8003540:	e033      	b.n	80035aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2224      	movs	r2, #36	; 0x24
 800354e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f022 0201 	bic.w	r2, r2, #1
 8003560:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003570:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	021b      	lsls	r3, r3, #8
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4313      	orrs	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2220      	movs	r2, #32
 8003598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	e000      	b.n	80035aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035a8:	2302      	movs	r3, #2
  }
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035b8:	b08f      	sub	sp, #60	; 0x3c
 80035ba:	af0a      	add	r7, sp, #40	; 0x28
 80035bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e116      	b.n	80037f6 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fe f870 	bl	80016c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2203      	movs	r2, #3
 80035ec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d102      	bne.n	8003602 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f002 fb43 	bl	8005c92 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	603b      	str	r3, [r7, #0]
 8003612:	687e      	ldr	r6, [r7, #4]
 8003614:	466d      	mov	r5, sp
 8003616:	f106 0410 	add.w	r4, r6, #16
 800361a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800361c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800361e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003622:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003626:	e885 0003 	stmia.w	r5, {r0, r1}
 800362a:	1d33      	adds	r3, r6, #4
 800362c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800362e:	6838      	ldr	r0, [r7, #0]
 8003630:	f002 fb03 	bl	8005c3a <USB_CoreInit>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d005      	beq.n	8003646 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2202      	movs	r2, #2
 800363e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e0d7      	b.n	80037f6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2100      	movs	r1, #0
 800364c:	4618      	mov	r0, r3
 800364e:	f002 fb31 	bl	8005cb4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003652:	2300      	movs	r3, #0
 8003654:	73fb      	strb	r3, [r7, #15]
 8003656:	e04a      	b.n	80036ee <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003658:	7bfa      	ldrb	r2, [r7, #15]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	333d      	adds	r3, #61	; 0x3d
 8003668:	2201      	movs	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800366c:	7bfa      	ldrb	r2, [r7, #15]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	4413      	add	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	333c      	adds	r3, #60	; 0x3c
 800367c:	7bfa      	ldrb	r2, [r7, #15]
 800367e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003680:	7bfa      	ldrb	r2, [r7, #15]
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	b298      	uxth	r0, r3
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	3344      	adds	r3, #68	; 0x44
 8003694:	4602      	mov	r2, r0
 8003696:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003698:	7bfa      	ldrb	r2, [r7, #15]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4413      	add	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	3340      	adds	r3, #64	; 0x40
 80036a8:	2200      	movs	r2, #0
 80036aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	3348      	adds	r3, #72	; 0x48
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036c0:	7bfa      	ldrb	r2, [r7, #15]
 80036c2:	6879      	ldr	r1, [r7, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	334c      	adds	r3, #76	; 0x4c
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036d4:	7bfa      	ldrb	r2, [r7, #15]
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	4613      	mov	r3, r2
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	4413      	add	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	3354      	adds	r3, #84	; 0x54
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
 80036ea:	3301      	adds	r3, #1
 80036ec:	73fb      	strb	r3, [r7, #15]
 80036ee:	7bfa      	ldrb	r2, [r7, #15]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d3af      	bcc.n	8003658 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f8:	2300      	movs	r3, #0
 80036fa:	73fb      	strb	r3, [r7, #15]
 80036fc:	e044      	b.n	8003788 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80036fe:	7bfa      	ldrb	r2, [r7, #15]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003710:	2200      	movs	r2, #0
 8003712:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003714:	7bfa      	ldrb	r2, [r7, #15]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003726:	7bfa      	ldrb	r2, [r7, #15]
 8003728:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800372a:	7bfa      	ldrb	r2, [r7, #15]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4413      	add	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003740:	7bfa      	ldrb	r2, [r7, #15]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003782:	7bfb      	ldrb	r3, [r7, #15]
 8003784:	3301      	adds	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]
 8003788:	7bfa      	ldrb	r2, [r7, #15]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	429a      	cmp	r2, r3
 8003790:	d3b5      	bcc.n	80036fe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	687e      	ldr	r6, [r7, #4]
 800379a:	466d      	mov	r5, sp
 800379c:	f106 0410 	add.w	r4, r6, #16
 80037a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80037b0:	1d33      	adds	r3, r6, #4
 80037b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037b4:	6838      	ldr	r0, [r7, #0]
 80037b6:	f002 fac9 	bl	8005d4c <USB_DevInit>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d005      	beq.n	80037cc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2202      	movs	r2, #2
 80037c4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e014      	b.n	80037f6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d102      	bne.n	80037ea <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f80a 	bl	80037fe <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f002 fc75 	bl	80060de <USB_DevDisconnect>

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080037fe <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80037fe:	b480      	push	{r7}
 8003800:	b085      	sub	sp, #20
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003830:	f043 0303 	orr.w	r3, r3, #3
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800384c:	4b05      	ldr	r3, [pc, #20]	; (8003864 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a04      	ldr	r2, [pc, #16]	; (8003864 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003856:	6013      	str	r3, [r2, #0]
}
 8003858:	bf00      	nop
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40007000 	.word	0x40007000

08003868 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800386c:	4b04      	ldr	r3, [pc, #16]	; (8003880 <HAL_PWREx_GetVoltageRange+0x18>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003874:	4618      	mov	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40007000 	.word	0x40007000

08003884 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003892:	d130      	bne.n	80038f6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003894:	4b23      	ldr	r3, [pc, #140]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800389c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038a0:	d038      	beq.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038a2:	4b20      	ldr	r3, [pc, #128]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038aa:	4a1e      	ldr	r2, [pc, #120]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038b0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038b2:	4b1d      	ldr	r3, [pc, #116]	; (8003928 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2232      	movs	r2, #50	; 0x32
 80038b8:	fb02 f303 	mul.w	r3, r2, r3
 80038bc:	4a1b      	ldr	r2, [pc, #108]	; (800392c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	0c9b      	lsrs	r3, r3, #18
 80038c4:	3301      	adds	r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038c8:	e002      	b.n	80038d0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038d0:	4b14      	ldr	r3, [pc, #80]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038dc:	d102      	bne.n	80038e4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f2      	bne.n	80038ca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038e4:	4b0f      	ldr	r3, [pc, #60]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038f0:	d110      	bne.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e00f      	b.n	8003916 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003902:	d007      	beq.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003904:	4b07      	ldr	r3, [pc, #28]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800390c:	4a05      	ldr	r2, [pc, #20]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800390e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003912:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40007000 	.word	0x40007000
 8003928:	20000414 	.word	0x20000414
 800392c:	431bde83 	.word	0x431bde83

08003930 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	4a04      	ldr	r2, [pc, #16]	; (800394c <HAL_PWREx_EnableVddUSB+0x1c>)
 800393a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800393e:	6053      	str	r3, [r2, #4]
}
 8003940:	bf00      	nop
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40007000 	.word	0x40007000

08003950 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af02      	add	r7, sp, #8
 8003956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003958:	f7fe fadc 	bl	8001f14 <HAL_GetTick>
 800395c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e063      	b.n	8003a30 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10b      	bne.n	800398c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7fd fd77 	bl	8001470 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003982:	f241 3188 	movw	r1, #5000	; 0x1388
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f858 	bl	8003a3c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	3b01      	subs	r3, #1
 800399c:	021a      	lsls	r2, r3, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	2120      	movs	r1, #32
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f850 	bl	8003a58 <QSPI_WaitFlagStateUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d131      	bne.n	8003a26 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80039cc:	f023 0310 	bic.w	r3, r3, #16
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6852      	ldr	r2, [r2, #4]
 80039d4:	0611      	lsls	r1, r2, #24
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	4311      	orrs	r1, r2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	4b13      	ldr	r3, [pc, #76]	; (8003a38 <HAL_QSPI_Init+0xe8>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6912      	ldr	r2, [r2, #16]
 80039f2:	0411      	lsls	r1, r2, #16
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6952      	ldr	r2, [r2, #20]
 80039f8:	4311      	orrs	r1, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6992      	ldr	r2, [r2, #24]
 80039fe:	4311      	orrs	r1, r2
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6812      	ldr	r2, [r2, #0]
 8003a04:	430b      	orrs	r3, r1
 8003a06:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003a2e:	7afb      	ldrb	r3, [r7, #11]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	ffe0f8fe 	.word	0xffe0f8fe

08003a3c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	603b      	str	r3, [r7, #0]
 8003a64:	4613      	mov	r3, r2
 8003a66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003a68:	e01a      	b.n	8003aa0 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a70:	d016      	beq.n	8003aa0 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a72:	f7fe fa4f 	bl	8001f14 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d302      	bcc.n	8003a88 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10b      	bne.n	8003aa0 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2204      	movs	r2, #4
 8003a8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a94:	f043 0201 	orr.w	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e00e      	b.n	8003abe <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf14      	ite	ne
 8003aae:	2301      	movne	r3, #1
 8003ab0:	2300      	moveq	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	79fb      	ldrb	r3, [r7, #7]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1d6      	bne.n	8003a6a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
	...

08003ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e3ca      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ada:	4b97      	ldr	r3, [pc, #604]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 030c 	and.w	r3, r3, #12
 8003ae2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ae4:	4b94      	ldr	r3, [pc, #592]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0310 	and.w	r3, r3, #16
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 80e4 	beq.w	8003cc4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d007      	beq.n	8003b12 <HAL_RCC_OscConfig+0x4a>
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	2b0c      	cmp	r3, #12
 8003b06:	f040 808b 	bne.w	8003c20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	f040 8087 	bne.w	8003c20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b12:	4b89      	ldr	r3, [pc, #548]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <HAL_RCC_OscConfig+0x62>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e3a2      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1a      	ldr	r2, [r3, #32]
 8003b2e:	4b82      	ldr	r3, [pc, #520]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d004      	beq.n	8003b44 <HAL_RCC_OscConfig+0x7c>
 8003b3a:	4b7f      	ldr	r3, [pc, #508]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b42:	e005      	b.n	8003b50 <HAL_RCC_OscConfig+0x88>
 8003b44:	4b7c      	ldr	r3, [pc, #496]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b4a:	091b      	lsrs	r3, r3, #4
 8003b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d223      	bcs.n	8003b9c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fd55 	bl	8004608 <RCC_SetFlashLatencyFromMSIRange>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e383      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b68:	4b73      	ldr	r3, [pc, #460]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a72      	ldr	r2, [pc, #456]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b6e:	f043 0308 	orr.w	r3, r3, #8
 8003b72:	6013      	str	r3, [r2, #0]
 8003b74:	4b70      	ldr	r3, [pc, #448]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	496d      	ldr	r1, [pc, #436]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b86:	4b6c      	ldr	r3, [pc, #432]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	021b      	lsls	r3, r3, #8
 8003b94:	4968      	ldr	r1, [pc, #416]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	604b      	str	r3, [r1, #4]
 8003b9a:	e025      	b.n	8003be8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b9c:	4b66      	ldr	r3, [pc, #408]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a65      	ldr	r2, [pc, #404]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003ba2:	f043 0308 	orr.w	r3, r3, #8
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b63      	ldr	r3, [pc, #396]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4960      	ldr	r1, [pc, #384]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bba:	4b5f      	ldr	r3, [pc, #380]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	495b      	ldr	r1, [pc, #364]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d109      	bne.n	8003be8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fd15 	bl	8004608 <RCC_SetFlashLatencyFromMSIRange>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e343      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003be8:	f000 fc4a 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 8003bec:	4602      	mov	r2, r0
 8003bee:	4b52      	ldr	r3, [pc, #328]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	091b      	lsrs	r3, r3, #4
 8003bf4:	f003 030f 	and.w	r3, r3, #15
 8003bf8:	4950      	ldr	r1, [pc, #320]	; (8003d3c <HAL_RCC_OscConfig+0x274>)
 8003bfa:	5ccb      	ldrb	r3, [r1, r3]
 8003bfc:	f003 031f 	and.w	r3, r3, #31
 8003c00:	fa22 f303 	lsr.w	r3, r2, r3
 8003c04:	4a4e      	ldr	r2, [pc, #312]	; (8003d40 <HAL_RCC_OscConfig+0x278>)
 8003c06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c08:	4b4e      	ldr	r3, [pc, #312]	; (8003d44 <HAL_RCC_OscConfig+0x27c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fe f931 	bl	8001e74 <HAL_InitTick>
 8003c12:	4603      	mov	r3, r0
 8003c14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d052      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	e327      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d032      	beq.n	8003c8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c28:	4b43      	ldr	r3, [pc, #268]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a42      	ldr	r2, [pc, #264]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c34:	f7fe f96e 	bl	8001f14 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c3c:	f7fe f96a 	bl	8001f14 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e310      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c4e:	4b3a      	ldr	r3, [pc, #232]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c5a:	4b37      	ldr	r3, [pc, #220]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a36      	ldr	r2, [pc, #216]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c60:	f043 0308 	orr.w	r3, r3, #8
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	4b34      	ldr	r3, [pc, #208]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	4931      	ldr	r1, [pc, #196]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c78:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	492c      	ldr	r1, [pc, #176]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]
 8003c8c:	e01a      	b.n	8003cc4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c8e:	4b2a      	ldr	r3, [pc, #168]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a29      	ldr	r2, [pc, #164]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003c94:	f023 0301 	bic.w	r3, r3, #1
 8003c98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c9a:	f7fe f93b 	bl	8001f14 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ca2:	f7fe f937 	bl	8001f14 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e2dd      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cb4:	4b20      	ldr	r3, [pc, #128]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1f0      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x1da>
 8003cc0:	e000      	b.n	8003cc4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cc2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d074      	beq.n	8003dba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d005      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x21a>
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	2b0c      	cmp	r3, #12
 8003cda:	d10e      	bne.n	8003cfa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d10b      	bne.n	8003cfa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce2:	4b15      	ldr	r3, [pc, #84]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d064      	beq.n	8003db8 <HAL_RCC_OscConfig+0x2f0>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d160      	bne.n	8003db8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e2ba      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d02:	d106      	bne.n	8003d12 <HAL_RCC_OscConfig+0x24a>
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a0b      	ldr	r2, [pc, #44]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d0e:	6013      	str	r3, [r2, #0]
 8003d10:	e026      	b.n	8003d60 <HAL_RCC_OscConfig+0x298>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d1a:	d115      	bne.n	8003d48 <HAL_RCC_OscConfig+0x280>
 8003d1c:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a05      	ldr	r2, [pc, #20]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	4b03      	ldr	r3, [pc, #12]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a02      	ldr	r2, [pc, #8]	; (8003d38 <HAL_RCC_OscConfig+0x270>)
 8003d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	e014      	b.n	8003d60 <HAL_RCC_OscConfig+0x298>
 8003d36:	bf00      	nop
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	08006ba0 	.word	0x08006ba0
 8003d40:	20000414 	.word	0x20000414
 8003d44:	20000424 	.word	0x20000424
 8003d48:	4ba0      	ldr	r3, [pc, #640]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a9f      	ldr	r2, [pc, #636]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d52:	6013      	str	r3, [r2, #0]
 8003d54:	4b9d      	ldr	r3, [pc, #628]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a9c      	ldr	r2, [pc, #624]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d013      	beq.n	8003d90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d68:	f7fe f8d4 	bl	8001f14 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d70:	f7fe f8d0 	bl	8001f14 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b64      	cmp	r3, #100	; 0x64
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e276      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d82:	4b92      	ldr	r3, [pc, #584]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0x2a8>
 8003d8e:	e014      	b.n	8003dba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fe f8c0 	bl	8001f14 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7fe f8bc 	bl	8001f14 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e262      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003daa:	4b88      	ldr	r3, [pc, #544]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x2d0>
 8003db6:	e000      	b.n	8003dba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d060      	beq.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	2b04      	cmp	r3, #4
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x310>
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	2b0c      	cmp	r3, #12
 8003dd0:	d119      	bne.n	8003e06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d116      	bne.n	8003e06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dd8:	4b7c      	ldr	r3, [pc, #496]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_OscConfig+0x328>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e23f      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b76      	ldr	r3, [pc, #472]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	061b      	lsls	r3, r3, #24
 8003dfe:	4973      	ldr	r1, [pc, #460]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e04:	e040      	b.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d023      	beq.n	8003e56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e0e:	4b6f      	ldr	r3, [pc, #444]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a6e      	ldr	r2, [pc, #440]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1a:	f7fe f87b 	bl	8001f14 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e22:	f7fe f877 	bl	8001f14 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e21d      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e34:	4b65      	ldr	r3, [pc, #404]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e40:	4b62      	ldr	r3, [pc, #392]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	061b      	lsls	r3, r3, #24
 8003e4e:	495f      	ldr	r1, [pc, #380]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	604b      	str	r3, [r1, #4]
 8003e54:	e018      	b.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e56:	4b5d      	ldr	r3, [pc, #372]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a5c      	ldr	r2, [pc, #368]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fe f857 	bl	8001f14 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fe f853 	bl	8001f14 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e1f9      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e7c:	4b53      	ldr	r3, [pc, #332]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f0      	bne.n	8003e6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d03c      	beq.n	8003f0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d01c      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e9c:	4b4b      	ldr	r3, [pc, #300]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ea2:	4a4a      	ldr	r2, [pc, #296]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eac:	f7fe f832 	bl	8001f14 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb4:	f7fe f82e 	bl	8001f14 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e1d4      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ec6:	4b41      	ldr	r3, [pc, #260]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0ef      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x3ec>
 8003ed4:	e01b      	b.n	8003f0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed6:	4b3d      	ldr	r3, [pc, #244]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003edc:	4a3b      	ldr	r2, [pc, #236]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003ede:	f023 0301 	bic.w	r3, r3, #1
 8003ee2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee6:	f7fe f815 	bl	8001f14 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eee:	f7fe f811 	bl	8001f14 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e1b7      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f00:	4b32      	ldr	r3, [pc, #200]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1ef      	bne.n	8003eee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0304 	and.w	r3, r3, #4
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 80a6 	beq.w	8004068 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f20:	4b2a      	ldr	r3, [pc, #168]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10d      	bne.n	8003f48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f2c:	4b27      	ldr	r3, [pc, #156]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	4a26      	ldr	r2, [pc, #152]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f36:	6593      	str	r3, [r2, #88]	; 0x58
 8003f38:	4b24      	ldr	r3, [pc, #144]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f44:	2301      	movs	r3, #1
 8003f46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f48:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <HAL_RCC_OscConfig+0x508>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d118      	bne.n	8003f86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f54:	4b1e      	ldr	r3, [pc, #120]	; (8003fd0 <HAL_RCC_OscConfig+0x508>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1d      	ldr	r2, [pc, #116]	; (8003fd0 <HAL_RCC_OscConfig+0x508>)
 8003f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f60:	f7fd ffd8 	bl	8001f14 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f68:	f7fd ffd4 	bl	8001f14 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e17a      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f7a:	4b15      	ldr	r3, [pc, #84]	; (8003fd0 <HAL_RCC_OscConfig+0x508>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d108      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x4d8>
 8003f8e:	4b0f      	ldr	r3, [pc, #60]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f94:	4a0d      	ldr	r2, [pc, #52]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003f96:	f043 0301 	orr.w	r3, r3, #1
 8003f9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f9e:	e029      	b.n	8003ff4 <HAL_RCC_OscConfig+0x52c>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	2b05      	cmp	r3, #5
 8003fa6:	d115      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x50c>
 8003fa8:	4b08      	ldr	r3, [pc, #32]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fae:	4a07      	ldr	r2, [pc, #28]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003fb0:	f043 0304 	orr.w	r3, r3, #4
 8003fb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbe:	4a03      	ldr	r2, [pc, #12]	; (8003fcc <HAL_RCC_OscConfig+0x504>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fc8:	e014      	b.n	8003ff4 <HAL_RCC_OscConfig+0x52c>
 8003fca:	bf00      	nop
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	40007000 	.word	0x40007000
 8003fd4:	4b9c      	ldr	r3, [pc, #624]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fda:	4a9b      	ldr	r2, [pc, #620]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fe4:	4b98      	ldr	r3, [pc, #608]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	4a97      	ldr	r2, [pc, #604]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8003fec:	f023 0304 	bic.w	r3, r3, #4
 8003ff0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d016      	beq.n	800402a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffc:	f7fd ff8a 	bl	8001f14 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004002:	e00a      	b.n	800401a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004004:	f7fd ff86 	bl	8001f14 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004012:	4293      	cmp	r3, r2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e12a      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800401a:	4b8b      	ldr	r3, [pc, #556]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800401c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0ed      	beq.n	8004004 <HAL_RCC_OscConfig+0x53c>
 8004028:	e015      	b.n	8004056 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402a:	f7fd ff73 	bl	8001f14 <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004030:	e00a      	b.n	8004048 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004032:	f7fd ff6f 	bl	8001f14 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004040:	4293      	cmp	r3, r2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e113      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004048:	4b7f      	ldr	r3, [pc, #508]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800404a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1ed      	bne.n	8004032 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004056:	7ffb      	ldrb	r3, [r7, #31]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d105      	bne.n	8004068 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800405c:	4b7a      	ldr	r3, [pc, #488]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800405e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004060:	4a79      	ldr	r2, [pc, #484]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004062:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004066:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80fe 	beq.w	800426e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004076:	2b02      	cmp	r3, #2
 8004078:	f040 80d0 	bne.w	800421c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800407c:	4b72      	ldr	r3, [pc, #456]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f003 0203 	and.w	r2, r3, #3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408c:	429a      	cmp	r2, r3
 800408e:	d130      	bne.n	80040f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	3b01      	subs	r3, #1
 800409c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	429a      	cmp	r2, r3
 80040a0:	d127      	bne.n	80040f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d11f      	bne.n	80040f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040bc:	2a07      	cmp	r2, #7
 80040be:	bf14      	ite	ne
 80040c0:	2201      	movne	r2, #1
 80040c2:	2200      	moveq	r2, #0
 80040c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d113      	bne.n	80040f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	3b01      	subs	r3, #1
 80040d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d109      	bne.n	80040f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e8:	085b      	lsrs	r3, r3, #1
 80040ea:	3b01      	subs	r3, #1
 80040ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d06e      	beq.n	80041d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	2b0c      	cmp	r3, #12
 80040f6:	d069      	beq.n	80041cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040f8:	4b53      	ldr	r3, [pc, #332]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004104:	4b50      	ldr	r3, [pc, #320]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e0ad      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004114:	4b4c      	ldr	r3, [pc, #304]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a4b      	ldr	r2, [pc, #300]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800411a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800411e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004120:	f7fd fef8 	bl	8001f14 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fd fef4 	bl	8001f14 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e09a      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800413a:	4b43      	ldr	r3, [pc, #268]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004146:	4b40      	ldr	r3, [pc, #256]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	4b40      	ldr	r3, [pc, #256]	; (800424c <HAL_RCC_OscConfig+0x784>)
 800414c:	4013      	ands	r3, r2
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004156:	3a01      	subs	r2, #1
 8004158:	0112      	lsls	r2, r2, #4
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004160:	0212      	lsls	r2, r2, #8
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004168:	0852      	lsrs	r2, r2, #1
 800416a:	3a01      	subs	r2, #1
 800416c:	0552      	lsls	r2, r2, #21
 800416e:	4311      	orrs	r1, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004174:	0852      	lsrs	r2, r2, #1
 8004176:	3a01      	subs	r2, #1
 8004178:	0652      	lsls	r2, r2, #25
 800417a:	4311      	orrs	r1, r2
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004180:	0912      	lsrs	r2, r2, #4
 8004182:	0452      	lsls	r2, r2, #17
 8004184:	430a      	orrs	r2, r1
 8004186:	4930      	ldr	r1, [pc, #192]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004188:	4313      	orrs	r3, r2
 800418a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800418c:	4b2e      	ldr	r3, [pc, #184]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a2d      	ldr	r2, [pc, #180]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004196:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004198:	4b2b      	ldr	r3, [pc, #172]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	4a2a      	ldr	r2, [pc, #168]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 800419e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041a4:	f7fd feb6 	bl	8001f14 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ac:	f7fd feb2 	bl	8001f14 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e058      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041be:	4b22      	ldr	r3, [pc, #136]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d0f0      	beq.n	80041ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041ca:	e050      	b.n	800426e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e04f      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041d0:	4b1d      	ldr	r3, [pc, #116]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d148      	bne.n	800426e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041dc:	4b1a      	ldr	r3, [pc, #104]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a19      	ldr	r2, [pc, #100]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041e8:	4b17      	ldr	r3, [pc, #92]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	4a16      	ldr	r2, [pc, #88]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 80041ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041f4:	f7fd fe8e 	bl	8001f14 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fc:	f7fd fe8a 	bl	8001f14 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e030      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800420e:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x734>
 800421a:	e028      	b.n	800426e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	2b0c      	cmp	r3, #12
 8004220:	d023      	beq.n	800426a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004222:	4b09      	ldr	r3, [pc, #36]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a08      	ldr	r2, [pc, #32]	; (8004248 <HAL_RCC_OscConfig+0x780>)
 8004228:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800422c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422e:	f7fd fe71 	bl	8001f14 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004234:	e00c      	b.n	8004250 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004236:	f7fd fe6d 	bl	8001f14 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d905      	bls.n	8004250 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e013      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
 8004248:	40021000 	.word	0x40021000
 800424c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004250:	4b09      	ldr	r3, [pc, #36]	; (8004278 <HAL_RCC_OscConfig+0x7b0>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1ec      	bne.n	8004236 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800425c:	4b06      	ldr	r3, [pc, #24]	; (8004278 <HAL_RCC_OscConfig+0x7b0>)
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	4905      	ldr	r1, [pc, #20]	; (8004278 <HAL_RCC_OscConfig+0x7b0>)
 8004262:	4b06      	ldr	r3, [pc, #24]	; (800427c <HAL_RCC_OscConfig+0x7b4>)
 8004264:	4013      	ands	r3, r2
 8004266:	60cb      	str	r3, [r1, #12]
 8004268:	e001      	b.n	800426e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3720      	adds	r7, #32
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40021000 	.word	0x40021000
 800427c:	feeefffc 	.word	0xfeeefffc

08004280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e0e7      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004294:	4b75      	ldr	r3, [pc, #468]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d910      	bls.n	80042c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a2:	4b72      	ldr	r3, [pc, #456]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f023 0207 	bic.w	r2, r3, #7
 80042aa:	4970      	ldr	r1, [pc, #448]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b2:	4b6e      	ldr	r3, [pc, #440]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	683a      	ldr	r2, [r7, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d001      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0cf      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d010      	beq.n	80042f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	4b66      	ldr	r3, [pc, #408]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042dc:	429a      	cmp	r2, r3
 80042de:	d908      	bls.n	80042f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e0:	4b63      	ldr	r3, [pc, #396]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	4960      	ldr	r1, [pc, #384]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d04c      	beq.n	8004398 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b03      	cmp	r3, #3
 8004304:	d107      	bne.n	8004316 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004306:	4b5a      	ldr	r3, [pc, #360]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d121      	bne.n	8004356 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0a6      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d107      	bne.n	800432e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800431e:	4b54      	ldr	r3, [pc, #336]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d115      	bne.n	8004356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e09a      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d107      	bne.n	8004346 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004336:	4b4e      	ldr	r3, [pc, #312]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d109      	bne.n	8004356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e08e      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004346:	4b4a      	ldr	r3, [pc, #296]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e086      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004356:	4b46      	ldr	r3, [pc, #280]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f023 0203 	bic.w	r2, r3, #3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	4943      	ldr	r1, [pc, #268]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004364:	4313      	orrs	r3, r2
 8004366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004368:	f7fd fdd4 	bl	8001f14 <HAL_GetTick>
 800436c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436e:	e00a      	b.n	8004386 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004370:	f7fd fdd0 	bl	8001f14 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	f241 3288 	movw	r2, #5000	; 0x1388
 800437e:	4293      	cmp	r3, r2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e06e      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004386:	4b3a      	ldr	r3, [pc, #232]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 020c 	and.w	r2, r3, #12
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	429a      	cmp	r2, r3
 8004396:	d1eb      	bne.n	8004370 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d010      	beq.n	80043c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	4b31      	ldr	r3, [pc, #196]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d208      	bcs.n	80043c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b4:	4b2e      	ldr	r3, [pc, #184]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	492b      	ldr	r1, [pc, #172]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043c6:	4b29      	ldr	r3, [pc, #164]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d210      	bcs.n	80043f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d4:	4b25      	ldr	r3, [pc, #148]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f023 0207 	bic.w	r2, r3, #7
 80043dc:	4923      	ldr	r1, [pc, #140]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e4:	4b21      	ldr	r3, [pc, #132]	; (800446c <HAL_RCC_ClockConfig+0x1ec>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d001      	beq.n	80043f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e036      	b.n	8004464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d008      	beq.n	8004414 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004402:	4b1b      	ldr	r3, [pc, #108]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	4918      	ldr	r1, [pc, #96]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004410:	4313      	orrs	r3, r2
 8004412:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b00      	cmp	r3, #0
 800441e:	d009      	beq.n	8004434 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004420:	4b13      	ldr	r3, [pc, #76]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4910      	ldr	r1, [pc, #64]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 8004430:	4313      	orrs	r3, r2
 8004432:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004434:	f000 f824 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 8004438:	4602      	mov	r2, r0
 800443a:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <HAL_RCC_ClockConfig+0x1f0>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	091b      	lsrs	r3, r3, #4
 8004440:	f003 030f 	and.w	r3, r3, #15
 8004444:	490b      	ldr	r1, [pc, #44]	; (8004474 <HAL_RCC_ClockConfig+0x1f4>)
 8004446:	5ccb      	ldrb	r3, [r1, r3]
 8004448:	f003 031f 	and.w	r3, r3, #31
 800444c:	fa22 f303 	lsr.w	r3, r2, r3
 8004450:	4a09      	ldr	r2, [pc, #36]	; (8004478 <HAL_RCC_ClockConfig+0x1f8>)
 8004452:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004454:	4b09      	ldr	r3, [pc, #36]	; (800447c <HAL_RCC_ClockConfig+0x1fc>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4618      	mov	r0, r3
 800445a:	f7fd fd0b 	bl	8001e74 <HAL_InitTick>
 800445e:	4603      	mov	r3, r0
 8004460:	72fb      	strb	r3, [r7, #11]

  return status;
 8004462:	7afb      	ldrb	r3, [r7, #11]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40022000 	.word	0x40022000
 8004470:	40021000 	.word	0x40021000
 8004474:	08006ba0 	.word	0x08006ba0
 8004478:	20000414 	.word	0x20000414
 800447c:	20000424 	.word	0x20000424

08004480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004480:	b480      	push	{r7}
 8004482:	b089      	sub	sp, #36	; 0x24
 8004484:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	2300      	movs	r3, #0
 800448c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800448e:	4b3e      	ldr	r3, [pc, #248]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 030c 	and.w	r3, r3, #12
 8004496:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004498:	4b3b      	ldr	r3, [pc, #236]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <HAL_RCC_GetSysClockFreq+0x34>
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	2b0c      	cmp	r3, #12
 80044ac:	d121      	bne.n	80044f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d11e      	bne.n	80044f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044b4:	4b34      	ldr	r3, [pc, #208]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0308 	and.w	r3, r3, #8
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d107      	bne.n	80044d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044c0:	4b31      	ldr	r3, [pc, #196]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	f003 030f 	and.w	r3, r3, #15
 80044cc:	61fb      	str	r3, [r7, #28]
 80044ce:	e005      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044d0:	4b2d      	ldr	r3, [pc, #180]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	091b      	lsrs	r3, r3, #4
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044dc:	4a2b      	ldr	r2, [pc, #172]	; (800458c <HAL_RCC_GetSysClockFreq+0x10c>)
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10d      	bne.n	8004508 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044f0:	e00a      	b.n	8004508 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d102      	bne.n	80044fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044f8:	4b25      	ldr	r3, [pc, #148]	; (8004590 <HAL_RCC_GetSysClockFreq+0x110>)
 80044fa:	61bb      	str	r3, [r7, #24]
 80044fc:	e004      	b.n	8004508 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	2b08      	cmp	r3, #8
 8004502:	d101      	bne.n	8004508 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004504:	4b23      	ldr	r3, [pc, #140]	; (8004594 <HAL_RCC_GetSysClockFreq+0x114>)
 8004506:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	2b0c      	cmp	r3, #12
 800450c:	d134      	bne.n	8004578 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800450e:	4b1e      	ldr	r3, [pc, #120]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d003      	beq.n	8004526 <HAL_RCC_GetSysClockFreq+0xa6>
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b03      	cmp	r3, #3
 8004522:	d003      	beq.n	800452c <HAL_RCC_GetSysClockFreq+0xac>
 8004524:	e005      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004526:	4b1a      	ldr	r3, [pc, #104]	; (8004590 <HAL_RCC_GetSysClockFreq+0x110>)
 8004528:	617b      	str	r3, [r7, #20]
      break;
 800452a:	e005      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800452c:	4b19      	ldr	r3, [pc, #100]	; (8004594 <HAL_RCC_GetSysClockFreq+0x114>)
 800452e:	617b      	str	r3, [r7, #20]
      break;
 8004530:	e002      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	617b      	str	r3, [r7, #20]
      break;
 8004536:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004538:	4b13      	ldr	r3, [pc, #76]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	091b      	lsrs	r3, r3, #4
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	3301      	adds	r3, #1
 8004544:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004546:	4b10      	ldr	r3, [pc, #64]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	0a1b      	lsrs	r3, r3, #8
 800454c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	fb03 f202 	mul.w	r2, r3, r2
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800455e:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <HAL_RCC_GetSysClockFreq+0x108>)
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	0e5b      	lsrs	r3, r3, #25
 8004564:	f003 0303 	and.w	r3, r3, #3
 8004568:	3301      	adds	r3, #1
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	fbb2 f3f3 	udiv	r3, r2, r3
 8004576:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004578:	69bb      	ldr	r3, [r7, #24]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3724      	adds	r7, #36	; 0x24
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	40021000 	.word	0x40021000
 800458c:	08006bb8 	.word	0x08006bb8
 8004590:	00f42400 	.word	0x00f42400
 8004594:	007a1200 	.word	0x007a1200

08004598 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800459c:	4b03      	ldr	r3, [pc, #12]	; (80045ac <HAL_RCC_GetHCLKFreq+0x14>)
 800459e:	681b      	ldr	r3, [r3, #0]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	20000414 	.word	0x20000414

080045b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045b4:	f7ff fff0 	bl	8004598 <HAL_RCC_GetHCLKFreq>
 80045b8:	4602      	mov	r2, r0
 80045ba:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	0a1b      	lsrs	r3, r3, #8
 80045c0:	f003 0307 	and.w	r3, r3, #7
 80045c4:	4904      	ldr	r1, [pc, #16]	; (80045d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045c6:	5ccb      	ldrb	r3, [r1, r3]
 80045c8:	f003 031f 	and.w	r3, r3, #31
 80045cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	40021000 	.word	0x40021000
 80045d8:	08006bb0 	.word	0x08006bb0

080045dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045e0:	f7ff ffda 	bl	8004598 <HAL_RCC_GetHCLKFreq>
 80045e4:	4602      	mov	r2, r0
 80045e6:	4b06      	ldr	r3, [pc, #24]	; (8004600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	0adb      	lsrs	r3, r3, #11
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	4904      	ldr	r1, [pc, #16]	; (8004604 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045f2:	5ccb      	ldrb	r3, [r1, r3]
 80045f4:	f003 031f 	and.w	r3, r3, #31
 80045f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	08006bb0 	.word	0x08006bb0

08004608 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004610:	2300      	movs	r3, #0
 8004612:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004614:	4b2a      	ldr	r3, [pc, #168]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004620:	f7ff f922 	bl	8003868 <HAL_PWREx_GetVoltageRange>
 8004624:	6178      	str	r0, [r7, #20]
 8004626:	e014      	b.n	8004652 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004628:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800462a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462c:	4a24      	ldr	r2, [pc, #144]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800462e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004632:	6593      	str	r3, [r2, #88]	; 0x58
 8004634:	4b22      	ldr	r3, [pc, #136]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004640:	f7ff f912 	bl	8003868 <HAL_PWREx_GetVoltageRange>
 8004644:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004646:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464a:	4a1d      	ldr	r2, [pc, #116]	; (80046c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800464c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004650:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004658:	d10b      	bne.n	8004672 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b80      	cmp	r3, #128	; 0x80
 800465e:	d919      	bls.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2ba0      	cmp	r3, #160	; 0xa0
 8004664:	d902      	bls.n	800466c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004666:	2302      	movs	r3, #2
 8004668:	613b      	str	r3, [r7, #16]
 800466a:	e013      	b.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800466c:	2301      	movs	r3, #1
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	e010      	b.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b80      	cmp	r3, #128	; 0x80
 8004676:	d902      	bls.n	800467e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004678:	2303      	movs	r3, #3
 800467a:	613b      	str	r3, [r7, #16]
 800467c:	e00a      	b.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b80      	cmp	r3, #128	; 0x80
 8004682:	d102      	bne.n	800468a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004684:	2302      	movs	r3, #2
 8004686:	613b      	str	r3, [r7, #16]
 8004688:	e004      	b.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b70      	cmp	r3, #112	; 0x70
 800468e:	d101      	bne.n	8004694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004690:	2301      	movs	r3, #1
 8004692:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f023 0207 	bic.w	r2, r3, #7
 800469c:	4909      	ldr	r1, [pc, #36]	; (80046c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80046a4:	4b07      	ldr	r3, [pc, #28]	; (80046c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d001      	beq.n	80046b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e000      	b.n	80046b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40021000 	.word	0x40021000
 80046c4:	40022000 	.word	0x40022000

080046c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046d0:	2300      	movs	r3, #0
 80046d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046d4:	2300      	movs	r3, #0
 80046d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d041      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046ec:	d02a      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80046ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80046f2:	d824      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80046f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046f8:	d008      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80046fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80046fe:	d81e      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004704:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004708:	d010      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800470a:	e018      	b.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800470c:	4b86      	ldr	r3, [pc, #536]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	4a85      	ldr	r2, [pc, #532]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004716:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004718:	e015      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3304      	adds	r3, #4
 800471e:	2100      	movs	r1, #0
 8004720:	4618      	mov	r0, r3
 8004722:	f000 facb 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 8004726:	4603      	mov	r3, r0
 8004728:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800472a:	e00c      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	3320      	adds	r3, #32
 8004730:	2100      	movs	r1, #0
 8004732:	4618      	mov	r0, r3
 8004734:	f000 fbb6 	bl	8004ea4 <RCCEx_PLLSAI2_Config>
 8004738:	4603      	mov	r3, r0
 800473a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800473c:	e003      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	74fb      	strb	r3, [r7, #19]
      break;
 8004742:	e000      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004746:	7cfb      	ldrb	r3, [r7, #19]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800474c:	4b76      	ldr	r3, [pc, #472]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004752:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800475a:	4973      	ldr	r1, [pc, #460]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004762:	e001      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004764:	7cfb      	ldrb	r3, [r7, #19]
 8004766:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d041      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004778:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800477c:	d02a      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800477e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004782:	d824      	bhi.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004788:	d008      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800478a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800478e:	d81e      	bhi.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004794:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004798:	d010      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800479a:	e018      	b.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800479c:	4b62      	ldr	r3, [pc, #392]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	4a61      	ldr	r2, [pc, #388]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047a8:	e015      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	2100      	movs	r1, #0
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 fa83 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 80047b6:	4603      	mov	r3, r0
 80047b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047ba:	e00c      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3320      	adds	r3, #32
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fb6e 	bl	8004ea4 <RCCEx_PLLSAI2_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047cc:	e003      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	74fb      	strb	r3, [r7, #19]
      break;
 80047d2:	e000      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80047d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10b      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047dc:	4b52      	ldr	r3, [pc, #328]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047ea:	494f      	ldr	r1, [pc, #316]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047f2:	e001      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f4:	7cfb      	ldrb	r3, [r7, #19]
 80047f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 80a0 	beq.w	8004946 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004806:	2300      	movs	r3, #0
 8004808:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800480a:	4b47      	ldr	r3, [pc, #284]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800480c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004816:	2301      	movs	r3, #1
 8004818:	e000      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800481a:	2300      	movs	r3, #0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00d      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004820:	4b41      	ldr	r3, [pc, #260]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004824:	4a40      	ldr	r2, [pc, #256]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800482a:	6593      	str	r3, [r2, #88]	; 0x58
 800482c:	4b3e      	ldr	r3, [pc, #248]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800482e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004838:	2301      	movs	r3, #1
 800483a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800483c:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a3a      	ldr	r2, [pc, #232]	; (800492c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004846:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004848:	f7fd fb64 	bl	8001f14 <HAL_GetTick>
 800484c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800484e:	e009      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004850:	f7fd fb60 	bl	8001f14 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d902      	bls.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	74fb      	strb	r3, [r7, #19]
        break;
 8004862:	e005      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004864:	4b31      	ldr	r3, [pc, #196]	; (800492c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0ef      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004870:	7cfb      	ldrb	r3, [r7, #19]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d15c      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004876:	4b2c      	ldr	r3, [pc, #176]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800487c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004880:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01f      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	429a      	cmp	r2, r3
 8004892:	d019      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004894:	4b24      	ldr	r3, [pc, #144]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800489a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800489e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048a0:	4b21      	ldr	r3, [pc, #132]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a6:	4a20      	ldr	r2, [pc, #128]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048b0:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b6:	4a1c      	ldr	r2, [pc, #112]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048c0:	4a19      	ldr	r2, [pc, #100]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d016      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d2:	f7fd fb1f 	bl	8001f14 <HAL_GetTick>
 80048d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048d8:	e00b      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048da:	f7fd fb1b 	bl	8001f14 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d902      	bls.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	74fb      	strb	r3, [r7, #19]
            break;
 80048f0:	e006      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048f2:	4b0d      	ldr	r3, [pc, #52]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ec      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10c      	bne.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004906:	4b08      	ldr	r3, [pc, #32]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004916:	4904      	ldr	r1, [pc, #16]	; (8004928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800491e:	e009      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004920:	7cfb      	ldrb	r3, [r7, #19]
 8004922:	74bb      	strb	r3, [r7, #18]
 8004924:	e006      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004926:	bf00      	nop
 8004928:	40021000 	.word	0x40021000
 800492c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004934:	7c7b      	ldrb	r3, [r7, #17]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d105      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800493a:	4b9e      	ldr	r3, [pc, #632]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493e:	4a9d      	ldr	r2, [pc, #628]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004940:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004944:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004952:	4b98      	ldr	r3, [pc, #608]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	f023 0203 	bic.w	r2, r3, #3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	4994      	ldr	r1, [pc, #592]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004962:	4313      	orrs	r3, r2
 8004964:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004974:	4b8f      	ldr	r3, [pc, #572]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497a:	f023 020c 	bic.w	r2, r3, #12
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004982:	498c      	ldr	r1, [pc, #560]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0304 	and.w	r3, r3, #4
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004996:	4b87      	ldr	r3, [pc, #540]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	4983      	ldr	r1, [pc, #524]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049b8:	4b7e      	ldr	r3, [pc, #504]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c6:	497b      	ldr	r1, [pc, #492]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0310 	and.w	r3, r3, #16
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049da:	4b76      	ldr	r3, [pc, #472]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e8:	4972      	ldr	r1, [pc, #456]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0320 	and.w	r3, r3, #32
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049fc:	4b6d      	ldr	r3, [pc, #436]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a02:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0a:	496a      	ldr	r1, [pc, #424]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a1e:	4b65      	ldr	r3, [pc, #404]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a2c:	4961      	ldr	r1, [pc, #388]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a40:	4b5c      	ldr	r3, [pc, #368]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a4e:	4959      	ldr	r1, [pc, #356]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a62:	4b54      	ldr	r3, [pc, #336]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a70:	4950      	ldr	r1, [pc, #320]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d00a      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a84:	4b4b      	ldr	r3, [pc, #300]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a92:	4948      	ldr	r1, [pc, #288]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004aa6:	4b43      	ldr	r3, [pc, #268]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab4:	493f      	ldr	r1, [pc, #252]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d028      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ac8:	4b3a      	ldr	r3, [pc, #232]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ace:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ad6:	4937      	ldr	r1, [pc, #220]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ae2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ae6:	d106      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae8:	4b32      	ldr	r3, [pc, #200]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	4a31      	ldr	r2, [pc, #196]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004af2:	60d3      	str	r3, [r2, #12]
 8004af4:	e011      	b.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004afa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004afe:	d10c      	bne.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3304      	adds	r3, #4
 8004b04:	2101      	movs	r1, #1
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 f8d8 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b10:	7cfb      	ldrb	r3, [r7, #19]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b16:	7cfb      	ldrb	r3, [r7, #19]
 8004b18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d028      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b26:	4b23      	ldr	r3, [pc, #140]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b34:	491f      	ldr	r1, [pc, #124]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b44:	d106      	bne.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b46:	4b1b      	ldr	r3, [pc, #108]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	4a1a      	ldr	r2, [pc, #104]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b50:	60d3      	str	r3, [r2, #12]
 8004b52:	e011      	b.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b5c:	d10c      	bne.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	3304      	adds	r3, #4
 8004b62:	2101      	movs	r1, #1
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 f8a9 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b6e:	7cfb      	ldrb	r3, [r7, #19]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d02b      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b84:	4b0b      	ldr	r3, [pc, #44]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b92:	4908      	ldr	r1, [pc, #32]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ba2:	d109      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ba4:	4b03      	ldr	r3, [pc, #12]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	4a02      	ldr	r2, [pc, #8]	; (8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004baa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bae:	60d3      	str	r3, [r2, #12]
 8004bb0:	e014      	b.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004bb2:	bf00      	nop
 8004bb4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bc0:	d10c      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 f877 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bd2:	7cfb      	ldrb	r3, [r7, #19]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004bd8:	7cfb      	ldrb	r3, [r7, #19]
 8004bda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d02f      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004be8:	4b2b      	ldr	r3, [pc, #172]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bf6:	4928      	ldr	r1, [pc, #160]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c06:	d10d      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	3304      	adds	r3, #4
 8004c0c:	2102      	movs	r1, #2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 f854 	bl	8004cbc <RCCEx_PLLSAI1_Config>
 8004c14:	4603      	mov	r3, r0
 8004c16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c18:	7cfb      	ldrb	r3, [r7, #19]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d014      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c1e:	7cfb      	ldrb	r3, [r7, #19]
 8004c20:	74bb      	strb	r3, [r7, #18]
 8004c22:	e011      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	3320      	adds	r3, #32
 8004c32:	2102      	movs	r1, #2
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 f935 	bl	8004ea4 <RCCEx_PLLSAI2_Config>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c3e:	7cfb      	ldrb	r3, [r7, #19]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c44:	7cfb      	ldrb	r3, [r7, #19]
 8004c46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c54:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c62:	490d      	ldr	r1, [pc, #52]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00b      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c7c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c86:	4904      	ldr	r1, [pc, #16]	; (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004c8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40021000 	.word	0x40021000

08004c9c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004ca0:	4b05      	ldr	r3, [pc, #20]	; (8004cb8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a04      	ldr	r2, [pc, #16]	; (8004cb8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004ca6:	f043 0304 	orr.w	r3, r3, #4
 8004caa:	6013      	str	r3, [r2, #0]
}
 8004cac:	bf00      	nop
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40021000 	.word	0x40021000

08004cbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cca:	4b75      	ldr	r3, [pc, #468]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d018      	beq.n	8004d08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cd6:	4b72      	ldr	r3, [pc, #456]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f003 0203 	and.w	r2, r3, #3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d10d      	bne.n	8004d02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
       ||
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d009      	beq.n	8004d02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cee:	4b6c      	ldr	r3, [pc, #432]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	091b      	lsrs	r3, r3, #4
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
       ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d047      	beq.n	8004d92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	73fb      	strb	r3, [r7, #15]
 8004d06:	e044      	b.n	8004d92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d018      	beq.n	8004d42 <RCCEx_PLLSAI1_Config+0x86>
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d825      	bhi.n	8004d60 <RCCEx_PLLSAI1_Config+0xa4>
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d002      	beq.n	8004d1e <RCCEx_PLLSAI1_Config+0x62>
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d009      	beq.n	8004d30 <RCCEx_PLLSAI1_Config+0x74>
 8004d1c:	e020      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d1e:	4b60      	ldr	r3, [pc, #384]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d11d      	bne.n	8004d66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d2e:	e01a      	b.n	8004d66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d30:	4b5b      	ldr	r3, [pc, #364]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d116      	bne.n	8004d6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d40:	e013      	b.n	8004d6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d42:	4b57      	ldr	r3, [pc, #348]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10f      	bne.n	8004d6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d4e:	4b54      	ldr	r3, [pc, #336]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d5e:	e006      	b.n	8004d6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	73fb      	strb	r3, [r7, #15]
      break;
 8004d64:	e004      	b.n	8004d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d66:	bf00      	nop
 8004d68:	e002      	b.n	8004d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d6a:	bf00      	nop
 8004d6c:	e000      	b.n	8004d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10d      	bne.n	8004d92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d76:	4b4a      	ldr	r3, [pc, #296]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6819      	ldr	r1, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	430b      	orrs	r3, r1
 8004d8c:	4944      	ldr	r1, [pc, #272]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d17d      	bne.n	8004e94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d98:	4b41      	ldr	r3, [pc, #260]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a40      	ldr	r2, [pc, #256]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004da2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da4:	f7fd f8b6 	bl	8001f14 <HAL_GetTick>
 8004da8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004daa:	e009      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004dac:	f7fd f8b2 	bl	8001f14 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d902      	bls.n	8004dc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	73fb      	strb	r3, [r7, #15]
        break;
 8004dbe:	e005      	b.n	8004dcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dc0:	4b37      	ldr	r3, [pc, #220]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1ef      	bne.n	8004dac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d160      	bne.n	8004e94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d111      	bne.n	8004dfc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dd8:	4b31      	ldr	r3, [pc, #196]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6892      	ldr	r2, [r2, #8]
 8004de8:	0211      	lsls	r1, r2, #8
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	68d2      	ldr	r2, [r2, #12]
 8004dee:	0912      	lsrs	r2, r2, #4
 8004df0:	0452      	lsls	r2, r2, #17
 8004df2:	430a      	orrs	r2, r1
 8004df4:	492a      	ldr	r1, [pc, #168]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	610b      	str	r3, [r1, #16]
 8004dfa:	e027      	b.n	8004e4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d112      	bne.n	8004e28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e02:	4b27      	ldr	r3, [pc, #156]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004e0a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6892      	ldr	r2, [r2, #8]
 8004e12:	0211      	lsls	r1, r2, #8
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	6912      	ldr	r2, [r2, #16]
 8004e18:	0852      	lsrs	r2, r2, #1
 8004e1a:	3a01      	subs	r2, #1
 8004e1c:	0552      	lsls	r2, r2, #21
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	491f      	ldr	r1, [pc, #124]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	610b      	str	r3, [r1, #16]
 8004e26:	e011      	b.n	8004e4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e28:	4b1d      	ldr	r3, [pc, #116]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004e30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6892      	ldr	r2, [r2, #8]
 8004e38:	0211      	lsls	r1, r2, #8
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6952      	ldr	r2, [r2, #20]
 8004e3e:	0852      	lsrs	r2, r2, #1
 8004e40:	3a01      	subs	r2, #1
 8004e42:	0652      	lsls	r2, r2, #25
 8004e44:	430a      	orrs	r2, r1
 8004e46:	4916      	ldr	r1, [pc, #88]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e4c:	4b14      	ldr	r3, [pc, #80]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a13      	ldr	r2, [pc, #76]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e52:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e58:	f7fd f85c 	bl	8001f14 <HAL_GetTick>
 8004e5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e5e:	e009      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e60:	f7fd f858 	bl	8001f14 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d902      	bls.n	8004e74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	73fb      	strb	r3, [r7, #15]
          break;
 8004e72:	e005      	b.n	8004e80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e74:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ef      	beq.n	8004e60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d106      	bne.n	8004e94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e86:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	4904      	ldr	r1, [pc, #16]	; (8004ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	40021000 	.word	0x40021000

08004ea4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004eb2:	4b6a      	ldr	r3, [pc, #424]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d018      	beq.n	8004ef0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ebe:	4b67      	ldr	r3, [pc, #412]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f003 0203 	and.w	r2, r3, #3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d10d      	bne.n	8004eea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
       ||
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d009      	beq.n	8004eea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ed6:	4b61      	ldr	r3, [pc, #388]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	091b      	lsrs	r3, r3, #4
 8004edc:	f003 0307 	and.w	r3, r3, #7
 8004ee0:	1c5a      	adds	r2, r3, #1
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
       ||
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d047      	beq.n	8004f7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	73fb      	strb	r3, [r7, #15]
 8004eee:	e044      	b.n	8004f7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2b03      	cmp	r3, #3
 8004ef6:	d018      	beq.n	8004f2a <RCCEx_PLLSAI2_Config+0x86>
 8004ef8:	2b03      	cmp	r3, #3
 8004efa:	d825      	bhi.n	8004f48 <RCCEx_PLLSAI2_Config+0xa4>
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d002      	beq.n	8004f06 <RCCEx_PLLSAI2_Config+0x62>
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d009      	beq.n	8004f18 <RCCEx_PLLSAI2_Config+0x74>
 8004f04:	e020      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f06:	4b55      	ldr	r3, [pc, #340]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d11d      	bne.n	8004f4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f16:	e01a      	b.n	8004f4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f18:	4b50      	ldr	r3, [pc, #320]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d116      	bne.n	8004f52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f28:	e013      	b.n	8004f52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f2a:	4b4c      	ldr	r3, [pc, #304]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10f      	bne.n	8004f56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f36:	4b49      	ldr	r3, [pc, #292]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d109      	bne.n	8004f56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f46:	e006      	b.n	8004f56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f4c:	e004      	b.n	8004f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f4e:	bf00      	nop
 8004f50:	e002      	b.n	8004f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f52:	bf00      	nop
 8004f54:	e000      	b.n	8004f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f56:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10d      	bne.n	8004f7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f5e:	4b3f      	ldr	r3, [pc, #252]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6819      	ldr	r1, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	430b      	orrs	r3, r1
 8004f74:	4939      	ldr	r1, [pc, #228]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d167      	bne.n	8005050 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f80:	4b36      	ldr	r3, [pc, #216]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a35      	ldr	r2, [pc, #212]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f8c:	f7fc ffc2 	bl	8001f14 <HAL_GetTick>
 8004f90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f92:	e009      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f94:	f7fc ffbe 	bl	8001f14 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d902      	bls.n	8004fa8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	73fb      	strb	r3, [r7, #15]
        break;
 8004fa6:	e005      	b.n	8004fb4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fa8:	4b2c      	ldr	r3, [pc, #176]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1ef      	bne.n	8004f94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fb4:	7bfb      	ldrb	r3, [r7, #15]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d14a      	bne.n	8005050 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d111      	bne.n	8004fe4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fc0:	4b26      	ldr	r3, [pc, #152]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6892      	ldr	r2, [r2, #8]
 8004fd0:	0211      	lsls	r1, r2, #8
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	68d2      	ldr	r2, [r2, #12]
 8004fd6:	0912      	lsrs	r2, r2, #4
 8004fd8:	0452      	lsls	r2, r2, #17
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	491f      	ldr	r1, [pc, #124]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	614b      	str	r3, [r1, #20]
 8004fe2:	e011      	b.n	8005008 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fe4:	4b1d      	ldr	r3, [pc, #116]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004fec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6892      	ldr	r2, [r2, #8]
 8004ff4:	0211      	lsls	r1, r2, #8
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6912      	ldr	r2, [r2, #16]
 8004ffa:	0852      	lsrs	r2, r2, #1
 8004ffc:	3a01      	subs	r2, #1
 8004ffe:	0652      	lsls	r2, r2, #25
 8005000:	430a      	orrs	r2, r1
 8005002:	4916      	ldr	r1, [pc, #88]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005004:	4313      	orrs	r3, r2
 8005006:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005008:	4b14      	ldr	r3, [pc, #80]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a13      	ldr	r2, [pc, #76]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 800500e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005012:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005014:	f7fc ff7e 	bl	8001f14 <HAL_GetTick>
 8005018:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800501a:	e009      	b.n	8005030 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800501c:	f7fc ff7a 	bl	8001f14 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d902      	bls.n	8005030 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	73fb      	strb	r3, [r7, #15]
          break;
 800502e:	e005      	b.n	800503c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005030:	4b0a      	ldr	r3, [pc, #40]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0ef      	beq.n	800501c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800503c:	7bfb      	ldrb	r3, [r7, #15]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d106      	bne.n	8005050 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005042:	4b06      	ldr	r3, [pc, #24]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005044:	695a      	ldr	r2, [r3, #20]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	4904      	ldr	r1, [pc, #16]	; (800505c <RCCEx_PLLSAI2_Config+0x1b8>)
 800504c:	4313      	orrs	r3, r2
 800504e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	40021000 	.word	0x40021000

08005060 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e095      	b.n	800519e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	2b00      	cmp	r3, #0
 8005078:	d108      	bne.n	800508c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005082:	d009      	beq.n	8005098 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	61da      	str	r2, [r3, #28]
 800508a:	e005      	b.n	8005098 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d106      	bne.n	80050b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fc fa20 	bl	80014f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050d8:	d902      	bls.n	80050e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	e002      	b.n	80050e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80050ee:	d007      	beq.n	8005100 <HAL_SPI_Init+0xa0>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005110:	431a      	orrs	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	431a      	orrs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
 8005134:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005138:	431a      	orrs	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005142:	ea42 0103 	orr.w	r1, r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	430a      	orrs	r2, r1
 8005154:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	0c1b      	lsrs	r3, r3, #16
 800515c:	f003 0204 	and.w	r2, r3, #4
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	f003 0310 	and.w	r3, r3, #16
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	431a      	orrs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800517c:	ea42 0103 	orr.w	r1, r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b082      	sub	sp, #8
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e040      	b.n	800523a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d106      	bne.n	80051ce <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7fc f9d9 	bl	8001580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2224      	movs	r2, #36	; 0x24
 80051d2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0201 	bic.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 f8c1 	bl	800536c <UART_SetConfig>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d101      	bne.n	80051f4 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e022      	b.n	800523a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 fb6d 	bl	80058dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005210:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005220:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f042 0201 	orr.w	r2, r2, #1
 8005230:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 fbf4 	bl	8005a20 <UART_CheckIdleState>
 8005238:	4603      	mov	r3, r0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b08a      	sub	sp, #40	; 0x28
 8005246:	af02      	add	r7, sp, #8
 8005248:	60f8      	str	r0, [r7, #12]
 800524a:	60b9      	str	r1, [r7, #8]
 800524c:	603b      	str	r3, [r7, #0]
 800524e:	4613      	mov	r3, r2
 8005250:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005256:	2b20      	cmp	r3, #32
 8005258:	f040 8082 	bne.w	8005360 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d002      	beq.n	8005268 <HAL_UART_Transmit+0x26>
 8005262:	88fb      	ldrh	r3, [r7, #6]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e07a      	b.n	8005362 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005272:	2b01      	cmp	r3, #1
 8005274:	d101      	bne.n	800527a <HAL_UART_Transmit+0x38>
 8005276:	2302      	movs	r3, #2
 8005278:	e073      	b.n	8005362 <HAL_UART_Transmit+0x120>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2221      	movs	r2, #33	; 0x21
 800528e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005290:	f7fc fe40 	bl	8001f14 <HAL_GetTick>
 8005294:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	88fa      	ldrh	r2, [r7, #6]
 800529a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	88fa      	ldrh	r2, [r7, #6]
 80052a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ae:	d108      	bne.n	80052c2 <HAL_UART_Transmit+0x80>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d104      	bne.n	80052c2 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	61bb      	str	r3, [r7, #24]
 80052c0:	e003      	b.n	80052ca <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80052d2:	e02d      	b.n	8005330 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	2200      	movs	r2, #0
 80052dc:	2180      	movs	r1, #128	; 0x80
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 fbe7 	bl	8005ab2 <UART_WaitOnFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e039      	b.n	8005362 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10b      	bne.n	800530c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	881a      	ldrh	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005300:	b292      	uxth	r2, r2
 8005302:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	3302      	adds	r3, #2
 8005308:	61bb      	str	r3, [r7, #24]
 800530a:	e008      	b.n	800531e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	781a      	ldrb	r2, [r3, #0]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	b292      	uxth	r2, r2
 8005316:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	3301      	adds	r3, #1
 800531c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1cb      	bne.n	80052d4 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2200      	movs	r2, #0
 8005344:	2140      	movs	r1, #64	; 0x40
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fbb3 	bl	8005ab2 <UART_WaitOnFlagUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e005      	b.n	8005362 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2220      	movs	r2, #32
 800535a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e000      	b.n	8005362 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005360:	2302      	movs	r3, #2
  }
}
 8005362:	4618      	mov	r0, r3
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800536c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005370:	b08a      	sub	sp, #40	; 0x28
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005376:	2300      	movs	r3, #0
 8005378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	691b      	ldr	r3, [r3, #16]
 8005384:	431a      	orrs	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	431a      	orrs	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	4313      	orrs	r3, r2
 8005392:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	4ba4      	ldr	r3, [pc, #656]	; (800562c <UART_SetConfig+0x2c0>)
 800539c:	4013      	ands	r3, r2
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	6812      	ldr	r2, [r2, #0]
 80053a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80053a4:	430b      	orrs	r3, r1
 80053a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a99      	ldr	r2, [pc, #612]	; (8005630 <UART_SetConfig+0x2c4>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d004      	beq.n	80053d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053d4:	4313      	orrs	r3, r2
 80053d6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053e8:	430a      	orrs	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a90      	ldr	r2, [pc, #576]	; (8005634 <UART_SetConfig+0x2c8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d126      	bne.n	8005444 <UART_SetConfig+0xd8>
 80053f6:	4b90      	ldr	r3, [pc, #576]	; (8005638 <UART_SetConfig+0x2cc>)
 80053f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fc:	f003 0303 	and.w	r3, r3, #3
 8005400:	2b03      	cmp	r3, #3
 8005402:	d81b      	bhi.n	800543c <UART_SetConfig+0xd0>
 8005404:	a201      	add	r2, pc, #4	; (adr r2, 800540c <UART_SetConfig+0xa0>)
 8005406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540a:	bf00      	nop
 800540c:	0800541d 	.word	0x0800541d
 8005410:	0800542d 	.word	0x0800542d
 8005414:	08005425 	.word	0x08005425
 8005418:	08005435 	.word	0x08005435
 800541c:	2301      	movs	r3, #1
 800541e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005422:	e116      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005424:	2302      	movs	r3, #2
 8005426:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800542a:	e112      	b.n	8005652 <UART_SetConfig+0x2e6>
 800542c:	2304      	movs	r3, #4
 800542e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005432:	e10e      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005434:	2308      	movs	r3, #8
 8005436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800543a:	e10a      	b.n	8005652 <UART_SetConfig+0x2e6>
 800543c:	2310      	movs	r3, #16
 800543e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005442:	e106      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a7c      	ldr	r2, [pc, #496]	; (800563c <UART_SetConfig+0x2d0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d138      	bne.n	80054c0 <UART_SetConfig+0x154>
 800544e:	4b7a      	ldr	r3, [pc, #488]	; (8005638 <UART_SetConfig+0x2cc>)
 8005450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005454:	f003 030c 	and.w	r3, r3, #12
 8005458:	2b0c      	cmp	r3, #12
 800545a:	d82d      	bhi.n	80054b8 <UART_SetConfig+0x14c>
 800545c:	a201      	add	r2, pc, #4	; (adr r2, 8005464 <UART_SetConfig+0xf8>)
 800545e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005462:	bf00      	nop
 8005464:	08005499 	.word	0x08005499
 8005468:	080054b9 	.word	0x080054b9
 800546c:	080054b9 	.word	0x080054b9
 8005470:	080054b9 	.word	0x080054b9
 8005474:	080054a9 	.word	0x080054a9
 8005478:	080054b9 	.word	0x080054b9
 800547c:	080054b9 	.word	0x080054b9
 8005480:	080054b9 	.word	0x080054b9
 8005484:	080054a1 	.word	0x080054a1
 8005488:	080054b9 	.word	0x080054b9
 800548c:	080054b9 	.word	0x080054b9
 8005490:	080054b9 	.word	0x080054b9
 8005494:	080054b1 	.word	0x080054b1
 8005498:	2300      	movs	r3, #0
 800549a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800549e:	e0d8      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054a0:	2302      	movs	r3, #2
 80054a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a6:	e0d4      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054a8:	2304      	movs	r3, #4
 80054aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054ae:	e0d0      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054b0:	2308      	movs	r3, #8
 80054b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054b6:	e0cc      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054b8:	2310      	movs	r3, #16
 80054ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054be:	e0c8      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a5e      	ldr	r2, [pc, #376]	; (8005640 <UART_SetConfig+0x2d4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d125      	bne.n	8005516 <UART_SetConfig+0x1aa>
 80054ca:	4b5b      	ldr	r3, [pc, #364]	; (8005638 <UART_SetConfig+0x2cc>)
 80054cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054d4:	2b30      	cmp	r3, #48	; 0x30
 80054d6:	d016      	beq.n	8005506 <UART_SetConfig+0x19a>
 80054d8:	2b30      	cmp	r3, #48	; 0x30
 80054da:	d818      	bhi.n	800550e <UART_SetConfig+0x1a2>
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d00a      	beq.n	80054f6 <UART_SetConfig+0x18a>
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d814      	bhi.n	800550e <UART_SetConfig+0x1a2>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <UART_SetConfig+0x182>
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d008      	beq.n	80054fe <UART_SetConfig+0x192>
 80054ec:	e00f      	b.n	800550e <UART_SetConfig+0x1a2>
 80054ee:	2300      	movs	r3, #0
 80054f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f4:	e0ad      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054f6:	2302      	movs	r3, #2
 80054f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054fc:	e0a9      	b.n	8005652 <UART_SetConfig+0x2e6>
 80054fe:	2304      	movs	r3, #4
 8005500:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005504:	e0a5      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005506:	2308      	movs	r3, #8
 8005508:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800550c:	e0a1      	b.n	8005652 <UART_SetConfig+0x2e6>
 800550e:	2310      	movs	r3, #16
 8005510:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005514:	e09d      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a4a      	ldr	r2, [pc, #296]	; (8005644 <UART_SetConfig+0x2d8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d125      	bne.n	800556c <UART_SetConfig+0x200>
 8005520:	4b45      	ldr	r3, [pc, #276]	; (8005638 <UART_SetConfig+0x2cc>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005526:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800552a:	2bc0      	cmp	r3, #192	; 0xc0
 800552c:	d016      	beq.n	800555c <UART_SetConfig+0x1f0>
 800552e:	2bc0      	cmp	r3, #192	; 0xc0
 8005530:	d818      	bhi.n	8005564 <UART_SetConfig+0x1f8>
 8005532:	2b80      	cmp	r3, #128	; 0x80
 8005534:	d00a      	beq.n	800554c <UART_SetConfig+0x1e0>
 8005536:	2b80      	cmp	r3, #128	; 0x80
 8005538:	d814      	bhi.n	8005564 <UART_SetConfig+0x1f8>
 800553a:	2b00      	cmp	r3, #0
 800553c:	d002      	beq.n	8005544 <UART_SetConfig+0x1d8>
 800553e:	2b40      	cmp	r3, #64	; 0x40
 8005540:	d008      	beq.n	8005554 <UART_SetConfig+0x1e8>
 8005542:	e00f      	b.n	8005564 <UART_SetConfig+0x1f8>
 8005544:	2300      	movs	r3, #0
 8005546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800554a:	e082      	b.n	8005652 <UART_SetConfig+0x2e6>
 800554c:	2302      	movs	r3, #2
 800554e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005552:	e07e      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005554:	2304      	movs	r3, #4
 8005556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800555a:	e07a      	b.n	8005652 <UART_SetConfig+0x2e6>
 800555c:	2308      	movs	r3, #8
 800555e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005562:	e076      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005564:	2310      	movs	r3, #16
 8005566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800556a:	e072      	b.n	8005652 <UART_SetConfig+0x2e6>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a35      	ldr	r2, [pc, #212]	; (8005648 <UART_SetConfig+0x2dc>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d12a      	bne.n	80055cc <UART_SetConfig+0x260>
 8005576:	4b30      	ldr	r3, [pc, #192]	; (8005638 <UART_SetConfig+0x2cc>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800557c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005580:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005584:	d01a      	beq.n	80055bc <UART_SetConfig+0x250>
 8005586:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800558a:	d81b      	bhi.n	80055c4 <UART_SetConfig+0x258>
 800558c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005590:	d00c      	beq.n	80055ac <UART_SetConfig+0x240>
 8005592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005596:	d815      	bhi.n	80055c4 <UART_SetConfig+0x258>
 8005598:	2b00      	cmp	r3, #0
 800559a:	d003      	beq.n	80055a4 <UART_SetConfig+0x238>
 800559c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055a0:	d008      	beq.n	80055b4 <UART_SetConfig+0x248>
 80055a2:	e00f      	b.n	80055c4 <UART_SetConfig+0x258>
 80055a4:	2300      	movs	r3, #0
 80055a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055aa:	e052      	b.n	8005652 <UART_SetConfig+0x2e6>
 80055ac:	2302      	movs	r3, #2
 80055ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055b2:	e04e      	b.n	8005652 <UART_SetConfig+0x2e6>
 80055b4:	2304      	movs	r3, #4
 80055b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ba:	e04a      	b.n	8005652 <UART_SetConfig+0x2e6>
 80055bc:	2308      	movs	r3, #8
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055c2:	e046      	b.n	8005652 <UART_SetConfig+0x2e6>
 80055c4:	2310      	movs	r3, #16
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ca:	e042      	b.n	8005652 <UART_SetConfig+0x2e6>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a17      	ldr	r2, [pc, #92]	; (8005630 <UART_SetConfig+0x2c4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d13a      	bne.n	800564c <UART_SetConfig+0x2e0>
 80055d6:	4b18      	ldr	r3, [pc, #96]	; (8005638 <UART_SetConfig+0x2cc>)
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055e4:	d01a      	beq.n	800561c <UART_SetConfig+0x2b0>
 80055e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055ea:	d81b      	bhi.n	8005624 <UART_SetConfig+0x2b8>
 80055ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055f0:	d00c      	beq.n	800560c <UART_SetConfig+0x2a0>
 80055f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055f6:	d815      	bhi.n	8005624 <UART_SetConfig+0x2b8>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <UART_SetConfig+0x298>
 80055fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005600:	d008      	beq.n	8005614 <UART_SetConfig+0x2a8>
 8005602:	e00f      	b.n	8005624 <UART_SetConfig+0x2b8>
 8005604:	2300      	movs	r3, #0
 8005606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800560a:	e022      	b.n	8005652 <UART_SetConfig+0x2e6>
 800560c:	2302      	movs	r3, #2
 800560e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005612:	e01e      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005614:	2304      	movs	r3, #4
 8005616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800561a:	e01a      	b.n	8005652 <UART_SetConfig+0x2e6>
 800561c:	2308      	movs	r3, #8
 800561e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005622:	e016      	b.n	8005652 <UART_SetConfig+0x2e6>
 8005624:	2310      	movs	r3, #16
 8005626:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800562a:	e012      	b.n	8005652 <UART_SetConfig+0x2e6>
 800562c:	efff69f3 	.word	0xefff69f3
 8005630:	40008000 	.word	0x40008000
 8005634:	40013800 	.word	0x40013800
 8005638:	40021000 	.word	0x40021000
 800563c:	40004400 	.word	0x40004400
 8005640:	40004800 	.word	0x40004800
 8005644:	40004c00 	.word	0x40004c00
 8005648:	40005000 	.word	0x40005000
 800564c:	2310      	movs	r3, #16
 800564e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a9f      	ldr	r2, [pc, #636]	; (80058d4 <UART_SetConfig+0x568>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d17a      	bne.n	8005752 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800565c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005660:	2b08      	cmp	r3, #8
 8005662:	d824      	bhi.n	80056ae <UART_SetConfig+0x342>
 8005664:	a201      	add	r2, pc, #4	; (adr r2, 800566c <UART_SetConfig+0x300>)
 8005666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566a:	bf00      	nop
 800566c:	08005691 	.word	0x08005691
 8005670:	080056af 	.word	0x080056af
 8005674:	08005699 	.word	0x08005699
 8005678:	080056af 	.word	0x080056af
 800567c:	0800569f 	.word	0x0800569f
 8005680:	080056af 	.word	0x080056af
 8005684:	080056af 	.word	0x080056af
 8005688:	080056af 	.word	0x080056af
 800568c:	080056a7 	.word	0x080056a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005690:	f7fe ff8e 	bl	80045b0 <HAL_RCC_GetPCLK1Freq>
 8005694:	61f8      	str	r0, [r7, #28]
        break;
 8005696:	e010      	b.n	80056ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005698:	4b8f      	ldr	r3, [pc, #572]	; (80058d8 <UART_SetConfig+0x56c>)
 800569a:	61fb      	str	r3, [r7, #28]
        break;
 800569c:	e00d      	b.n	80056ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800569e:	f7fe feef 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 80056a2:	61f8      	str	r0, [r7, #28]
        break;
 80056a4:	e009      	b.n	80056ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056aa:	61fb      	str	r3, [r7, #28]
        break;
 80056ac:	e005      	b.n	80056ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80056b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 80fb 	beq.w	80058b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	4613      	mov	r3, r2
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	4413      	add	r3, r2
 80056cc:	69fa      	ldr	r2, [r7, #28]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d305      	bcc.n	80056de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d903      	bls.n	80056e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80056e4:	e0e8      	b.n	80058b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	2200      	movs	r2, #0
 80056ea:	461c      	mov	r4, r3
 80056ec:	4615      	mov	r5, r2
 80056ee:	f04f 0200 	mov.w	r2, #0
 80056f2:	f04f 0300 	mov.w	r3, #0
 80056f6:	022b      	lsls	r3, r5, #8
 80056f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80056fc:	0222      	lsls	r2, r4, #8
 80056fe:	68f9      	ldr	r1, [r7, #12]
 8005700:	6849      	ldr	r1, [r1, #4]
 8005702:	0849      	lsrs	r1, r1, #1
 8005704:	2000      	movs	r0, #0
 8005706:	4688      	mov	r8, r1
 8005708:	4681      	mov	r9, r0
 800570a:	eb12 0a08 	adds.w	sl, r2, r8
 800570e:	eb43 0b09 	adc.w	fp, r3, r9
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	603b      	str	r3, [r7, #0]
 800571a:	607a      	str	r2, [r7, #4]
 800571c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005720:	4650      	mov	r0, sl
 8005722:	4659      	mov	r1, fp
 8005724:	f7fa ff88 	bl	8000638 <__aeabi_uldivmod>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4613      	mov	r3, r2
 800572e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005736:	d308      	bcc.n	800574a <UART_SetConfig+0x3de>
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800573e:	d204      	bcs.n	800574a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	60da      	str	r2, [r3, #12]
 8005748:	e0b6      	b.n	80058b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005750:	e0b2      	b.n	80058b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800575a:	d15e      	bne.n	800581a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800575c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005760:	2b08      	cmp	r3, #8
 8005762:	d828      	bhi.n	80057b6 <UART_SetConfig+0x44a>
 8005764:	a201      	add	r2, pc, #4	; (adr r2, 800576c <UART_SetConfig+0x400>)
 8005766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576a:	bf00      	nop
 800576c:	08005791 	.word	0x08005791
 8005770:	08005799 	.word	0x08005799
 8005774:	080057a1 	.word	0x080057a1
 8005778:	080057b7 	.word	0x080057b7
 800577c:	080057a7 	.word	0x080057a7
 8005780:	080057b7 	.word	0x080057b7
 8005784:	080057b7 	.word	0x080057b7
 8005788:	080057b7 	.word	0x080057b7
 800578c:	080057af 	.word	0x080057af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005790:	f7fe ff0e 	bl	80045b0 <HAL_RCC_GetPCLK1Freq>
 8005794:	61f8      	str	r0, [r7, #28]
        break;
 8005796:	e014      	b.n	80057c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005798:	f7fe ff20 	bl	80045dc <HAL_RCC_GetPCLK2Freq>
 800579c:	61f8      	str	r0, [r7, #28]
        break;
 800579e:	e010      	b.n	80057c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057a0:	4b4d      	ldr	r3, [pc, #308]	; (80058d8 <UART_SetConfig+0x56c>)
 80057a2:	61fb      	str	r3, [r7, #28]
        break;
 80057a4:	e00d      	b.n	80057c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057a6:	f7fe fe6b 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 80057aa:	61f8      	str	r0, [r7, #28]
        break;
 80057ac:	e009      	b.n	80057c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057b2:	61fb      	str	r3, [r7, #28]
        break;
 80057b4:	e005      	b.n	80057c2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80057b6:	2300      	movs	r3, #0
 80057b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80057c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d077      	beq.n	80058b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	005a      	lsls	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	085b      	lsrs	r3, r3, #1
 80057d2:	441a      	add	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b0f      	cmp	r3, #15
 80057e2:	d916      	bls.n	8005812 <UART_SetConfig+0x4a6>
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057ea:	d212      	bcs.n	8005812 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	f023 030f 	bic.w	r3, r3, #15
 80057f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	085b      	lsrs	r3, r3, #1
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	b29a      	uxth	r2, r3
 8005802:	8afb      	ldrh	r3, [r7, #22]
 8005804:	4313      	orrs	r3, r2
 8005806:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	8afa      	ldrh	r2, [r7, #22]
 800580e:	60da      	str	r2, [r3, #12]
 8005810:	e052      	b.n	80058b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005818:	e04e      	b.n	80058b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800581a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800581e:	2b08      	cmp	r3, #8
 8005820:	d827      	bhi.n	8005872 <UART_SetConfig+0x506>
 8005822:	a201      	add	r2, pc, #4	; (adr r2, 8005828 <UART_SetConfig+0x4bc>)
 8005824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005828:	0800584d 	.word	0x0800584d
 800582c:	08005855 	.word	0x08005855
 8005830:	0800585d 	.word	0x0800585d
 8005834:	08005873 	.word	0x08005873
 8005838:	08005863 	.word	0x08005863
 800583c:	08005873 	.word	0x08005873
 8005840:	08005873 	.word	0x08005873
 8005844:	08005873 	.word	0x08005873
 8005848:	0800586b 	.word	0x0800586b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800584c:	f7fe feb0 	bl	80045b0 <HAL_RCC_GetPCLK1Freq>
 8005850:	61f8      	str	r0, [r7, #28]
        break;
 8005852:	e014      	b.n	800587e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005854:	f7fe fec2 	bl	80045dc <HAL_RCC_GetPCLK2Freq>
 8005858:	61f8      	str	r0, [r7, #28]
        break;
 800585a:	e010      	b.n	800587e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800585c:	4b1e      	ldr	r3, [pc, #120]	; (80058d8 <UART_SetConfig+0x56c>)
 800585e:	61fb      	str	r3, [r7, #28]
        break;
 8005860:	e00d      	b.n	800587e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005862:	f7fe fe0d 	bl	8004480 <HAL_RCC_GetSysClockFreq>
 8005866:	61f8      	str	r0, [r7, #28]
        break;
 8005868:	e009      	b.n	800587e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800586a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800586e:	61fb      	str	r3, [r7, #28]
        break;
 8005870:	e005      	b.n	800587e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005872:	2300      	movs	r3, #0
 8005874:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800587c:	bf00      	nop
    }

    if (pclk != 0U)
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d019      	beq.n	80058b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	085a      	lsrs	r2, r3, #1
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	441a      	add	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	fbb2 f3f3 	udiv	r3, r2, r3
 8005896:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	2b0f      	cmp	r3, #15
 800589c:	d909      	bls.n	80058b2 <UART_SetConfig+0x546>
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058a4:	d205      	bcs.n	80058b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	60da      	str	r2, [r3, #12]
 80058b0:	e002      	b.n	80058b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80058c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3728      	adds	r7, #40	; 0x28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058d2:	bf00      	nop
 80058d4:	40008000 	.word	0x40008000
 80058d8:	00f42400 	.word	0x00f42400

080058dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	f003 0301 	and.w	r3, r3, #1
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00a      	beq.n	8005906 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00a      	beq.n	8005928 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	430a      	orrs	r2, r1
 8005926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	f003 0304 	and.w	r3, r3, #4
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00a      	beq.n	800594a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594e:	f003 0308 	and.w	r3, r3, #8
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00a      	beq.n	800596c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005970:	f003 0310 	and.w	r3, r3, #16
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00a      	beq.n	800598e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00a      	beq.n	80059b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	430a      	orrs	r2, r1
 80059ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01a      	beq.n	80059f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059da:	d10a      	bne.n	80059f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	605a      	str	r2, [r3, #4]
  }
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af02      	add	r7, sp, #8
 8005a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a30:	f7fc fa70 	bl	8001f14 <HAL_GetTick>
 8005a34:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b08      	cmp	r3, #8
 8005a42:	d10e      	bne.n	8005a62 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f82d 	bl	8005ab2 <UART_WaitOnFlagUntilTimeout>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e023      	b.n	8005aaa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0304 	and.w	r3, r3, #4
 8005a6c:	2b04      	cmp	r3, #4
 8005a6e:	d10e      	bne.n	8005a8e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f817 	bl	8005ab2 <UART_WaitOnFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e00d      	b.n	8005aaa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2220      	movs	r2, #32
 8005a92:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2220      	movs	r2, #32
 8005a98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b09c      	sub	sp, #112	; 0x70
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	60f8      	str	r0, [r7, #12]
 8005aba:	60b9      	str	r1, [r7, #8]
 8005abc:	603b      	str	r3, [r7, #0]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac2:	e0a5      	b.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aca:	f000 80a1 	beq.w	8005c10 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ace:	f7fc fa21 	bl	8001f14 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d302      	bcc.n	8005ae4 <UART_WaitOnFlagUntilTimeout+0x32>
 8005ade:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d13e      	bne.n	8005b62 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aec:	e853 3f00 	ldrex	r3, [r3]
 8005af0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005af2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005af4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005af8:	667b      	str	r3, [r7, #100]	; 0x64
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	461a      	mov	r2, r3
 8005b00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b04:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005b08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005b0a:	e841 2300 	strex	r3, r2, [r1]
 8005b0e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005b10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1e6      	bne.n	8005ae4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3308      	adds	r3, #8
 8005b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b20:	e853 3f00 	ldrex	r3, [r3]
 8005b24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	663b      	str	r3, [r7, #96]	; 0x60
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3308      	adds	r3, #8
 8005b34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005b36:	64ba      	str	r2, [r7, #72]	; 0x48
 8005b38:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005b3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e5      	bne.n	8005b16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2220      	movs	r2, #32
 8005b54:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e067      	b.n	8005c32 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0304 	and.w	r3, r3, #4
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d04f      	beq.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b7e:	d147      	bne.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b88:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b92:	e853 3f00 	ldrex	r3, [r3]
 8005b96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ba8:	637b      	str	r3, [r7, #52]	; 0x34
 8005baa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005bae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e6      	bne.n	8005b8a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	3308      	adds	r3, #8
 8005bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	e853 3f00 	ldrex	r3, [r3]
 8005bca:	613b      	str	r3, [r7, #16]
   return(result);
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f023 0301 	bic.w	r3, r3, #1
 8005bd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3308      	adds	r3, #8
 8005bda:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005bdc:	623a      	str	r2, [r7, #32]
 8005bde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	69f9      	ldr	r1, [r7, #28]
 8005be2:	6a3a      	ldr	r2, [r7, #32]
 8005be4:	e841 2300 	strex	r3, r2, [r1]
 8005be8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1e5      	bne.n	8005bbc <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e010      	b.n	8005c32 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	69da      	ldr	r2, [r3, #28]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	bf0c      	ite	eq
 8005c20:	2301      	moveq	r3, #1
 8005c22:	2300      	movne	r3, #0
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	461a      	mov	r2, r3
 8005c28:	79fb      	ldrb	r3, [r7, #7]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	f43f af4a 	beq.w	8005ac4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3770      	adds	r7, #112	; 0x70
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	f107 001c 	add.w	r0, r7, #28
 8005c48:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 fa6f 	bl	800613c <USB_CoreReset>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d106      	bne.n	8005c76 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	639a      	str	r2, [r3, #56]	; 0x38
 8005c74:	e005      	b.n	8005c82 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c8e:	b004      	add	sp, #16
 8005c90:	4770      	bx	lr

08005c92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b083      	sub	sp, #12
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f023 0201 	bic.w	r2, r3, #1
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d115      	bne.n	8005d02 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005ce2:	2001      	movs	r0, #1
 8005ce4:	f7fc f922 	bl	8001f2c <HAL_Delay>
      ms++;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3301      	adds	r3, #1
 8005cec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fa16 	bl	8006120 <USB_GetMode>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d01e      	beq.n	8005d38 <USB_SetCurrentMode+0x84>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b31      	cmp	r3, #49	; 0x31
 8005cfe:	d9f0      	bls.n	8005ce2 <USB_SetCurrentMode+0x2e>
 8005d00:	e01a      	b.n	8005d38 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d02:	78fb      	ldrb	r3, [r7, #3]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d115      	bne.n	8005d34 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005d14:	2001      	movs	r0, #1
 8005d16:	f7fc f909 	bl	8001f2c <HAL_Delay>
      ms++;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f9fd 	bl	8006120 <USB_GetMode>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d005      	beq.n	8005d38 <USB_SetCurrentMode+0x84>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2b31      	cmp	r3, #49	; 0x31
 8005d30:	d9f0      	bls.n	8005d14 <USB_SetCurrentMode+0x60>
 8005d32:	e001      	b.n	8005d38 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e005      	b.n	8005d44 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b32      	cmp	r3, #50	; 0x32
 8005d3c:	d101      	bne.n	8005d42 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3710      	adds	r7, #16
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d4c:	b084      	sub	sp, #16
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b086      	sub	sp, #24
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
 8005d56:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
 8005d6a:	e009      	b.n	8005d80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	3340      	adds	r3, #64	; 0x40
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	2200      	movs	r2, #0
 8005d78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	613b      	str	r3, [r7, #16]
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	2b0e      	cmp	r3, #14
 8005d84:	d9f2      	bls.n	8005d6c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d11c      	bne.n	8005dc6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d9a:	f043 0302 	orr.w	r3, r3, #2
 8005d9e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	e005      	b.n	8005dd2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005dd8:	461a      	mov	r2, r3
 8005dda:	2300      	movs	r3, #0
 8005ddc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005de4:	4619      	mov	r1, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dec:	461a      	mov	r2, r3
 8005dee:	680b      	ldr	r3, [r1, #0]
 8005df0:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005df2:	2103      	movs	r1, #3
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f959 	bl	80060ac <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005dfa:	2110      	movs	r1, #16
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 f8f1 	bl	8005fe4 <USB_FlushTxFifo>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d001      	beq.n	8005e0c <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 f91d 	bl	800604c <USB_FlushRxFifo>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e22:	461a      	mov	r2, r3
 8005e24:	2300      	movs	r3, #0
 8005e26:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e2e:	461a      	mov	r2, r3
 8005e30:	2300      	movs	r3, #0
 8005e32:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e40:	2300      	movs	r3, #0
 8005e42:	613b      	str	r3, [r7, #16]
 8005e44:	e043      	b.n	8005ece <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	015a      	lsls	r2, r3, #5
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e5c:	d118      	bne.n	8005e90 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10a      	bne.n	8005e7a <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	015a      	lsls	r2, r3, #5
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e70:	461a      	mov	r2, r3
 8005e72:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005e76:	6013      	str	r3, [r2, #0]
 8005e78:	e013      	b.n	8005ea2 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	015a      	lsls	r2, r3, #5
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	4413      	add	r3, r2
 8005e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e86:	461a      	mov	r2, r3
 8005e88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	e008      	b.n	8005ea2 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	015a      	lsls	r2, r3, #5
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4413      	add	r3, r2
 8005e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	015a      	lsls	r2, r3, #5
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eae:	461a      	mov	r2, r3
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	015a      	lsls	r2, r3, #5
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ec6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	613b      	str	r3, [r7, #16]
 8005ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d3b7      	bcc.n	8005e46 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	613b      	str	r3, [r7, #16]
 8005eda:	e043      	b.n	8005f64 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005eee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ef2:	d118      	bne.n	8005f26 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10a      	bne.n	8005f10 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	015a      	lsls	r2, r3, #5
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	4413      	add	r3, r2
 8005f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f06:	461a      	mov	r2, r3
 8005f08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	e013      	b.n	8005f38 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	015a      	lsls	r2, r3, #5
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	4413      	add	r3, r2
 8005f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005f22:	6013      	str	r3, [r2, #0]
 8005f24:	e008      	b.n	8005f38 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f32:	461a      	mov	r2, r3
 8005f34:	2300      	movs	r3, #0
 8005f36:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f44:	461a      	mov	r2, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f56:	461a      	mov	r2, r3
 8005f58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	3301      	adds	r3, #1
 8005f62:	613b      	str	r3, [r7, #16]
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d3b7      	bcc.n	8005edc <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f72:	691b      	ldr	r3, [r3, #16]
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f7e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005f8c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	f043 0210 	orr.w	r2, r3, #16
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	699a      	ldr	r2, [r3, #24]
 8005f9e:	4b10      	ldr	r3, [pc, #64]	; (8005fe0 <USB_DevInit+0x294>)
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d005      	beq.n	8005fb8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f043 0208 	orr.w	r2, r3, #8
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005fb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d107      	bne.n	8005fce <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fc6:	f043 0304 	orr.w	r3, r3, #4
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fda:	b004      	add	sp, #16
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	803c3800 	.word	0x803c3800

08005fe4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	4a13      	ldr	r2, [pc, #76]	; (8006048 <USB_FlushTxFifo+0x64>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d901      	bls.n	8006004 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e01b      	b.n	800603c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	daf2      	bge.n	8005ff2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	019b      	lsls	r3, r3, #6
 8006014:	f043 0220 	orr.w	r2, r3, #32
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3301      	adds	r3, #1
 8006020:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	4a08      	ldr	r2, [pc, #32]	; (8006048 <USB_FlushTxFifo+0x64>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d901      	bls.n	800602e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e006      	b.n	800603c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f003 0320 	and.w	r3, r3, #32
 8006036:	2b20      	cmp	r3, #32
 8006038:	d0f0      	beq.n	800601c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3714      	adds	r7, #20
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr
 8006048:	00030d40 	.word	0x00030d40

0800604c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3301      	adds	r3, #1
 800605c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	4a11      	ldr	r2, [pc, #68]	; (80060a8 <USB_FlushRxFifo+0x5c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d901      	bls.n	800606a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e018      	b.n	800609c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	daf2      	bge.n	8006058 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2210      	movs	r2, #16
 800607a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3301      	adds	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	4a08      	ldr	r2, [pc, #32]	; (80060a8 <USB_FlushRxFifo+0x5c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d901      	bls.n	800608e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e006      	b.n	800609c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	f003 0310 	and.w	r3, r3, #16
 8006096:	2b10      	cmp	r3, #16
 8006098:	d0f0      	beq.n	800607c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	00030d40 	.word	0x00030d40

080060ac <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	78fb      	ldrb	r3, [r7, #3]
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060cc:	4313      	orrs	r3, r2
 80060ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80060de:	b480      	push	{r7}
 80060e0:	b085      	sub	sp, #20
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80060f8:	f023 0303 	bic.w	r3, r3, #3
 80060fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800610c:	f043 0302 	orr.w	r3, r3, #2
 8006110:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	f003 0301 	and.w	r3, r3, #1
}
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006144:	2300      	movs	r3, #0
 8006146:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	3301      	adds	r3, #1
 800614c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	4a13      	ldr	r2, [pc, #76]	; (80061a0 <USB_CoreReset+0x64>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d901      	bls.n	800615a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e01b      	b.n	8006192 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	daf2      	bge.n	8006148 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	f043 0201 	orr.w	r2, r3, #1
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3301      	adds	r3, #1
 8006176:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4a09      	ldr	r2, [pc, #36]	; (80061a0 <USB_CoreReset+0x64>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d901      	bls.n	8006184 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e006      	b.n	8006192 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b01      	cmp	r3, #1
 800618e:	d0f0      	beq.n	8006172 <USB_CoreReset+0x36>

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	00030d40 	.word	0x00030d40

080061a4 <__errno>:
 80061a4:	4b01      	ldr	r3, [pc, #4]	; (80061ac <__errno+0x8>)
 80061a6:	6818      	ldr	r0, [r3, #0]
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	2000042c 	.word	0x2000042c

080061b0 <__libc_init_array>:
 80061b0:	b570      	push	{r4, r5, r6, lr}
 80061b2:	4d0d      	ldr	r5, [pc, #52]	; (80061e8 <__libc_init_array+0x38>)
 80061b4:	4c0d      	ldr	r4, [pc, #52]	; (80061ec <__libc_init_array+0x3c>)
 80061b6:	1b64      	subs	r4, r4, r5
 80061b8:	10a4      	asrs	r4, r4, #2
 80061ba:	2600      	movs	r6, #0
 80061bc:	42a6      	cmp	r6, r4
 80061be:	d109      	bne.n	80061d4 <__libc_init_array+0x24>
 80061c0:	4d0b      	ldr	r5, [pc, #44]	; (80061f0 <__libc_init_array+0x40>)
 80061c2:	4c0c      	ldr	r4, [pc, #48]	; (80061f4 <__libc_init_array+0x44>)
 80061c4:	f000 fcd4 	bl	8006b70 <_init>
 80061c8:	1b64      	subs	r4, r4, r5
 80061ca:	10a4      	asrs	r4, r4, #2
 80061cc:	2600      	movs	r6, #0
 80061ce:	42a6      	cmp	r6, r4
 80061d0:	d105      	bne.n	80061de <__libc_init_array+0x2e>
 80061d2:	bd70      	pop	{r4, r5, r6, pc}
 80061d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061d8:	4798      	blx	r3
 80061da:	3601      	adds	r6, #1
 80061dc:	e7ee      	b.n	80061bc <__libc_init_array+0xc>
 80061de:	f855 3b04 	ldr.w	r3, [r5], #4
 80061e2:	4798      	blx	r3
 80061e4:	3601      	adds	r6, #1
 80061e6:	e7f2      	b.n	80061ce <__libc_init_array+0x1e>
 80061e8:	08006c24 	.word	0x08006c24
 80061ec:	08006c24 	.word	0x08006c24
 80061f0:	08006c24 	.word	0x08006c24
 80061f4:	08006c28 	.word	0x08006c28

080061f8 <memset>:
 80061f8:	4402      	add	r2, r0
 80061fa:	4603      	mov	r3, r0
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d100      	bne.n	8006202 <memset+0xa>
 8006200:	4770      	bx	lr
 8006202:	f803 1b01 	strb.w	r1, [r3], #1
 8006206:	e7f9      	b.n	80061fc <memset+0x4>

08006208 <sniprintf>:
 8006208:	b40c      	push	{r2, r3}
 800620a:	b530      	push	{r4, r5, lr}
 800620c:	4b17      	ldr	r3, [pc, #92]	; (800626c <sniprintf+0x64>)
 800620e:	1e0c      	subs	r4, r1, #0
 8006210:	681d      	ldr	r5, [r3, #0]
 8006212:	b09d      	sub	sp, #116	; 0x74
 8006214:	da08      	bge.n	8006228 <sniprintf+0x20>
 8006216:	238b      	movs	r3, #139	; 0x8b
 8006218:	602b      	str	r3, [r5, #0]
 800621a:	f04f 30ff 	mov.w	r0, #4294967295
 800621e:	b01d      	add	sp, #116	; 0x74
 8006220:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006224:	b002      	add	sp, #8
 8006226:	4770      	bx	lr
 8006228:	f44f 7302 	mov.w	r3, #520	; 0x208
 800622c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006230:	bf14      	ite	ne
 8006232:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006236:	4623      	moveq	r3, r4
 8006238:	9304      	str	r3, [sp, #16]
 800623a:	9307      	str	r3, [sp, #28]
 800623c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006240:	9002      	str	r0, [sp, #8]
 8006242:	9006      	str	r0, [sp, #24]
 8006244:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006248:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800624a:	ab21      	add	r3, sp, #132	; 0x84
 800624c:	a902      	add	r1, sp, #8
 800624e:	4628      	mov	r0, r5
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	f000 f869 	bl	8006328 <_svfiprintf_r>
 8006256:	1c43      	adds	r3, r0, #1
 8006258:	bfbc      	itt	lt
 800625a:	238b      	movlt	r3, #139	; 0x8b
 800625c:	602b      	strlt	r3, [r5, #0]
 800625e:	2c00      	cmp	r4, #0
 8006260:	d0dd      	beq.n	800621e <sniprintf+0x16>
 8006262:	9b02      	ldr	r3, [sp, #8]
 8006264:	2200      	movs	r2, #0
 8006266:	701a      	strb	r2, [r3, #0]
 8006268:	e7d9      	b.n	800621e <sniprintf+0x16>
 800626a:	bf00      	nop
 800626c:	2000042c 	.word	0x2000042c

08006270 <__ssputs_r>:
 8006270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006274:	688e      	ldr	r6, [r1, #8]
 8006276:	429e      	cmp	r6, r3
 8006278:	4682      	mov	sl, r0
 800627a:	460c      	mov	r4, r1
 800627c:	4690      	mov	r8, r2
 800627e:	461f      	mov	r7, r3
 8006280:	d838      	bhi.n	80062f4 <__ssputs_r+0x84>
 8006282:	898a      	ldrh	r2, [r1, #12]
 8006284:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006288:	d032      	beq.n	80062f0 <__ssputs_r+0x80>
 800628a:	6825      	ldr	r5, [r4, #0]
 800628c:	6909      	ldr	r1, [r1, #16]
 800628e:	eba5 0901 	sub.w	r9, r5, r1
 8006292:	6965      	ldr	r5, [r4, #20]
 8006294:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006298:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800629c:	3301      	adds	r3, #1
 800629e:	444b      	add	r3, r9
 80062a0:	106d      	asrs	r5, r5, #1
 80062a2:	429d      	cmp	r5, r3
 80062a4:	bf38      	it	cc
 80062a6:	461d      	movcc	r5, r3
 80062a8:	0553      	lsls	r3, r2, #21
 80062aa:	d531      	bpl.n	8006310 <__ssputs_r+0xa0>
 80062ac:	4629      	mov	r1, r5
 80062ae:	f000 fb63 	bl	8006978 <_malloc_r>
 80062b2:	4606      	mov	r6, r0
 80062b4:	b950      	cbnz	r0, 80062cc <__ssputs_r+0x5c>
 80062b6:	230c      	movs	r3, #12
 80062b8:	f8ca 3000 	str.w	r3, [sl]
 80062bc:	89a3      	ldrh	r3, [r4, #12]
 80062be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062c2:	81a3      	strh	r3, [r4, #12]
 80062c4:	f04f 30ff 	mov.w	r0, #4294967295
 80062c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062cc:	6921      	ldr	r1, [r4, #16]
 80062ce:	464a      	mov	r2, r9
 80062d0:	f000 fabe 	bl	8006850 <memcpy>
 80062d4:	89a3      	ldrh	r3, [r4, #12]
 80062d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062de:	81a3      	strh	r3, [r4, #12]
 80062e0:	6126      	str	r6, [r4, #16]
 80062e2:	6165      	str	r5, [r4, #20]
 80062e4:	444e      	add	r6, r9
 80062e6:	eba5 0509 	sub.w	r5, r5, r9
 80062ea:	6026      	str	r6, [r4, #0]
 80062ec:	60a5      	str	r5, [r4, #8]
 80062ee:	463e      	mov	r6, r7
 80062f0:	42be      	cmp	r6, r7
 80062f2:	d900      	bls.n	80062f6 <__ssputs_r+0x86>
 80062f4:	463e      	mov	r6, r7
 80062f6:	6820      	ldr	r0, [r4, #0]
 80062f8:	4632      	mov	r2, r6
 80062fa:	4641      	mov	r1, r8
 80062fc:	f000 fab6 	bl	800686c <memmove>
 8006300:	68a3      	ldr	r3, [r4, #8]
 8006302:	1b9b      	subs	r3, r3, r6
 8006304:	60a3      	str	r3, [r4, #8]
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	4433      	add	r3, r6
 800630a:	6023      	str	r3, [r4, #0]
 800630c:	2000      	movs	r0, #0
 800630e:	e7db      	b.n	80062c8 <__ssputs_r+0x58>
 8006310:	462a      	mov	r2, r5
 8006312:	f000 fba5 	bl	8006a60 <_realloc_r>
 8006316:	4606      	mov	r6, r0
 8006318:	2800      	cmp	r0, #0
 800631a:	d1e1      	bne.n	80062e0 <__ssputs_r+0x70>
 800631c:	6921      	ldr	r1, [r4, #16]
 800631e:	4650      	mov	r0, sl
 8006320:	f000 fabe 	bl	80068a0 <_free_r>
 8006324:	e7c7      	b.n	80062b6 <__ssputs_r+0x46>
	...

08006328 <_svfiprintf_r>:
 8006328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800632c:	4698      	mov	r8, r3
 800632e:	898b      	ldrh	r3, [r1, #12]
 8006330:	061b      	lsls	r3, r3, #24
 8006332:	b09d      	sub	sp, #116	; 0x74
 8006334:	4607      	mov	r7, r0
 8006336:	460d      	mov	r5, r1
 8006338:	4614      	mov	r4, r2
 800633a:	d50e      	bpl.n	800635a <_svfiprintf_r+0x32>
 800633c:	690b      	ldr	r3, [r1, #16]
 800633e:	b963      	cbnz	r3, 800635a <_svfiprintf_r+0x32>
 8006340:	2140      	movs	r1, #64	; 0x40
 8006342:	f000 fb19 	bl	8006978 <_malloc_r>
 8006346:	6028      	str	r0, [r5, #0]
 8006348:	6128      	str	r0, [r5, #16]
 800634a:	b920      	cbnz	r0, 8006356 <_svfiprintf_r+0x2e>
 800634c:	230c      	movs	r3, #12
 800634e:	603b      	str	r3, [r7, #0]
 8006350:	f04f 30ff 	mov.w	r0, #4294967295
 8006354:	e0d1      	b.n	80064fa <_svfiprintf_r+0x1d2>
 8006356:	2340      	movs	r3, #64	; 0x40
 8006358:	616b      	str	r3, [r5, #20]
 800635a:	2300      	movs	r3, #0
 800635c:	9309      	str	r3, [sp, #36]	; 0x24
 800635e:	2320      	movs	r3, #32
 8006360:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006364:	f8cd 800c 	str.w	r8, [sp, #12]
 8006368:	2330      	movs	r3, #48	; 0x30
 800636a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006514 <_svfiprintf_r+0x1ec>
 800636e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006372:	f04f 0901 	mov.w	r9, #1
 8006376:	4623      	mov	r3, r4
 8006378:	469a      	mov	sl, r3
 800637a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800637e:	b10a      	cbz	r2, 8006384 <_svfiprintf_r+0x5c>
 8006380:	2a25      	cmp	r2, #37	; 0x25
 8006382:	d1f9      	bne.n	8006378 <_svfiprintf_r+0x50>
 8006384:	ebba 0b04 	subs.w	fp, sl, r4
 8006388:	d00b      	beq.n	80063a2 <_svfiprintf_r+0x7a>
 800638a:	465b      	mov	r3, fp
 800638c:	4622      	mov	r2, r4
 800638e:	4629      	mov	r1, r5
 8006390:	4638      	mov	r0, r7
 8006392:	f7ff ff6d 	bl	8006270 <__ssputs_r>
 8006396:	3001      	adds	r0, #1
 8006398:	f000 80aa 	beq.w	80064f0 <_svfiprintf_r+0x1c8>
 800639c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800639e:	445a      	add	r2, fp
 80063a0:	9209      	str	r2, [sp, #36]	; 0x24
 80063a2:	f89a 3000 	ldrb.w	r3, [sl]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f000 80a2 	beq.w	80064f0 <_svfiprintf_r+0x1c8>
 80063ac:	2300      	movs	r3, #0
 80063ae:	f04f 32ff 	mov.w	r2, #4294967295
 80063b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063b6:	f10a 0a01 	add.w	sl, sl, #1
 80063ba:	9304      	str	r3, [sp, #16]
 80063bc:	9307      	str	r3, [sp, #28]
 80063be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063c2:	931a      	str	r3, [sp, #104]	; 0x68
 80063c4:	4654      	mov	r4, sl
 80063c6:	2205      	movs	r2, #5
 80063c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063cc:	4851      	ldr	r0, [pc, #324]	; (8006514 <_svfiprintf_r+0x1ec>)
 80063ce:	f7f9 feff 	bl	80001d0 <memchr>
 80063d2:	9a04      	ldr	r2, [sp, #16]
 80063d4:	b9d8      	cbnz	r0, 800640e <_svfiprintf_r+0xe6>
 80063d6:	06d0      	lsls	r0, r2, #27
 80063d8:	bf44      	itt	mi
 80063da:	2320      	movmi	r3, #32
 80063dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063e0:	0711      	lsls	r1, r2, #28
 80063e2:	bf44      	itt	mi
 80063e4:	232b      	movmi	r3, #43	; 0x2b
 80063e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063ea:	f89a 3000 	ldrb.w	r3, [sl]
 80063ee:	2b2a      	cmp	r3, #42	; 0x2a
 80063f0:	d015      	beq.n	800641e <_svfiprintf_r+0xf6>
 80063f2:	9a07      	ldr	r2, [sp, #28]
 80063f4:	4654      	mov	r4, sl
 80063f6:	2000      	movs	r0, #0
 80063f8:	f04f 0c0a 	mov.w	ip, #10
 80063fc:	4621      	mov	r1, r4
 80063fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006402:	3b30      	subs	r3, #48	; 0x30
 8006404:	2b09      	cmp	r3, #9
 8006406:	d94e      	bls.n	80064a6 <_svfiprintf_r+0x17e>
 8006408:	b1b0      	cbz	r0, 8006438 <_svfiprintf_r+0x110>
 800640a:	9207      	str	r2, [sp, #28]
 800640c:	e014      	b.n	8006438 <_svfiprintf_r+0x110>
 800640e:	eba0 0308 	sub.w	r3, r0, r8
 8006412:	fa09 f303 	lsl.w	r3, r9, r3
 8006416:	4313      	orrs	r3, r2
 8006418:	9304      	str	r3, [sp, #16]
 800641a:	46a2      	mov	sl, r4
 800641c:	e7d2      	b.n	80063c4 <_svfiprintf_r+0x9c>
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	1d19      	adds	r1, r3, #4
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	9103      	str	r1, [sp, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	bfbb      	ittet	lt
 800642a:	425b      	neglt	r3, r3
 800642c:	f042 0202 	orrlt.w	r2, r2, #2
 8006430:	9307      	strge	r3, [sp, #28]
 8006432:	9307      	strlt	r3, [sp, #28]
 8006434:	bfb8      	it	lt
 8006436:	9204      	strlt	r2, [sp, #16]
 8006438:	7823      	ldrb	r3, [r4, #0]
 800643a:	2b2e      	cmp	r3, #46	; 0x2e
 800643c:	d10c      	bne.n	8006458 <_svfiprintf_r+0x130>
 800643e:	7863      	ldrb	r3, [r4, #1]
 8006440:	2b2a      	cmp	r3, #42	; 0x2a
 8006442:	d135      	bne.n	80064b0 <_svfiprintf_r+0x188>
 8006444:	9b03      	ldr	r3, [sp, #12]
 8006446:	1d1a      	adds	r2, r3, #4
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	9203      	str	r2, [sp, #12]
 800644c:	2b00      	cmp	r3, #0
 800644e:	bfb8      	it	lt
 8006450:	f04f 33ff 	movlt.w	r3, #4294967295
 8006454:	3402      	adds	r4, #2
 8006456:	9305      	str	r3, [sp, #20]
 8006458:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006524 <_svfiprintf_r+0x1fc>
 800645c:	7821      	ldrb	r1, [r4, #0]
 800645e:	2203      	movs	r2, #3
 8006460:	4650      	mov	r0, sl
 8006462:	f7f9 feb5 	bl	80001d0 <memchr>
 8006466:	b140      	cbz	r0, 800647a <_svfiprintf_r+0x152>
 8006468:	2340      	movs	r3, #64	; 0x40
 800646a:	eba0 000a 	sub.w	r0, r0, sl
 800646e:	fa03 f000 	lsl.w	r0, r3, r0
 8006472:	9b04      	ldr	r3, [sp, #16]
 8006474:	4303      	orrs	r3, r0
 8006476:	3401      	adds	r4, #1
 8006478:	9304      	str	r3, [sp, #16]
 800647a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800647e:	4826      	ldr	r0, [pc, #152]	; (8006518 <_svfiprintf_r+0x1f0>)
 8006480:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006484:	2206      	movs	r2, #6
 8006486:	f7f9 fea3 	bl	80001d0 <memchr>
 800648a:	2800      	cmp	r0, #0
 800648c:	d038      	beq.n	8006500 <_svfiprintf_r+0x1d8>
 800648e:	4b23      	ldr	r3, [pc, #140]	; (800651c <_svfiprintf_r+0x1f4>)
 8006490:	bb1b      	cbnz	r3, 80064da <_svfiprintf_r+0x1b2>
 8006492:	9b03      	ldr	r3, [sp, #12]
 8006494:	3307      	adds	r3, #7
 8006496:	f023 0307 	bic.w	r3, r3, #7
 800649a:	3308      	adds	r3, #8
 800649c:	9303      	str	r3, [sp, #12]
 800649e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a0:	4433      	add	r3, r6
 80064a2:	9309      	str	r3, [sp, #36]	; 0x24
 80064a4:	e767      	b.n	8006376 <_svfiprintf_r+0x4e>
 80064a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80064aa:	460c      	mov	r4, r1
 80064ac:	2001      	movs	r0, #1
 80064ae:	e7a5      	b.n	80063fc <_svfiprintf_r+0xd4>
 80064b0:	2300      	movs	r3, #0
 80064b2:	3401      	adds	r4, #1
 80064b4:	9305      	str	r3, [sp, #20]
 80064b6:	4619      	mov	r1, r3
 80064b8:	f04f 0c0a 	mov.w	ip, #10
 80064bc:	4620      	mov	r0, r4
 80064be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064c2:	3a30      	subs	r2, #48	; 0x30
 80064c4:	2a09      	cmp	r2, #9
 80064c6:	d903      	bls.n	80064d0 <_svfiprintf_r+0x1a8>
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0c5      	beq.n	8006458 <_svfiprintf_r+0x130>
 80064cc:	9105      	str	r1, [sp, #20]
 80064ce:	e7c3      	b.n	8006458 <_svfiprintf_r+0x130>
 80064d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80064d4:	4604      	mov	r4, r0
 80064d6:	2301      	movs	r3, #1
 80064d8:	e7f0      	b.n	80064bc <_svfiprintf_r+0x194>
 80064da:	ab03      	add	r3, sp, #12
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	462a      	mov	r2, r5
 80064e0:	4b0f      	ldr	r3, [pc, #60]	; (8006520 <_svfiprintf_r+0x1f8>)
 80064e2:	a904      	add	r1, sp, #16
 80064e4:	4638      	mov	r0, r7
 80064e6:	f3af 8000 	nop.w
 80064ea:	1c42      	adds	r2, r0, #1
 80064ec:	4606      	mov	r6, r0
 80064ee:	d1d6      	bne.n	800649e <_svfiprintf_r+0x176>
 80064f0:	89ab      	ldrh	r3, [r5, #12]
 80064f2:	065b      	lsls	r3, r3, #25
 80064f4:	f53f af2c 	bmi.w	8006350 <_svfiprintf_r+0x28>
 80064f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064fa:	b01d      	add	sp, #116	; 0x74
 80064fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006500:	ab03      	add	r3, sp, #12
 8006502:	9300      	str	r3, [sp, #0]
 8006504:	462a      	mov	r2, r5
 8006506:	4b06      	ldr	r3, [pc, #24]	; (8006520 <_svfiprintf_r+0x1f8>)
 8006508:	a904      	add	r1, sp, #16
 800650a:	4638      	mov	r0, r7
 800650c:	f000 f87a 	bl	8006604 <_printf_i>
 8006510:	e7eb      	b.n	80064ea <_svfiprintf_r+0x1c2>
 8006512:	bf00      	nop
 8006514:	08006be8 	.word	0x08006be8
 8006518:	08006bf2 	.word	0x08006bf2
 800651c:	00000000 	.word	0x00000000
 8006520:	08006271 	.word	0x08006271
 8006524:	08006bee 	.word	0x08006bee

08006528 <_printf_common>:
 8006528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800652c:	4616      	mov	r6, r2
 800652e:	4699      	mov	r9, r3
 8006530:	688a      	ldr	r2, [r1, #8]
 8006532:	690b      	ldr	r3, [r1, #16]
 8006534:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006538:	4293      	cmp	r3, r2
 800653a:	bfb8      	it	lt
 800653c:	4613      	movlt	r3, r2
 800653e:	6033      	str	r3, [r6, #0]
 8006540:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006544:	4607      	mov	r7, r0
 8006546:	460c      	mov	r4, r1
 8006548:	b10a      	cbz	r2, 800654e <_printf_common+0x26>
 800654a:	3301      	adds	r3, #1
 800654c:	6033      	str	r3, [r6, #0]
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	0699      	lsls	r1, r3, #26
 8006552:	bf42      	ittt	mi
 8006554:	6833      	ldrmi	r3, [r6, #0]
 8006556:	3302      	addmi	r3, #2
 8006558:	6033      	strmi	r3, [r6, #0]
 800655a:	6825      	ldr	r5, [r4, #0]
 800655c:	f015 0506 	ands.w	r5, r5, #6
 8006560:	d106      	bne.n	8006570 <_printf_common+0x48>
 8006562:	f104 0a19 	add.w	sl, r4, #25
 8006566:	68e3      	ldr	r3, [r4, #12]
 8006568:	6832      	ldr	r2, [r6, #0]
 800656a:	1a9b      	subs	r3, r3, r2
 800656c:	42ab      	cmp	r3, r5
 800656e:	dc26      	bgt.n	80065be <_printf_common+0x96>
 8006570:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006574:	1e13      	subs	r3, r2, #0
 8006576:	6822      	ldr	r2, [r4, #0]
 8006578:	bf18      	it	ne
 800657a:	2301      	movne	r3, #1
 800657c:	0692      	lsls	r2, r2, #26
 800657e:	d42b      	bmi.n	80065d8 <_printf_common+0xb0>
 8006580:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006584:	4649      	mov	r1, r9
 8006586:	4638      	mov	r0, r7
 8006588:	47c0      	blx	r8
 800658a:	3001      	adds	r0, #1
 800658c:	d01e      	beq.n	80065cc <_printf_common+0xa4>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	68e5      	ldr	r5, [r4, #12]
 8006592:	6832      	ldr	r2, [r6, #0]
 8006594:	f003 0306 	and.w	r3, r3, #6
 8006598:	2b04      	cmp	r3, #4
 800659a:	bf08      	it	eq
 800659c:	1aad      	subeq	r5, r5, r2
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	6922      	ldr	r2, [r4, #16]
 80065a2:	bf0c      	ite	eq
 80065a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065a8:	2500      	movne	r5, #0
 80065aa:	4293      	cmp	r3, r2
 80065ac:	bfc4      	itt	gt
 80065ae:	1a9b      	subgt	r3, r3, r2
 80065b0:	18ed      	addgt	r5, r5, r3
 80065b2:	2600      	movs	r6, #0
 80065b4:	341a      	adds	r4, #26
 80065b6:	42b5      	cmp	r5, r6
 80065b8:	d11a      	bne.n	80065f0 <_printf_common+0xc8>
 80065ba:	2000      	movs	r0, #0
 80065bc:	e008      	b.n	80065d0 <_printf_common+0xa8>
 80065be:	2301      	movs	r3, #1
 80065c0:	4652      	mov	r2, sl
 80065c2:	4649      	mov	r1, r9
 80065c4:	4638      	mov	r0, r7
 80065c6:	47c0      	blx	r8
 80065c8:	3001      	adds	r0, #1
 80065ca:	d103      	bne.n	80065d4 <_printf_common+0xac>
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295
 80065d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065d4:	3501      	adds	r5, #1
 80065d6:	e7c6      	b.n	8006566 <_printf_common+0x3e>
 80065d8:	18e1      	adds	r1, r4, r3
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	2030      	movs	r0, #48	; 0x30
 80065de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065e2:	4422      	add	r2, r4
 80065e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065ec:	3302      	adds	r3, #2
 80065ee:	e7c7      	b.n	8006580 <_printf_common+0x58>
 80065f0:	2301      	movs	r3, #1
 80065f2:	4622      	mov	r2, r4
 80065f4:	4649      	mov	r1, r9
 80065f6:	4638      	mov	r0, r7
 80065f8:	47c0      	blx	r8
 80065fa:	3001      	adds	r0, #1
 80065fc:	d0e6      	beq.n	80065cc <_printf_common+0xa4>
 80065fe:	3601      	adds	r6, #1
 8006600:	e7d9      	b.n	80065b6 <_printf_common+0x8e>
	...

08006604 <_printf_i>:
 8006604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006608:	7e0f      	ldrb	r7, [r1, #24]
 800660a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800660c:	2f78      	cmp	r7, #120	; 0x78
 800660e:	4691      	mov	r9, r2
 8006610:	4680      	mov	r8, r0
 8006612:	460c      	mov	r4, r1
 8006614:	469a      	mov	sl, r3
 8006616:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800661a:	d807      	bhi.n	800662c <_printf_i+0x28>
 800661c:	2f62      	cmp	r7, #98	; 0x62
 800661e:	d80a      	bhi.n	8006636 <_printf_i+0x32>
 8006620:	2f00      	cmp	r7, #0
 8006622:	f000 80d8 	beq.w	80067d6 <_printf_i+0x1d2>
 8006626:	2f58      	cmp	r7, #88	; 0x58
 8006628:	f000 80a3 	beq.w	8006772 <_printf_i+0x16e>
 800662c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006630:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006634:	e03a      	b.n	80066ac <_printf_i+0xa8>
 8006636:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800663a:	2b15      	cmp	r3, #21
 800663c:	d8f6      	bhi.n	800662c <_printf_i+0x28>
 800663e:	a101      	add	r1, pc, #4	; (adr r1, 8006644 <_printf_i+0x40>)
 8006640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006644:	0800669d 	.word	0x0800669d
 8006648:	080066b1 	.word	0x080066b1
 800664c:	0800662d 	.word	0x0800662d
 8006650:	0800662d 	.word	0x0800662d
 8006654:	0800662d 	.word	0x0800662d
 8006658:	0800662d 	.word	0x0800662d
 800665c:	080066b1 	.word	0x080066b1
 8006660:	0800662d 	.word	0x0800662d
 8006664:	0800662d 	.word	0x0800662d
 8006668:	0800662d 	.word	0x0800662d
 800666c:	0800662d 	.word	0x0800662d
 8006670:	080067bd 	.word	0x080067bd
 8006674:	080066e1 	.word	0x080066e1
 8006678:	0800679f 	.word	0x0800679f
 800667c:	0800662d 	.word	0x0800662d
 8006680:	0800662d 	.word	0x0800662d
 8006684:	080067df 	.word	0x080067df
 8006688:	0800662d 	.word	0x0800662d
 800668c:	080066e1 	.word	0x080066e1
 8006690:	0800662d 	.word	0x0800662d
 8006694:	0800662d 	.word	0x0800662d
 8006698:	080067a7 	.word	0x080067a7
 800669c:	682b      	ldr	r3, [r5, #0]
 800669e:	1d1a      	adds	r2, r3, #4
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	602a      	str	r2, [r5, #0]
 80066a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066ac:	2301      	movs	r3, #1
 80066ae:	e0a3      	b.n	80067f8 <_printf_i+0x1f4>
 80066b0:	6820      	ldr	r0, [r4, #0]
 80066b2:	6829      	ldr	r1, [r5, #0]
 80066b4:	0606      	lsls	r6, r0, #24
 80066b6:	f101 0304 	add.w	r3, r1, #4
 80066ba:	d50a      	bpl.n	80066d2 <_printf_i+0xce>
 80066bc:	680e      	ldr	r6, [r1, #0]
 80066be:	602b      	str	r3, [r5, #0]
 80066c0:	2e00      	cmp	r6, #0
 80066c2:	da03      	bge.n	80066cc <_printf_i+0xc8>
 80066c4:	232d      	movs	r3, #45	; 0x2d
 80066c6:	4276      	negs	r6, r6
 80066c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066cc:	485e      	ldr	r0, [pc, #376]	; (8006848 <_printf_i+0x244>)
 80066ce:	230a      	movs	r3, #10
 80066d0:	e019      	b.n	8006706 <_printf_i+0x102>
 80066d2:	680e      	ldr	r6, [r1, #0]
 80066d4:	602b      	str	r3, [r5, #0]
 80066d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066da:	bf18      	it	ne
 80066dc:	b236      	sxthne	r6, r6
 80066de:	e7ef      	b.n	80066c0 <_printf_i+0xbc>
 80066e0:	682b      	ldr	r3, [r5, #0]
 80066e2:	6820      	ldr	r0, [r4, #0]
 80066e4:	1d19      	adds	r1, r3, #4
 80066e6:	6029      	str	r1, [r5, #0]
 80066e8:	0601      	lsls	r1, r0, #24
 80066ea:	d501      	bpl.n	80066f0 <_printf_i+0xec>
 80066ec:	681e      	ldr	r6, [r3, #0]
 80066ee:	e002      	b.n	80066f6 <_printf_i+0xf2>
 80066f0:	0646      	lsls	r6, r0, #25
 80066f2:	d5fb      	bpl.n	80066ec <_printf_i+0xe8>
 80066f4:	881e      	ldrh	r6, [r3, #0]
 80066f6:	4854      	ldr	r0, [pc, #336]	; (8006848 <_printf_i+0x244>)
 80066f8:	2f6f      	cmp	r7, #111	; 0x6f
 80066fa:	bf0c      	ite	eq
 80066fc:	2308      	moveq	r3, #8
 80066fe:	230a      	movne	r3, #10
 8006700:	2100      	movs	r1, #0
 8006702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006706:	6865      	ldr	r5, [r4, #4]
 8006708:	60a5      	str	r5, [r4, #8]
 800670a:	2d00      	cmp	r5, #0
 800670c:	bfa2      	ittt	ge
 800670e:	6821      	ldrge	r1, [r4, #0]
 8006710:	f021 0104 	bicge.w	r1, r1, #4
 8006714:	6021      	strge	r1, [r4, #0]
 8006716:	b90e      	cbnz	r6, 800671c <_printf_i+0x118>
 8006718:	2d00      	cmp	r5, #0
 800671a:	d04d      	beq.n	80067b8 <_printf_i+0x1b4>
 800671c:	4615      	mov	r5, r2
 800671e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006722:	fb03 6711 	mls	r7, r3, r1, r6
 8006726:	5dc7      	ldrb	r7, [r0, r7]
 8006728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800672c:	4637      	mov	r7, r6
 800672e:	42bb      	cmp	r3, r7
 8006730:	460e      	mov	r6, r1
 8006732:	d9f4      	bls.n	800671e <_printf_i+0x11a>
 8006734:	2b08      	cmp	r3, #8
 8006736:	d10b      	bne.n	8006750 <_printf_i+0x14c>
 8006738:	6823      	ldr	r3, [r4, #0]
 800673a:	07de      	lsls	r6, r3, #31
 800673c:	d508      	bpl.n	8006750 <_printf_i+0x14c>
 800673e:	6923      	ldr	r3, [r4, #16]
 8006740:	6861      	ldr	r1, [r4, #4]
 8006742:	4299      	cmp	r1, r3
 8006744:	bfde      	ittt	le
 8006746:	2330      	movle	r3, #48	; 0x30
 8006748:	f805 3c01 	strble.w	r3, [r5, #-1]
 800674c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006750:	1b52      	subs	r2, r2, r5
 8006752:	6122      	str	r2, [r4, #16]
 8006754:	f8cd a000 	str.w	sl, [sp]
 8006758:	464b      	mov	r3, r9
 800675a:	aa03      	add	r2, sp, #12
 800675c:	4621      	mov	r1, r4
 800675e:	4640      	mov	r0, r8
 8006760:	f7ff fee2 	bl	8006528 <_printf_common>
 8006764:	3001      	adds	r0, #1
 8006766:	d14c      	bne.n	8006802 <_printf_i+0x1fe>
 8006768:	f04f 30ff 	mov.w	r0, #4294967295
 800676c:	b004      	add	sp, #16
 800676e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006772:	4835      	ldr	r0, [pc, #212]	; (8006848 <_printf_i+0x244>)
 8006774:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006778:	6829      	ldr	r1, [r5, #0]
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006780:	6029      	str	r1, [r5, #0]
 8006782:	061d      	lsls	r5, r3, #24
 8006784:	d514      	bpl.n	80067b0 <_printf_i+0x1ac>
 8006786:	07df      	lsls	r7, r3, #31
 8006788:	bf44      	itt	mi
 800678a:	f043 0320 	orrmi.w	r3, r3, #32
 800678e:	6023      	strmi	r3, [r4, #0]
 8006790:	b91e      	cbnz	r6, 800679a <_printf_i+0x196>
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	f023 0320 	bic.w	r3, r3, #32
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	2310      	movs	r3, #16
 800679c:	e7b0      	b.n	8006700 <_printf_i+0xfc>
 800679e:	6823      	ldr	r3, [r4, #0]
 80067a0:	f043 0320 	orr.w	r3, r3, #32
 80067a4:	6023      	str	r3, [r4, #0]
 80067a6:	2378      	movs	r3, #120	; 0x78
 80067a8:	4828      	ldr	r0, [pc, #160]	; (800684c <_printf_i+0x248>)
 80067aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067ae:	e7e3      	b.n	8006778 <_printf_i+0x174>
 80067b0:	0659      	lsls	r1, r3, #25
 80067b2:	bf48      	it	mi
 80067b4:	b2b6      	uxthmi	r6, r6
 80067b6:	e7e6      	b.n	8006786 <_printf_i+0x182>
 80067b8:	4615      	mov	r5, r2
 80067ba:	e7bb      	b.n	8006734 <_printf_i+0x130>
 80067bc:	682b      	ldr	r3, [r5, #0]
 80067be:	6826      	ldr	r6, [r4, #0]
 80067c0:	6961      	ldr	r1, [r4, #20]
 80067c2:	1d18      	adds	r0, r3, #4
 80067c4:	6028      	str	r0, [r5, #0]
 80067c6:	0635      	lsls	r5, r6, #24
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	d501      	bpl.n	80067d0 <_printf_i+0x1cc>
 80067cc:	6019      	str	r1, [r3, #0]
 80067ce:	e002      	b.n	80067d6 <_printf_i+0x1d2>
 80067d0:	0670      	lsls	r0, r6, #25
 80067d2:	d5fb      	bpl.n	80067cc <_printf_i+0x1c8>
 80067d4:	8019      	strh	r1, [r3, #0]
 80067d6:	2300      	movs	r3, #0
 80067d8:	6123      	str	r3, [r4, #16]
 80067da:	4615      	mov	r5, r2
 80067dc:	e7ba      	b.n	8006754 <_printf_i+0x150>
 80067de:	682b      	ldr	r3, [r5, #0]
 80067e0:	1d1a      	adds	r2, r3, #4
 80067e2:	602a      	str	r2, [r5, #0]
 80067e4:	681d      	ldr	r5, [r3, #0]
 80067e6:	6862      	ldr	r2, [r4, #4]
 80067e8:	2100      	movs	r1, #0
 80067ea:	4628      	mov	r0, r5
 80067ec:	f7f9 fcf0 	bl	80001d0 <memchr>
 80067f0:	b108      	cbz	r0, 80067f6 <_printf_i+0x1f2>
 80067f2:	1b40      	subs	r0, r0, r5
 80067f4:	6060      	str	r0, [r4, #4]
 80067f6:	6863      	ldr	r3, [r4, #4]
 80067f8:	6123      	str	r3, [r4, #16]
 80067fa:	2300      	movs	r3, #0
 80067fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006800:	e7a8      	b.n	8006754 <_printf_i+0x150>
 8006802:	6923      	ldr	r3, [r4, #16]
 8006804:	462a      	mov	r2, r5
 8006806:	4649      	mov	r1, r9
 8006808:	4640      	mov	r0, r8
 800680a:	47d0      	blx	sl
 800680c:	3001      	adds	r0, #1
 800680e:	d0ab      	beq.n	8006768 <_printf_i+0x164>
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	079b      	lsls	r3, r3, #30
 8006814:	d413      	bmi.n	800683e <_printf_i+0x23a>
 8006816:	68e0      	ldr	r0, [r4, #12]
 8006818:	9b03      	ldr	r3, [sp, #12]
 800681a:	4298      	cmp	r0, r3
 800681c:	bfb8      	it	lt
 800681e:	4618      	movlt	r0, r3
 8006820:	e7a4      	b.n	800676c <_printf_i+0x168>
 8006822:	2301      	movs	r3, #1
 8006824:	4632      	mov	r2, r6
 8006826:	4649      	mov	r1, r9
 8006828:	4640      	mov	r0, r8
 800682a:	47d0      	blx	sl
 800682c:	3001      	adds	r0, #1
 800682e:	d09b      	beq.n	8006768 <_printf_i+0x164>
 8006830:	3501      	adds	r5, #1
 8006832:	68e3      	ldr	r3, [r4, #12]
 8006834:	9903      	ldr	r1, [sp, #12]
 8006836:	1a5b      	subs	r3, r3, r1
 8006838:	42ab      	cmp	r3, r5
 800683a:	dcf2      	bgt.n	8006822 <_printf_i+0x21e>
 800683c:	e7eb      	b.n	8006816 <_printf_i+0x212>
 800683e:	2500      	movs	r5, #0
 8006840:	f104 0619 	add.w	r6, r4, #25
 8006844:	e7f5      	b.n	8006832 <_printf_i+0x22e>
 8006846:	bf00      	nop
 8006848:	08006bf9 	.word	0x08006bf9
 800684c:	08006c0a 	.word	0x08006c0a

08006850 <memcpy>:
 8006850:	440a      	add	r2, r1
 8006852:	4291      	cmp	r1, r2
 8006854:	f100 33ff 	add.w	r3, r0, #4294967295
 8006858:	d100      	bne.n	800685c <memcpy+0xc>
 800685a:	4770      	bx	lr
 800685c:	b510      	push	{r4, lr}
 800685e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006862:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006866:	4291      	cmp	r1, r2
 8006868:	d1f9      	bne.n	800685e <memcpy+0xe>
 800686a:	bd10      	pop	{r4, pc}

0800686c <memmove>:
 800686c:	4288      	cmp	r0, r1
 800686e:	b510      	push	{r4, lr}
 8006870:	eb01 0402 	add.w	r4, r1, r2
 8006874:	d902      	bls.n	800687c <memmove+0x10>
 8006876:	4284      	cmp	r4, r0
 8006878:	4623      	mov	r3, r4
 800687a:	d807      	bhi.n	800688c <memmove+0x20>
 800687c:	1e43      	subs	r3, r0, #1
 800687e:	42a1      	cmp	r1, r4
 8006880:	d008      	beq.n	8006894 <memmove+0x28>
 8006882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006886:	f803 2f01 	strb.w	r2, [r3, #1]!
 800688a:	e7f8      	b.n	800687e <memmove+0x12>
 800688c:	4402      	add	r2, r0
 800688e:	4601      	mov	r1, r0
 8006890:	428a      	cmp	r2, r1
 8006892:	d100      	bne.n	8006896 <memmove+0x2a>
 8006894:	bd10      	pop	{r4, pc}
 8006896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800689a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800689e:	e7f7      	b.n	8006890 <memmove+0x24>

080068a0 <_free_r>:
 80068a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068a2:	2900      	cmp	r1, #0
 80068a4:	d044      	beq.n	8006930 <_free_r+0x90>
 80068a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068aa:	9001      	str	r0, [sp, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f1a1 0404 	sub.w	r4, r1, #4
 80068b2:	bfb8      	it	lt
 80068b4:	18e4      	addlt	r4, r4, r3
 80068b6:	f000 f913 	bl	8006ae0 <__malloc_lock>
 80068ba:	4a1e      	ldr	r2, [pc, #120]	; (8006934 <_free_r+0x94>)
 80068bc:	9801      	ldr	r0, [sp, #4]
 80068be:	6813      	ldr	r3, [r2, #0]
 80068c0:	b933      	cbnz	r3, 80068d0 <_free_r+0x30>
 80068c2:	6063      	str	r3, [r4, #4]
 80068c4:	6014      	str	r4, [r2, #0]
 80068c6:	b003      	add	sp, #12
 80068c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068cc:	f000 b90e 	b.w	8006aec <__malloc_unlock>
 80068d0:	42a3      	cmp	r3, r4
 80068d2:	d908      	bls.n	80068e6 <_free_r+0x46>
 80068d4:	6825      	ldr	r5, [r4, #0]
 80068d6:	1961      	adds	r1, r4, r5
 80068d8:	428b      	cmp	r3, r1
 80068da:	bf01      	itttt	eq
 80068dc:	6819      	ldreq	r1, [r3, #0]
 80068de:	685b      	ldreq	r3, [r3, #4]
 80068e0:	1949      	addeq	r1, r1, r5
 80068e2:	6021      	streq	r1, [r4, #0]
 80068e4:	e7ed      	b.n	80068c2 <_free_r+0x22>
 80068e6:	461a      	mov	r2, r3
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	b10b      	cbz	r3, 80068f0 <_free_r+0x50>
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	d9fa      	bls.n	80068e6 <_free_r+0x46>
 80068f0:	6811      	ldr	r1, [r2, #0]
 80068f2:	1855      	adds	r5, r2, r1
 80068f4:	42a5      	cmp	r5, r4
 80068f6:	d10b      	bne.n	8006910 <_free_r+0x70>
 80068f8:	6824      	ldr	r4, [r4, #0]
 80068fa:	4421      	add	r1, r4
 80068fc:	1854      	adds	r4, r2, r1
 80068fe:	42a3      	cmp	r3, r4
 8006900:	6011      	str	r1, [r2, #0]
 8006902:	d1e0      	bne.n	80068c6 <_free_r+0x26>
 8006904:	681c      	ldr	r4, [r3, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	6053      	str	r3, [r2, #4]
 800690a:	4421      	add	r1, r4
 800690c:	6011      	str	r1, [r2, #0]
 800690e:	e7da      	b.n	80068c6 <_free_r+0x26>
 8006910:	d902      	bls.n	8006918 <_free_r+0x78>
 8006912:	230c      	movs	r3, #12
 8006914:	6003      	str	r3, [r0, #0]
 8006916:	e7d6      	b.n	80068c6 <_free_r+0x26>
 8006918:	6825      	ldr	r5, [r4, #0]
 800691a:	1961      	adds	r1, r4, r5
 800691c:	428b      	cmp	r3, r1
 800691e:	bf04      	itt	eq
 8006920:	6819      	ldreq	r1, [r3, #0]
 8006922:	685b      	ldreq	r3, [r3, #4]
 8006924:	6063      	str	r3, [r4, #4]
 8006926:	bf04      	itt	eq
 8006928:	1949      	addeq	r1, r1, r5
 800692a:	6021      	streq	r1, [r4, #0]
 800692c:	6054      	str	r4, [r2, #4]
 800692e:	e7ca      	b.n	80068c6 <_free_r+0x26>
 8006930:	b003      	add	sp, #12
 8006932:	bd30      	pop	{r4, r5, pc}
 8006934:	20000ce4 	.word	0x20000ce4

08006938 <sbrk_aligned>:
 8006938:	b570      	push	{r4, r5, r6, lr}
 800693a:	4e0e      	ldr	r6, [pc, #56]	; (8006974 <sbrk_aligned+0x3c>)
 800693c:	460c      	mov	r4, r1
 800693e:	6831      	ldr	r1, [r6, #0]
 8006940:	4605      	mov	r5, r0
 8006942:	b911      	cbnz	r1, 800694a <sbrk_aligned+0x12>
 8006944:	f000 f8bc 	bl	8006ac0 <_sbrk_r>
 8006948:	6030      	str	r0, [r6, #0]
 800694a:	4621      	mov	r1, r4
 800694c:	4628      	mov	r0, r5
 800694e:	f000 f8b7 	bl	8006ac0 <_sbrk_r>
 8006952:	1c43      	adds	r3, r0, #1
 8006954:	d00a      	beq.n	800696c <sbrk_aligned+0x34>
 8006956:	1cc4      	adds	r4, r0, #3
 8006958:	f024 0403 	bic.w	r4, r4, #3
 800695c:	42a0      	cmp	r0, r4
 800695e:	d007      	beq.n	8006970 <sbrk_aligned+0x38>
 8006960:	1a21      	subs	r1, r4, r0
 8006962:	4628      	mov	r0, r5
 8006964:	f000 f8ac 	bl	8006ac0 <_sbrk_r>
 8006968:	3001      	adds	r0, #1
 800696a:	d101      	bne.n	8006970 <sbrk_aligned+0x38>
 800696c:	f04f 34ff 	mov.w	r4, #4294967295
 8006970:	4620      	mov	r0, r4
 8006972:	bd70      	pop	{r4, r5, r6, pc}
 8006974:	20000ce8 	.word	0x20000ce8

08006978 <_malloc_r>:
 8006978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800697c:	1ccd      	adds	r5, r1, #3
 800697e:	f025 0503 	bic.w	r5, r5, #3
 8006982:	3508      	adds	r5, #8
 8006984:	2d0c      	cmp	r5, #12
 8006986:	bf38      	it	cc
 8006988:	250c      	movcc	r5, #12
 800698a:	2d00      	cmp	r5, #0
 800698c:	4607      	mov	r7, r0
 800698e:	db01      	blt.n	8006994 <_malloc_r+0x1c>
 8006990:	42a9      	cmp	r1, r5
 8006992:	d905      	bls.n	80069a0 <_malloc_r+0x28>
 8006994:	230c      	movs	r3, #12
 8006996:	603b      	str	r3, [r7, #0]
 8006998:	2600      	movs	r6, #0
 800699a:	4630      	mov	r0, r6
 800699c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069a0:	4e2e      	ldr	r6, [pc, #184]	; (8006a5c <_malloc_r+0xe4>)
 80069a2:	f000 f89d 	bl	8006ae0 <__malloc_lock>
 80069a6:	6833      	ldr	r3, [r6, #0]
 80069a8:	461c      	mov	r4, r3
 80069aa:	bb34      	cbnz	r4, 80069fa <_malloc_r+0x82>
 80069ac:	4629      	mov	r1, r5
 80069ae:	4638      	mov	r0, r7
 80069b0:	f7ff ffc2 	bl	8006938 <sbrk_aligned>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	4604      	mov	r4, r0
 80069b8:	d14d      	bne.n	8006a56 <_malloc_r+0xde>
 80069ba:	6834      	ldr	r4, [r6, #0]
 80069bc:	4626      	mov	r6, r4
 80069be:	2e00      	cmp	r6, #0
 80069c0:	d140      	bne.n	8006a44 <_malloc_r+0xcc>
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	4631      	mov	r1, r6
 80069c6:	4638      	mov	r0, r7
 80069c8:	eb04 0803 	add.w	r8, r4, r3
 80069cc:	f000 f878 	bl	8006ac0 <_sbrk_r>
 80069d0:	4580      	cmp	r8, r0
 80069d2:	d13a      	bne.n	8006a4a <_malloc_r+0xd2>
 80069d4:	6821      	ldr	r1, [r4, #0]
 80069d6:	3503      	adds	r5, #3
 80069d8:	1a6d      	subs	r5, r5, r1
 80069da:	f025 0503 	bic.w	r5, r5, #3
 80069de:	3508      	adds	r5, #8
 80069e0:	2d0c      	cmp	r5, #12
 80069e2:	bf38      	it	cc
 80069e4:	250c      	movcc	r5, #12
 80069e6:	4629      	mov	r1, r5
 80069e8:	4638      	mov	r0, r7
 80069ea:	f7ff ffa5 	bl	8006938 <sbrk_aligned>
 80069ee:	3001      	adds	r0, #1
 80069f0:	d02b      	beq.n	8006a4a <_malloc_r+0xd2>
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	442b      	add	r3, r5
 80069f6:	6023      	str	r3, [r4, #0]
 80069f8:	e00e      	b.n	8006a18 <_malloc_r+0xa0>
 80069fa:	6822      	ldr	r2, [r4, #0]
 80069fc:	1b52      	subs	r2, r2, r5
 80069fe:	d41e      	bmi.n	8006a3e <_malloc_r+0xc6>
 8006a00:	2a0b      	cmp	r2, #11
 8006a02:	d916      	bls.n	8006a32 <_malloc_r+0xba>
 8006a04:	1961      	adds	r1, r4, r5
 8006a06:	42a3      	cmp	r3, r4
 8006a08:	6025      	str	r5, [r4, #0]
 8006a0a:	bf18      	it	ne
 8006a0c:	6059      	strne	r1, [r3, #4]
 8006a0e:	6863      	ldr	r3, [r4, #4]
 8006a10:	bf08      	it	eq
 8006a12:	6031      	streq	r1, [r6, #0]
 8006a14:	5162      	str	r2, [r4, r5]
 8006a16:	604b      	str	r3, [r1, #4]
 8006a18:	4638      	mov	r0, r7
 8006a1a:	f104 060b 	add.w	r6, r4, #11
 8006a1e:	f000 f865 	bl	8006aec <__malloc_unlock>
 8006a22:	f026 0607 	bic.w	r6, r6, #7
 8006a26:	1d23      	adds	r3, r4, #4
 8006a28:	1af2      	subs	r2, r6, r3
 8006a2a:	d0b6      	beq.n	800699a <_malloc_r+0x22>
 8006a2c:	1b9b      	subs	r3, r3, r6
 8006a2e:	50a3      	str	r3, [r4, r2]
 8006a30:	e7b3      	b.n	800699a <_malloc_r+0x22>
 8006a32:	6862      	ldr	r2, [r4, #4]
 8006a34:	42a3      	cmp	r3, r4
 8006a36:	bf0c      	ite	eq
 8006a38:	6032      	streq	r2, [r6, #0]
 8006a3a:	605a      	strne	r2, [r3, #4]
 8006a3c:	e7ec      	b.n	8006a18 <_malloc_r+0xa0>
 8006a3e:	4623      	mov	r3, r4
 8006a40:	6864      	ldr	r4, [r4, #4]
 8006a42:	e7b2      	b.n	80069aa <_malloc_r+0x32>
 8006a44:	4634      	mov	r4, r6
 8006a46:	6876      	ldr	r6, [r6, #4]
 8006a48:	e7b9      	b.n	80069be <_malloc_r+0x46>
 8006a4a:	230c      	movs	r3, #12
 8006a4c:	603b      	str	r3, [r7, #0]
 8006a4e:	4638      	mov	r0, r7
 8006a50:	f000 f84c 	bl	8006aec <__malloc_unlock>
 8006a54:	e7a1      	b.n	800699a <_malloc_r+0x22>
 8006a56:	6025      	str	r5, [r4, #0]
 8006a58:	e7de      	b.n	8006a18 <_malloc_r+0xa0>
 8006a5a:	bf00      	nop
 8006a5c:	20000ce4 	.word	0x20000ce4

08006a60 <_realloc_r>:
 8006a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a64:	4680      	mov	r8, r0
 8006a66:	4614      	mov	r4, r2
 8006a68:	460e      	mov	r6, r1
 8006a6a:	b921      	cbnz	r1, 8006a76 <_realloc_r+0x16>
 8006a6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a70:	4611      	mov	r1, r2
 8006a72:	f7ff bf81 	b.w	8006978 <_malloc_r>
 8006a76:	b92a      	cbnz	r2, 8006a84 <_realloc_r+0x24>
 8006a78:	f7ff ff12 	bl	80068a0 <_free_r>
 8006a7c:	4625      	mov	r5, r4
 8006a7e:	4628      	mov	r0, r5
 8006a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a84:	f000 f838 	bl	8006af8 <_malloc_usable_size_r>
 8006a88:	4284      	cmp	r4, r0
 8006a8a:	4607      	mov	r7, r0
 8006a8c:	d802      	bhi.n	8006a94 <_realloc_r+0x34>
 8006a8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a92:	d812      	bhi.n	8006aba <_realloc_r+0x5a>
 8006a94:	4621      	mov	r1, r4
 8006a96:	4640      	mov	r0, r8
 8006a98:	f7ff ff6e 	bl	8006978 <_malloc_r>
 8006a9c:	4605      	mov	r5, r0
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	d0ed      	beq.n	8006a7e <_realloc_r+0x1e>
 8006aa2:	42bc      	cmp	r4, r7
 8006aa4:	4622      	mov	r2, r4
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	bf28      	it	cs
 8006aaa:	463a      	movcs	r2, r7
 8006aac:	f7ff fed0 	bl	8006850 <memcpy>
 8006ab0:	4631      	mov	r1, r6
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	f7ff fef4 	bl	80068a0 <_free_r>
 8006ab8:	e7e1      	b.n	8006a7e <_realloc_r+0x1e>
 8006aba:	4635      	mov	r5, r6
 8006abc:	e7df      	b.n	8006a7e <_realloc_r+0x1e>
	...

08006ac0 <_sbrk_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4d06      	ldr	r5, [pc, #24]	; (8006adc <_sbrk_r+0x1c>)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	4608      	mov	r0, r1
 8006aca:	602b      	str	r3, [r5, #0]
 8006acc:	f7fa feec 	bl	80018a8 <_sbrk>
 8006ad0:	1c43      	adds	r3, r0, #1
 8006ad2:	d102      	bne.n	8006ada <_sbrk_r+0x1a>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	b103      	cbz	r3, 8006ada <_sbrk_r+0x1a>
 8006ad8:	6023      	str	r3, [r4, #0]
 8006ada:	bd38      	pop	{r3, r4, r5, pc}
 8006adc:	20000cec 	.word	0x20000cec

08006ae0 <__malloc_lock>:
 8006ae0:	4801      	ldr	r0, [pc, #4]	; (8006ae8 <__malloc_lock+0x8>)
 8006ae2:	f000 b811 	b.w	8006b08 <__retarget_lock_acquire_recursive>
 8006ae6:	bf00      	nop
 8006ae8:	20000cf0 	.word	0x20000cf0

08006aec <__malloc_unlock>:
 8006aec:	4801      	ldr	r0, [pc, #4]	; (8006af4 <__malloc_unlock+0x8>)
 8006aee:	f000 b80c 	b.w	8006b0a <__retarget_lock_release_recursive>
 8006af2:	bf00      	nop
 8006af4:	20000cf0 	.word	0x20000cf0

08006af8 <_malloc_usable_size_r>:
 8006af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006afc:	1f18      	subs	r0, r3, #4
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	bfbc      	itt	lt
 8006b02:	580b      	ldrlt	r3, [r1, r0]
 8006b04:	18c0      	addlt	r0, r0, r3
 8006b06:	4770      	bx	lr

08006b08 <__retarget_lock_acquire_recursive>:
 8006b08:	4770      	bx	lr

08006b0a <__retarget_lock_release_recursive>:
 8006b0a:	4770      	bx	lr

08006b0c <trunc>:
 8006b0c:	ec51 0b10 	vmov	r0, r1, d0
 8006b10:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006b14:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8006b18:	2b13      	cmp	r3, #19
 8006b1a:	b5d0      	push	{r4, r6, r7, lr}
 8006b1c:	460c      	mov	r4, r1
 8006b1e:	dc10      	bgt.n	8006b42 <trunc+0x36>
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	bfa5      	ittet	ge
 8006b24:	4a11      	ldrge	r2, [pc, #68]	; (8006b6c <trunc+0x60>)
 8006b26:	fa42 f303 	asrge.w	r3, r2, r3
 8006b2a:	2100      	movlt	r1, #0
 8006b2c:	2100      	movge	r1, #0
 8006b2e:	bfb9      	ittee	lt
 8006b30:	2000      	movlt	r0, #0
 8006b32:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 8006b36:	2000      	movge	r0, #0
 8006b38:	ea24 0103 	bicge.w	r1, r4, r3
 8006b3c:	ec41 0b10 	vmov	d0, r0, r1
 8006b40:	bdd0      	pop	{r4, r6, r7, pc}
 8006b42:	2b33      	cmp	r3, #51	; 0x33
 8006b44:	dd08      	ble.n	8006b58 <trunc+0x4c>
 8006b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b4a:	d1f7      	bne.n	8006b3c <trunc+0x30>
 8006b4c:	ee10 2a10 	vmov	r2, s0
 8006b50:	460b      	mov	r3, r1
 8006b52:	f7f9 fb93 	bl	800027c <__adddf3>
 8006b56:	e7f1      	b.n	8006b3c <trunc+0x30>
 8006b58:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8006b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b60:	fa23 f202 	lsr.w	r2, r3, r2
 8006b64:	ea20 0602 	bic.w	r6, r0, r2
 8006b68:	4630      	mov	r0, r6
 8006b6a:	e7e7      	b.n	8006b3c <trunc+0x30>
 8006b6c:	000fffff 	.word	0x000fffff

08006b70 <_init>:
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	bf00      	nop
 8006b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b76:	bc08      	pop	{r3}
 8006b78:	469e      	mov	lr, r3
 8006b7a:	4770      	bx	lr

08006b7c <_fini>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	bf00      	nop
 8006b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b82:	bc08      	pop	{r3}
 8006b84:	469e      	mov	lr, r3
 8006b86:	4770      	bx	lr
