// Seed: 3060181298
`default_nettype id_2
module module_0 (
    output reg id_0,
    input id_1,
    output logic id_2
);
  always @(posedge id_1 or id_1 / 1'b0) id_0 <= id_1;
endmodule
