// Seed: 1296070931
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  always @(1 >> 1) begin
    if (1) begin
      if (id_0[1+1]) id_3 <= 1'b0;
      else begin
        id_3 <= id_2;
      end
    end
  end
endmodule
