# vsim -vopt work.top -voptargs="+acc=npr" -assertdebug -l simulation.log -coverage -c -do "coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb; run -all; exit" 
# Start time: 01:31:59 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.alu_pkg(fast)
# Loading work.alu_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.alu_interface(fast)
# Loading work.alu_assertions(fast)
# Loading work.alu_design(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) alu_top.sv(23): [PCDPC] - Port size (10) does not match connection size (9) for port 'RES'. The port definition is at: alu_design.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: alu_design.sv
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# coverage save -onexit -assert -directive -cvg -codeAll coverage.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alu_regression_test...
# ** Warning: (vsim-3881) alu_coverage.sv(62): Sign-and-Width conversion applied in bin 'res_bins' for Coverpoint 'result'. Value '512' changed to '511 (maximum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) alu_coverage.sv(62): Out of bounds value range in bin 'res_bins' for Coverpoint 'result' converted to nearest valid bounded range of [0:511].
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8556) On evaluating the expression 'binsof(cmd) intersect{ value_list }' inside the select expression of Bin 'shift_left_B_op' of Cross 'modeXcmd' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', no matching bins were found. The binsof expression will result in an empty set.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8560) On evaluating the select expression of Cross bin 'modeXcmd.shift_left_B_op' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', the bin is found to be empty since no cross products are selected.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8556) On evaluating the expression 'binsof(cmd) intersect{ value_list }' inside the select expression of Bin 'rotate_left_op' of Cross 'modeXcmd' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', no matching bins were found. The binsof expression will result in an empty set.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8560) On evaluating the select expression of Cross bin 'modeXcmd.rotate_left_op' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', the bin is found to be empty since no cross products are selected.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8556) On evaluating the expression 'binsof(cmd) intersect{ value_list }' inside the select expression of Bin 'rotate_right_op' of Cross 'modeXcmd' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', no matching bins were found. The binsof expression will result in an empty set.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-8560) On evaluating the select expression of Cross bin 'modeXcmd.rotate_right_op' in Covergroup instance '\/alu_pkg::alu_coverage::input_coverage ', the bin is found to be empty since no cross products are selected.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------
# Name                        Type                              Size  Value
# -------------------------------------------------------------------------
# uvm_test_top                alu_regression_test               -     @471 
#   alu_environment           alu_environment                   -     @478 
#     alu_active_agt          alu_active_agent                  -     @493 
#       alu_active_driv       alu_driver                        -     @542 
#         rsp_port            uvm_analysis_port                 -     @557 
#         seq_item_port       uvm_seq_item_pull_port            -     @549 
#       alu_active_mon        alu_active_monitor                -     @674 
#         active_mon_port     uvm_analysis_port                 -     @681 
#       alu_active_seqr       alu_sequencer                     -     @565 
#         rsp_export          uvm_analysis_export               -     @572 
#         seq_item_export     uvm_seq_item_pull_imp             -     @666 
#         arbitration_queue   array                             0     -    
#         lock_queue          array                             0     -    
#         num_last_reqs       integral                          32    'd1  
#         num_last_rsps       integral                          32    'd1  
#     alu_coverage            alu_coverage                      -     @518 
#       cov_active_mon_port   uvm_analysis_imp_active_mon_cg    -     @525 
#       cov_passive_mon_port  uvm_analysis_imp_passive_mon_cg   -     @533 
#     alu_passive_agt         alu_passive_agent                 -     @500 
#       alu_passive_mon       alu_passive_monitor               -     @701 
#         passive_mon_port    uvm_analysis_port                 -     @708 
#     alu_scoreboard          alu_scoreboard                    -     @511 
#       active_scb_port       uvm_analysis_imp_active_mon_scb   -     @721 
#       passive_scb_port      uvm_analysis_imp_passive_mon_scb  -     @729 
# -------------------------------------------------------------------------
# 
# Driver @ 0 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB =  69 
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 0 110  69 1 3  0 0
#    Time: 15 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 25 
#  RST = 1 | CE = 0 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB =  69 |
# Monitor @ 25 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 25 
#  RST = 1 | CE = 0 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB =  69 
#  time =                   25 | reference_results_stored = zzzzzzzzzzzzzzz
# time :                   25 | monitor_results_stored = zzzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 25 
#  RST = 0 | CE = 0 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  85 | OPB =  14 
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 25 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 0 110  69 1 3  0 0
#    Time: 25 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 35 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  85  14 0 3  0 1
#    Time: 35 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 45 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  85  14 0 3  0 1
#    Time: 45 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 55 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 55 
#  RST = 0 | CE = 0 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 1 | OPA =  85 | OPB =  14 |
# time :                   55 | monitor_results_stored = zzzzzzzzzzzzzzz
# Scoreboard :reference input: @ 55 
#  RST = 0 | CE = 0 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  85 | OPB =  14 
#  time =                   55 | reference_results_stored = zzzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 55 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 129 | OPB = 100 
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 55 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 0  85  14 0 3  0 1
#    Time: 55 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: OUTPUTS ARE  LATCHED :  z z z z z z z
#    Time: 65 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_CLOCK_ENABLE File: alu_assertions.sv Line: 38
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 129 100 1 3  0 1
#    Time: 65 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 129 100 1 3  0 1
#    Time: 75 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 85 
#  RST = 1 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA = 129 | OPB = 100 |
# Monitor @ 85 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 85 
#  RST = 1 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 129 | OPB = 100 
#  time =                   85 | reference_results_stored = zzzzzzzzzzzzzzz
# time :                   85 | monitor_results_stored = zzzzzzzzzzzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 85 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 163 
# ** Info: INPUTS SIGNALS ARE KNOWN: 1 1 129 100 1 3  0 1
#    Time: 85 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 163 1 2  5 1
#    Time: 95 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 105 ns Started: 5 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 163 1 2  5 1
#    Time: 105 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 115 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 163 |
# time :                  115 | monitor_results_stored = zzzzzzzzzzzzzzz
# Scoreboard :reference input: @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  96 | OPB = 163 
#  time =                  115 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 115 ns Started: 15 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 163 1 2  5 1
#    Time: 115 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 125 ns Started: 25 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 134 1 1  6 0
#    Time: 125 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 135 ns Started: 35 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 134 1 1  6 0
#    Time: 135 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB = 134 |
# Monitor @ 145 
#  RES = 162 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 208 | OPB = 134 
#  time =                  145 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  145 | monitor_results_stored = 010100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB =  91 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 145 ns Started: 45 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 134 1 1  6 0
#    Time: 145 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 155 ns Started: 55 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  91 1 1  4 0
#    Time: 155 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 165 ns Started: 65 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  91 1 1  4 0
#    Time: 165 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 175 
#  RES = 183 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB =  91 |
# time :                  175 | monitor_results_stored = 010110111zzzzzz
# Scoreboard :reference input: @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 183 | OPB =  91 
#  time =                  175 | reference_results_stored = 010111000z0zzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 235 | OPB = 148 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 175 ns Started: 75 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  91 1 1  4 0
#    Time: 175 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 185 ns Started: 85 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235 148 1 2  4 0
#    Time: 185 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 195 ns Started: 95 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235 148 1 2  4 0
#    Time: 195 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 2 | CIN = 0 | OPA = 235 | OPB = 148 |
# Monitor @ 205 
#  RES = 183 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 235 | OPB = 148 
#  time =                  205 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  205 | monitor_results_stored = 010110111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 182 | OPB =  81 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 205 ns Started: 105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 235 148 1 2  4 0
#    Time: 205 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 215 ns Started: 115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  81 1 2  6 1
#    Time: 215 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 225 ns Started: 125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  81 1 2  6 1
#    Time: 225 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 235 
#  RES =  80 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 2 | CIN = 1 | OPA = 182 | OPB =  81 |
# time :                  235 | monitor_results_stored = 001010000zzzzzz
# Scoreboard :reference input: @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA = 182 | OPB =  81 
#  time =                  235 | reference_results_stored = 001010010z0zzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 237 | OPB = 164 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 235 ns Started: 135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  81 1 2  6 1
#    Time: 235 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 245 ns Started: 145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 164 1 1  7 1
#    Time: 245 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 255 ns Started: 155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 164 1 1  7 1
#    Time: 255 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 1 | CIN = 1 | OPA = 237 | OPB = 164 |
# Monitor @ 265 
#  RES =  82 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 237 | OPB = 164 
#  time =                  265 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  265 | monitor_results_stored = 001010010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 150 | OPB = 221 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 265 ns Started: 165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237 164 1 1  7 1
#    Time: 265 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 275 ns Started: 175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 221 1 1  4 0
#    Time: 275 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 285 ns Started: 185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 221 1 1  4 0
#    Time: 285 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 295 
#  RES = 150 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 1 | CIN = 0 | OPA = 150 | OPB = 221 |
# time :                  295 | monitor_results_stored = 010010110zzzzzz
# Scoreboard :reference input: @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 150 | OPB = 221 
#  time =                  295 | reference_results_stored = 010010111z0zzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 119 | OPB = 105 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 295 ns Started: 195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 221 1 1  4 0
#    Time: 295 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 305 ns Started: 205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 105 1 2  5 1
#    Time: 305 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 315 ns Started: 215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 105 1 2  5 1
#    Time: 315 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 2 | CIN = 1 | OPA = 119 | OPB = 105 |
# Monitor @ 325 
#  RES = 149 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 119 | OPB = 105 
#  time =                  325 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  325 | monitor_results_stored = 010010101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA =  67 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 325 ns Started: 225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 105 1 2  5 1
#    Time: 325 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 335 ns Started: 235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 1  7 1
#    Time: 335 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 345 ns Started: 245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 1  7 1
#    Time: 345 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 355 
#  RES = 106 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 1 | CIN = 1 | OPA =  67 | OPB = 134 |
# time :                  355 | monitor_results_stored = 001101010zzzzzz
# Scoreboard :reference input: @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA =  67 | OPB = 134 
#  time =                  355 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 199 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 355 ns Started: 255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 1  7 1
#    Time: 355 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 365 ns Started: 265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 199 1 1  6 0
#    Time: 365 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 375 ns Started: 275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 199 1 1  6 0
#    Time: 375 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 199 |
# Monitor @ 385 
#  RES = 104 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 249 | OPB = 199 
#  time =                  385 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  385 | monitor_results_stored = 001101000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB = 252 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 385 ns Started: 285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 199 1 1  6 0
#    Time: 385 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 395 ns Started: 295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176 252 1 1  7 0
#    Time: 395 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 405 ns Started: 305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176 252 1 1  7 0
#    Time: 405 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 415 
#  RES = 106 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB = 252 |
# time :                  415 | monitor_results_stored = 001101010zzzzzz
# Scoreboard :reference input: @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 176 | OPB = 252 
#  time =                  415 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB =  23 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 415 ns Started: 315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 176 252 1 1  7 0
#    Time: 415 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 425 ns Started: 325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  23 1 1  6 1
#    Time: 425 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 435 ns Started: 335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  23 1 1  6 1
#    Time: 435 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB =  23 |
# Monitor @ 445 
#  RES = 104 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB =  23 
#  time =                  445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  445 | monitor_results_stored = 001101000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB =  65 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 445 ns Started: 345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  23 1 1  6 1
#    Time: 445 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 455 ns Started: 355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  65 1 1  7 1
#    Time: 455 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 465 ns Started: 365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  65 1 1  7 1
#    Time: 465 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 475 
#  RES = 106 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB =  65 |
# time :                  475 | monitor_results_stored = 001101010zzzzzz
# Scoreboard :reference input: @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB =  65 
#  time =                  475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  64 | OPB = 136 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 475 ns Started: 375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  65 1 1  7 1
#    Time: 475 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 485 ns Started: 385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 136 1 1  5 1
#    Time: 485 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 495 ns Started: 395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 136 1 1  5 1
#    Time: 495 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 1 | CIN = 1 | OPA =  64 | OPB = 136 |
# Monitor @ 505 
#  RES =  63 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 1 | CIN = 1 | OPA =  64 | OPB = 136 
#  time =                  505 | reference_results_stored = 0001111110zzzzz
# time :                  505 | monitor_results_stored = 000111111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB =  57 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 505 ns Started: 405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 136 1 1  5 1
#    Time: 505 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 515 ns Started: 415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205  57 1 2  5 1
#    Time: 515 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 525 ns Started: 425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205  57 1 2  5 1
#    Time: 525 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 535 
#  RES =  63 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB =  57 |
# time :                  535 | monitor_results_stored = 000111111zzzzzz
# Scoreboard :reference input: @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB =  57 
#  time =                  535 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA =   4 | OPB =  69 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 535 ns Started: 435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205  57 1 2  5 1
#    Time: 535 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 545 ns Started: 445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4  69 1 2  6 0
#    Time: 545 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 555 ns Started: 455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4  69 1 2  6 0
#    Time: 555 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 2 | CIN = 0 | OPA =   4 | OPB =  69 |
# Monitor @ 565 
#  RES =  68 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 2 | CIN = 0 | OPA =   4 | OPB =  69 
#  time =                  565 | reference_results_stored = 001000110z0zzzz
# time :                  565 | monitor_results_stored = 001000100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  74 | OPB = 111 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 565 ns Started: 465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4  69 1 2  6 0
#    Time: 565 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 575 ns Started: 475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  74 111 1 2  4 0
#    Time: 575 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 585 ns Started: 485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  74 111 1 2  4 0
#    Time: 585 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 595 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 2 | CIN = 0 | OPA =  74 | OPB = 111 |
# time :                  595 | monitor_results_stored = 001000000zzzzzz
# Scoreboard :reference input: @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  74 | OPB = 111 
#  time =                  595 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 595 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA = 216 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 595 ns Started: 495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  74 111 1 2  4 0
#    Time: 595 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 605 ns Started: 505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  35 1 2  7 1
#    Time: 605 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 615 ns Started: 515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  35 1 2  7 1
#    Time: 615 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 2 | CIN = 1 | OPA = 216 | OPB =  35 |
# Monitor @ 625 
#  RES =  36 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 2 | CIN = 1 | OPA = 216 | OPB =  35 
#  time =                  625 | reference_results_stored = 0001000100zzzzz
# time :                  625 | monitor_results_stored = 000100100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  21 | OPB = 233 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 625 ns Started: 525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216  35 1 2  7 1
#    Time: 625 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 635 ns Started: 535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 233 1 2  4 0
#    Time: 635 ns Started: 625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 645 ns Started: 545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 233 1 2  4 0
#    Time: 645 ns Started: 635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 655 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 2 | CIN = 0 | OPA =  21 | OPB = 233 |
# time :                  655 | monitor_results_stored = 001000000zzzzzz
# Scoreboard :reference input: @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA =  21 | OPB = 233 
#  time =                  655 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 655 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 123 | OPB = 236 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 655 ns Started: 555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  21 233 1 2  4 0
#    Time: 655 ns Started: 645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 665 ns Started: 565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 236 1 2  4 0
#    Time: 665 ns Started: 655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 675 ns Started: 575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 236 1 2  4 0
#    Time: 675 ns Started: 665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 2 | CIN = 0 | OPA = 123 | OPB = 236 |
# Monitor @ 685 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 685 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 123 | OPB = 236 
#  time =                  685 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  685 | monitor_results_stored = 001000000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  56 | OPB = 216 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 685 ns Started: 585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 236 1 2  4 0
#    Time: 685 ns Started: 675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 695 ns Started: 595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 216 0 1  8 0
#    Time: 695 ns Started: 685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 705 ns Started: 605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 216 0 1  8 0
#    Time: 705 ns Started: 695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 715 
#  RES =  56 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 1 | CIN = 0 | OPA =  56 | OPB = 216 |
# time :                  715 | monitor_results_stored = 000111000zzzzzz
# Scoreboard :reference input: @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 1 | CIN = 0 | OPA =  56 | OPB = 216 
#  time =                  715 | reference_results_stored = 000011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 243 | OPB = 174 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 715 ns Started: 615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 216 0 1  8 0
#    Time: 715 ns Started: 705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 725 ns Started: 625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 174 0 2  7 0
#    Time: 725 ns Started: 715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 735 ns Started: 635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 174 0 2  7 0
#    Time: 735 ns Started: 725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_B | INP_VALID = 2 | CIN = 0 | OPA = 243 | OPB = 174 |
# Monitor @ 745 
#  RES =  81 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 243 | OPB = 174 
#  time =                  745 | reference_results_stored = 001010001zzzzzz
# time :                  745 | monitor_results_stored = 001010001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 180 | OPB =  53 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 745 ns Started: 645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 174 0 2  7 0
#    Time: 745 ns Started: 735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 755 ns Started: 655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180  53 0 2  9 1
#    Time: 755 ns Started: 745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 765 ns Started: 665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180  53 0 2  9 1
#    Time: 765 ns Started: 755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 775 
#  RES = 112 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 2 | CIN = 1 | OPA = 180 | OPB =  53 |
# time :                  775 | monitor_results_stored = 001110000zzzzzz
# Scoreboard :reference input: @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA = 180 | OPB =  53 
#  time =                  775 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 244 | OPB = 206 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 775 ns Started: 675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 180  53 0 2  9 1
#    Time: 775 ns Started: 765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 785 ns Started: 685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 206 0 1 10 0
#    Time: 785 ns Started: 775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 795 ns Started: 695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 206 0 1 10 0
#    Time: 795 ns Started: 785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_B | INP_VALID = 1 | CIN = 0 | OPA = 244 | OPB = 206 |
# Monitor @ 805 
#  RES = 106 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA = 244 | OPB = 206 
#  time =                  805 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  805 | monitor_results_stored = 001101010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA =  78 | OPB = 213 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 805 ns Started: 705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 206 0 1 10 0
#    Time: 805 ns Started: 795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 815 ns Started: 715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 213 0 2  9 1
#    Time: 815 ns Started: 805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 825 ns Started: 725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 213 0 2  9 1
#    Time: 825 ns Started: 815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 835 
#  RES = 232 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 2 | CIN = 1 | OPA =  78 | OPB = 213 |
# time :                  835 | monitor_results_stored = 011101000zzzzzz
# Scoreboard :reference input: @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 1 | OPA =  78 | OPB = 213 
#  time =                  835 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 1 | OPA = 136 | OPB = 183 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 835 ns Started: 735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  78 213 0 2  9 1
#    Time: 835 ns Started: 825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 845 ns Started: 745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 183 0 1  9 1
#    Time: 845 ns Started: 835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 855 ns Started: 755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 183 0 1  9 1
#    Time: 855 ns Started: 845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 1 | CIN = 1 | OPA = 136 | OPB = 183 |
# Monitor @ 865 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 1 | OPA = 136 | OPB = 183 
#  time =                  865 | reference_results_stored = 000010000zzzzzz
# time :                  865 | monitor_results_stored = 000010000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA = 249 | OPB =  73 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 865 ns Started: 765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 183 0 1  9 1
#    Time: 865 ns Started: 855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 875 ns Started: 775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  73 0 2 11 0
#    Time: 875 ns Started: 865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 885 ns Started: 785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  73 0 2 11 0
#    Time: 885 ns Started: 875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 895 
#  RES = 146 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 2 | CIN = 0 | OPA = 249 | OPB =  73 |
# time :                  895 | monitor_results_stored = 010010010zzzzzz
# Scoreboard :reference input: @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 2 | CIN = 0 | OPA = 249 | OPB =  73 
#  time =                  895 | reference_results_stored = 010010010zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 216 | OPB = 125 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 895 ns Started: 795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  73 0 2 11 0
#    Time: 895 ns Started: 885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 905 ns Started: 805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216 125 0 1 11 0
#    Time: 905 ns Started: 895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 915 ns Started: 815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216 125 0 1 11 0
#    Time: 915 ns Started: 905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 1 | CIN = 0 | OPA = 216 | OPB = 125 |
# Monitor @ 925 
#  RES = 146 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA = 216 | OPB = 125 
#  time =                  925 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                  925 | monitor_results_stored = 010010010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 245 | OPB = 197 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 925 ns Started: 825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 216 125 0 1 11 0
#    Time: 925 ns Started: 915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 935 ns Started: 835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 197 0 2 10 0
#    Time: 935 ns Started: 925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 945 ns Started: 845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 197 0 2 10 0
#    Time: 945 ns Started: 935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 955 
#  RES = 138 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_B | INP_VALID = 2 | CIN = 0 | OPA = 245 | OPB = 197 |
# time :                  955 | monitor_results_stored = 010001010zzzzzz
# Scoreboard :reference input: @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 245 | OPB = 197 
#  time =                  955 | reference_results_stored = 001100010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB = 158 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 955 ns Started: 855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 197 0 2 10 0
#    Time: 955 ns Started: 945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 965 ns Started: 865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 158 0 1  6 1
#    Time: 965 ns Started: 955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 975 ns Started: 875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 158 0 1  6 1
#    Time: 975 ns Started: 965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB = 158 |
# Monitor @ 985 
#  RES = 129 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 1 | CIN = 1 | OPA = 126 | OPB = 158 
#  time =                  985 | reference_results_stored = 010000001zzzzzz
# time :                  985 | monitor_results_stored = 010000001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 1 | OPA = 226 | OPB =  47 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 985 ns Started: 885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 158 0 1  6 1
#    Time: 985 ns Started: 975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 995 ns Started: 895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  47 0 1  9 1
#    Time: 995 ns Started: 985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1005 ns Started: 905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  47 0 1  9 1
#    Time: 1005 ns Started: 995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1015 
#  RES = 196 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 1 | CIN = 1 | OPA = 226 | OPB =  47 |
# time :                 1015 | monitor_results_stored = 011000100zzzzzz
# Scoreboard :reference input: @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 1 | OPA = 226 | OPB =  47 
#  time =                 1015 | reference_results_stored = 011000100zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 218 | OPB =  88 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1015 ns Started: 915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  47 0 1  9 1
#    Time: 1015 ns Started: 1005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1025 ns Started: 925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218  88 0 1  6 0
#    Time: 1025 ns Started: 1015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1035 ns Started: 935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218  88 0 1  6 0
#    Time: 1035 ns Started: 1025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 1 | CIN = 0 | OPA = 218 | OPB =  88 |
# Monitor @ 1045 
#  RES =  37 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 1 | CIN = 0 | OPA = 218 | OPB =  88 
#  time =                 1045 | reference_results_stored = 000100101zzzzzz
# time :                 1045 | monitor_results_stored = 000100101zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA =  23 | OPB = 152 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1045 ns Started: 945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218  88 0 1  6 0
#    Time: 1045 ns Started: 1035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1055 ns Started: 955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 152 0 2  6 1
#    Time: 1055 ns Started: 1045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1065 ns Started: 965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 152 0 2  6 1
#    Time: 1065 ns Started: 1055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1075 
#  RES =  37 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 2 | CIN = 1 | OPA =  23 | OPB = 152 |
# time :                 1075 | monitor_results_stored = 000100101zzzzzz
# Scoreboard :reference input: @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 2 | CIN = 1 | OPA =  23 | OPB = 152 
#  time =                 1075 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 1075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 222 | OPB = 187 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1075 ns Started: 975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23 152 0 2  6 1
#    Time: 1075 ns Started: 1065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1085 ns Started: 985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 187 0 1  7 0
#    Time: 1085 ns Started: 1075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1095 ns Started: 995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 187 0 1  7 0
#    Time: 1095 ns Started: 1085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_B | INP_VALID = 1 | CIN = 0 | OPA = 222 | OPB = 187 |
# Monitor @ 1105 
#  RES = 103 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 1 | CIN = 0 | OPA = 222 | OPB = 187 
#  time =                 1105 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 1105 | monitor_results_stored = 001100111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 136 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1105 ns Started: 1005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222 187 0 1  7 0
#    Time: 1105 ns Started: 1095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1115 ns Started: 1015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 136 0 2 10 0
#    Time: 1115 ns Started: 1105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1125 ns Started: 1025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 136 0 2 10 0
#    Time: 1125 ns Started: 1115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1135 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_B | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 136 |
# time :                 1135 | monitor_results_stored = 000010000zzzzzz
# Scoreboard :reference input: @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA =   7 | OPB = 136 
#  time =                 1135 | reference_results_stored = 001000100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 214 | OPB = 158 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1135 ns Started: 1035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   7 136 0 2 10 0
#    Time: 1135 ns Started: 1125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1145 ns Started: 1045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 158 0 2  7 0
#    Time: 1145 ns Started: 1135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1155 ns Started: 1055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 158 0 2  7 0
#    Time: 1155 ns Started: 1145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_B | INP_VALID = 2 | CIN = 0 | OPA = 214 | OPB = 158 |
# Monitor @ 1165 
#  RES =  97 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 2 | CIN = 0 | OPA = 214 | OPB = 158 
#  time =                 1165 | reference_results_stored = 001100001zzzzzz
# time :                 1165 | monitor_results_stored = 001100001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 0 | OPA =  95 | OPB =  14 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1165 ns Started: 1065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 158 0 2  7 0
#    Time: 1165 ns Started: 1155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1175 ns Started: 1075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  14 0 2  9 0
#    Time: 1175 ns Started: 1165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1185 ns Started: 1085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  14 0 2  9 0
#    Time: 1185 ns Started: 1175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1195 
#  RES = 188 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 2 | CIN = 0 | OPA =  95 | OPB =  14 |
# time :                 1195 | monitor_results_stored = 010111100zzzzzz
# Scoreboard :reference input: @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 2 | CIN = 0 | OPA =  95 | OPB =  14 
#  time =                 1195 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 1195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA =  46 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1195 ns Started: 1095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  14 0 2  9 0
#    Time: 1195 ns Started: 1185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1205 ns Started: 1105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46 217 0 1 11 0
#    Time: 1205 ns Started: 1195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1215 ns Started: 1115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46 217 0 1 11 0
#    Time: 1215 ns Started: 1205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 1 | CIN = 0 | OPA =  46 | OPB = 217 |
# Monitor @ 1225 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 1 | CIN = 0 | OPA =  46 | OPB = 217 
#  time =                 1225 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 1225 | monitor_results_stored = 000011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 195 | OPB =  63 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1225 ns Started: 1125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46 217 0 1 11 0
#    Time: 1225 ns Started: 1215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1235 ns Started: 1135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195  63 0 1  9 0
#    Time: 1235 ns Started: 1225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1245 ns Started: 1145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195  63 0 1  9 0
#    Time: 1245 ns Started: 1235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1255 
#  RES = 134 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 1 | CIN = 0 | OPA = 195 | OPB =  63 |
# time :                 1255 | monitor_results_stored = 010000110zzzzzz
# Scoreboard :reference input: @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 1 | CIN = 0 | OPA = 195 | OPB =  63 
#  time =                 1255 | reference_results_stored = 010000110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA =   5 | OPB =  31 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1255 ns Started: 1155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195  63 0 1  9 0
#    Time: 1255 ns Started: 1245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1265 ns Started: 1165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  31 0 2  8 0
#    Time: 1265 ns Started: 1255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1275 ns Started: 1175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  31 0 2  8 0
#    Time: 1275 ns Started: 1265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 2 | CIN = 0 | OPA =   5 | OPB =  31 |
# Monitor @ 1285 
#  RES = 195 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA =   5 | OPB =  31 
#  time =                 1285 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 1285 | monitor_results_stored = 011000011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 242 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1285 ns Started: 1185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  31 0 2  8 0
#    Time: 1285 ns Started: 1275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1295 ns Started: 1195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 242 1 3  1 1
#    Time: 1295 ns Started: 1285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1305 ns Started: 1205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 242 1 3  1 1
#    Time: 1305 ns Started: 1295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1315 
#  RES = 391 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 242 |
# time :                 1315 | monitor_results_stored = 1100001111zzzzz
# Scoreboard :reference input: @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 242 
#  time =                 1315 | reference_results_stored = 0100001111zzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB =  46 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1315 ns Started: 1215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 242 1 3  1 1
#    Time: 1315 ns Started: 1305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1325 ns Started: 1225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36  46 1 3  2 0
#    Time: 1325 ns Started: 1315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1335 ns Started: 1235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36  46 1 3  2 0
#    Time: 1335 ns Started: 1325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB =  46 |
# Monitor @ 1345 
#  RES =  82 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  36 | OPB =  46 
#  time =                 1345 | reference_results_stored = 001010010z0zzzz
# time :                 1345 | monitor_results_stored = 001010010z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB =  31 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1345 ns Started: 1245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36  46 1 3  2 0
#    Time: 1345 ns Started: 1335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1355 ns Started: 1255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  31 1 3  0 1
#    Time: 1355 ns Started: 1345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1365 ns Started: 1265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  31 1 3  0 1
#    Time: 1365 ns Started: 1355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1375 
#  RES = 231 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB =  31 |
# time :                 1375 | monitor_results_stored = 011100111z0zzzz
# Scoreboard :reference input: @ 1375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB =  31 
#  time =                 1375 | reference_results_stored = 011100111z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  68 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1375 ns Started: 1275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  31 1 3  0 1
#    Time: 1375 ns Started: 1365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1385 ns Started: 1285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  68 1 3  3 1
#    Time: 1385 ns Started: 1375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1395 ns Started: 1295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  68 1 3  3 1
#    Time: 1395 ns Started: 1385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  68 |
# Monitor @ 1405 
#  RES = 181 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  68 
#  time =                 1405 | reference_results_stored = 0101101010zzzzz
# time :                 1405 | monitor_results_stored = 0101101010zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 151 | OPB =  84 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1405 ns Started: 1305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  68 1 3  3 1
#    Time: 1405 ns Started: 1395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1415 ns Started: 1315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151  84 1 3  0 0
#    Time: 1415 ns Started: 1405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1425 ns Started: 1325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151  84 1 3  0 0
#    Time: 1425 ns Started: 1415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1435 
#  RES = 235 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 151 | OPB =  84 |
# time :                 1435 | monitor_results_stored = 011101011z0zzzz
# Scoreboard :reference input: @ 1435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 151 | OPB =  84 
#  time =                 1435 | reference_results_stored = 011101011z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  86 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1435 ns Started: 1335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151  84 1 3  0 0
#    Time: 1435 ns Started: 1425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1445 ns Started: 1345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  86 1 3  9 1
#    Time: 1445 ns Started: 1435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1455 ns Started: 1355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  86 1 3  9 1
#    Time: 1455 ns Started: 1445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1465 ns Started: 1365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  86 1 3  9 1
#    Time: 1465 ns Started: 1455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1475 
#  RES = 333 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SH_MUL | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  86 |
# time :                 1475 | monitor_results_stored = 101001101zzzzzz
# Scoreboard :reference input: @ 1475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA = 250 | OPB =  86 
#  time =                 1475 | reference_results_stored = 101001101zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  43 | OPB =  80 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1475 ns Started: 1375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  86 1 3  9 1
#    Time: 1475 ns Started: 1465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1485 ns Started: 1385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  80 1 3  3 0
#    Time: 1485 ns Started: 1475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1495 ns Started: 1395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  80 1 3  3 0
#    Time: 1495 ns Started: 1485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA =  43 | OPB =  80 |
# Monitor @ 1505 
#  RES = 475 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  43 | OPB =  80 
#  time =                 1505 | reference_results_stored = 0110110111zzzzz
# time :                 1505 | monitor_results_stored = 1110110111zzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB =  13 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1505 ns Started: 1405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  80 1 3  3 0
#    Time: 1505 ns Started: 1495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1515 ns Started: 1415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168  13 1 3  0 0
#    Time: 1515 ns Started: 1505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1525 ns Started: 1425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168  13 1 3  0 0
#    Time: 1525 ns Started: 1515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1535 
#  RES = 181 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB =  13 |
# time :                 1535 | monitor_results_stored = 010110101z0zzzz
# Scoreboard :reference input: @ 1535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB =  13 
#  time =                 1535 | reference_results_stored = 010110101z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB = 155 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1535 ns Started: 1435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168  13 1 3  0 0
#    Time: 1535 ns Started: 1525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1545 ns Started: 1445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 155 1 3  2 1
#    Time: 1545 ns Started: 1535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1555 ns Started: 1455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 155 1 3  2 1
#    Time: 1555 ns Started: 1545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB = 155 |
# Monitor @ 1565 
#  RES = 187 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  31 | OPB = 155 
#  time =                 1565 | reference_results_stored = 010111011z0zzzz
# time :                 1565 | monitor_results_stored = 010111011z0zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1565 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA = 169 | OPB = 179 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1565 ns Started: 1465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 155 1 3  2 1
#    Time: 1565 ns Started: 1555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1575 ns Started: 1475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 179 1 3  9 0
#    Time: 1575 ns Started: 1565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1585 ns Started: 1485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 179 1 3  9 0
#    Time: 1585 ns Started: 1575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1595 ns Started: 1495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 179 1 3  9 0
#    Time: 1595 ns Started: 1585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SH_MUL | INP_VALID = 3 | CIN = 0 | OPA = 169 | OPB = 179 |
# Monitor @ 1605 
#  RES = 392 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA = 169 | OPB = 179 
#  time =                 1605 | reference_results_stored = 110001000zzzzzz
# time :                 1605 | monitor_results_stored = 110001000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 150 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1605 ns Started: 1505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 179 1 3  9 0
#    Time: 1605 ns Started: 1595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1615 ns Started: 1515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 150 1 3  1 0
#    Time: 1615 ns Started: 1605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1625 ns Started: 1525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 150 1 3  1 0
#    Time: 1625 ns Started: 1615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1635 
#  RES = 387 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 150 |
# time :                 1635 | monitor_results_stored = 1100000111zzzzz
# Scoreboard :reference input: @ 1635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 150 
#  time =                 1635 | reference_results_stored = 0100000111zzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 191 | OPB =  58 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1635 ns Started: 1535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 150 1 3  1 0
#    Time: 1635 ns Started: 1625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1645 ns Started: 1545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  58 1 3  1 0
#    Time: 1645 ns Started: 1635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1655 ns Started: 1555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  58 1 3  1 0
#    Time: 1655 ns Started: 1645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA = 191 | OPB =  58 |
# Monitor @ 1665 
#  RES = 133 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 191 | OPB =  58 
#  time =                 1665 | reference_results_stored = 0100001010zzzzz
# time :                 1665 | monitor_results_stored = 0100001010zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 145 | OPB = 108 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1665 ns Started: 1565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  58 1 3  1 0
#    Time: 1665 ns Started: 1655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1675 ns Started: 1575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 108 1 3 10 1
#    Time: 1675 ns Started: 1665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1685 ns Started: 1585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 108 1 3 10 1
#    Time: 1685 ns Started: 1675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1695 ns Started: 1595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 108 1 3 10 1
#    Time: 1695 ns Started: 1685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 1 | OPA = 145 | OPB = 108 |
# Monitor @ 1705 
#  RES = 438 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 145 | OPB = 108 
#  time =                 1705 | reference_results_stored = 001011000zzzzzz
# time :                 1705 | monitor_results_stored = 110110110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB =  46 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1705 ns Started: 1605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 145 108 1 3 10 1
#    Time: 1705 ns Started: 1695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1715 ns Started: 1615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  46 1 3 10 0
#    Time: 1715 ns Started: 1705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1725 ns Started: 1625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  46 1 3 10 0
#    Time: 1725 ns Started: 1715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1735 ns Started: 1635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  46 1 3 10 0
#    Time: 1735 ns Started: 1725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB =  46 |
# Monitor @ 1745 
#  RES =  42 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 172 | OPB =  46 
#  time =                 1745 | reference_results_stored = 111010000zzzzzz
# time :                 1745 | monitor_results_stored = 000101010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 115 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1745 ns Started: 1645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  46 1 3 10 0
#    Time: 1745 ns Started: 1735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1755 ns Started: 1655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 115 1 3  0 0
#    Time: 1755 ns Started: 1745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1765 ns Started: 1665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 115 1 3  0 0
#    Time: 1765 ns Started: 1755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1775 
#  RES = 275 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 1775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 115 |
# time :                 1775 | monitor_results_stored = 100010011z1zzzz
# Scoreboard :reference input: @ 1775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 115 
#  time =                 1775 | reference_results_stored = 100010011z1zzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 137 | OPB = 110 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1775 ns Started: 1675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 115 1 3  0 0
#    Time: 1775 ns Started: 1765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1785 ns Started: 1685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 110 1 3  8 0
#    Time: 1785 ns Started: 1775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1795 ns Started: 1695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 110 1 3  8 0
#    Time: 1795 ns Started: 1785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 137 | OPB = 110 |
# Monitor @ 1805 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 137 | OPB = 110 
#  time =                 1805 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                 1805 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 1805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  51 | OPB = 207 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1805 ns Started: 1705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 110 1 3  8 0
#    Time: 1805 ns Started: 1795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1815 ns Started: 1715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 207 1 3  3 0
#    Time: 1815 ns Started: 1805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1825 ns Started: 1725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 207 1 3  3 0
#    Time: 1825 ns Started: 1815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1835 
#  RES = 356 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA =  51 | OPB = 207 |
# time :                 1835 | monitor_results_stored = 1011001001zzzzz
# Scoreboard :reference input: @ 1835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  51 | OPB = 207 
#  time =                 1835 | reference_results_stored = 0011001001zzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 1835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB =  47 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1835 ns Started: 1735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 207 1 3  3 0
#    Time: 1835 ns Started: 1825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1845 ns Started: 1745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111  47 1 3  8 1
#    Time: 1845 ns Started: 1835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1855 ns Started: 1755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111  47 1 3  8 1
#    Time: 1855 ns Started: 1845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB =  47 |
# Monitor @ 1865 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB =  47 
#  time =                 1865 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                 1865 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 1865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 209 | OPB =  44 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1865 ns Started: 1765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111  47 1 3  8 1
#    Time: 1865 ns Started: 1855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1875 ns Started: 1775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209  44 1 3  1 0
#    Time: 1875 ns Started: 1865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1885 ns Started: 1785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209  44 1 3  1 0
#    Time: 1885 ns Started: 1875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1895 
#  RES = 165 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA = 209 | OPB =  44 |
# time :                 1895 | monitor_results_stored = 0101001010zzzzz
# Scoreboard :reference input: @ 1895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 209 | OPB =  44 
#  time =                 1895 | reference_results_stored = 0101001010zzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 241 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1895 ns Started: 1795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209  44 1 3  1 0
#    Time: 1895 ns Started: 1885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1905 ns Started: 1805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 241 1 3  8 0
#    Time: 1905 ns Started: 1895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1915 ns Started: 1815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 241 1 3  8 0
#    Time: 1915 ns Started: 1905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1925 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 241 |
# Monitor @ 1925 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 1925 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 241 
#  time =                 1925 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                 1925 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 1925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB =  77 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1925 ns Started: 1825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 241 1 3  8 0
#    Time: 1925 ns Started: 1915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1935 ns Started: 1835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98  77 0 3  0 0
#    Time: 1935 ns Started: 1925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1945 ns Started: 1845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98  77 0 3  0 0
#    Time: 1945 ns Started: 1935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1955 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 1955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB =  77 |
# time :                 1955 | monitor_results_stored = 001000000zzzzzz
# Scoreboard :reference input: @ 1955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  98 | OPB =  77 
#  time =                 1955 | reference_results_stored = 001000000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 187 | OPB =  15 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1955 ns Started: 1855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98  77 0 3  0 0
#    Time: 1955 ns Started: 1945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1965 ns Started: 1865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  15 0 3  5 0
#    Time: 1965 ns Started: 1955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1975 ns Started: 1875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  15 0 3  5 0
#    Time: 1975 ns Started: 1965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 1985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 0 | OPA = 187 | OPB =  15 |
# Monitor @ 1985 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 1985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 187 | OPB =  15 
#  time =                 1985 | reference_results_stored = 001001011zzzzzz
# time :                 1985 | monitor_results_stored = 001001011zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 1985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 239 | OPB =   8 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1985 ns Started: 1885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187  15 0 3  5 0
#    Time: 1985 ns Started: 1975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 1995 ns Started: 1895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   8 0 3  0 0
#    Time: 1995 ns Started: 1985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2005 ns Started: 1905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   8 0 3  0 0
#    Time: 2005 ns Started: 1995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2015 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA = 239 | OPB =   8 |
# time :                 2015 | monitor_results_stored = 000001000zzzzzz
# Scoreboard :reference input: @ 2015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 239 | OPB =   8 
#  time =                 2015 | reference_results_stored = 000001000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =   8 | OPB = 100 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2015 ns Started: 1915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239   8 0 3  0 0
#    Time: 2015 ns Started: 2005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2025 ns Started: 1925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8 100 0 3  0 1
#    Time: 2025 ns Started: 2015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2035 ns Started: 1935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8 100 0 3  0 1
#    Time: 2035 ns Started: 2025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 1 | OPA =   8 | OPB = 100 |
# Monitor @ 2045 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =   8 | OPB = 100 
#  time =                 2045 | reference_results_stored = 000000000zzzzzz
# time :                 2045 | monitor_results_stored = 000000000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 114 | OPB =  23 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2045 ns Started: 1945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8 100 0 3  0 1
#    Time: 2045 ns Started: 2035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2055 ns Started: 1955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  23 0 3  2 0
#    Time: 2055 ns Started: 2045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2065 ns Started: 1965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  23 0 3  2 0
#    Time: 2065 ns Started: 2055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2075 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 0 | OPA = 114 | OPB =  23 |
# time :                 2075 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 2075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 114 | OPB =  23 
#  time =                 2075 | reference_results_stored = 001110111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 146 | OPB =   9 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2075 ns Started: 1975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  23 0 3  2 0
#    Time: 2075 ns Started: 2065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2085 ns Started: 1985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146   9 0 3 12 0
#    Time: 2085 ns Started: 2075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2095 ns Started: 1995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146   9 0 3 12 0
#    Time: 2095 ns Started: 2085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 146 | OPB =   9 |
# Monitor @ 2105 
#  RES =  37 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 146 | OPB =   9 
#  time =                 2105 | reference_results_stored = 000100101zzzzz0
# time :                 2105 | monitor_results_stored = 000100101zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 200 | OPB =  94 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2105 ns Started: 2005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146   9 0 3 12 0
#    Time: 2105 ns Started: 2095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2115 ns Started: 2015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  94 0 3  3 0
#    Time: 2115 ns Started: 2105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2125 ns Started: 2025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  94 0 3  3 0
#    Time: 2125 ns Started: 2115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2135 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 0 | OPA = 200 | OPB =  94 |
# time :                 2135 | monitor_results_stored = 000100001zzzzzz
# Scoreboard :reference input: @ 2135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 200 | OPB =  94 
#  time =                 2135 | reference_results_stored = 000100001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2135 ns Started: 2035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200  94 0 3  3 0
#    Time: 2135 ns Started: 2125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2145 ns Started: 2045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 229 0 3 12 1
#    Time: 2145 ns Started: 2135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2155 ns Started: 2055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 229 0 3 12 1
#    Time: 2155 ns Started: 2145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB = 229 |
# Monitor @ 2165 
#  RES = 234 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 2165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB = 229 
#  time =                 2165 | reference_results_stored = 011101010zzzzz1
# time :                 2165 | monitor_results_stored = 011101010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 2165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 123 | OPB = 230 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2165 ns Started: 2065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87 229 0 3 12 1
#    Time: 2165 ns Started: 2155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2175 ns Started: 2075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 230 0 3 12 0
#    Time: 2175 ns Started: 2165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2185 ns Started: 2085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 230 0 3 12 0
#    Time: 2185 ns Started: 2175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2195 
#  RES = 222 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 2195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 123 | OPB = 230 |
# time :                 2195 | monitor_results_stored = 011011110zzzzz1
# Scoreboard :reference input: @ 2195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 123 | OPB = 230 
#  time =                 2195 | reference_results_stored = 011011110zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 2195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  51 | OPB = 142 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2195 ns Started: 2095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 123 230 0 3 12 0
#    Time: 2195 ns Started: 2185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2205 ns Started: 2105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 142 0 3  3 1
#    Time: 2205 ns Started: 2195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2215 ns Started: 2115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 142 0 3  3 1
#    Time: 2215 ns Started: 2205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA =  51 | OPB = 142 |
# Monitor @ 2225 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  51 | OPB = 142 
#  time =                 2225 | reference_results_stored = 001000000zzzzzz
# time :                 2225 | monitor_results_stored = 001000000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB = 214 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2225 ns Started: 2125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 142 0 3  3 1
#    Time: 2225 ns Started: 2215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2235 ns Started: 2135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30 214 0 3  5 1
#    Time: 2235 ns Started: 2225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2245 ns Started: 2145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30 214 0 3  5 1
#    Time: 2245 ns Started: 2235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2255 
#  RES =  55 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB = 214 |
# time :                 2255 | monitor_results_stored = 000110111zzzzzz
# Scoreboard :reference input: @ 2255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  30 | OPB = 214 
#  time =                 2255 | reference_results_stored = 000110111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  84 | OPB =  16 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2255 ns Started: 2155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30 214 0 3  5 1
#    Time: 2255 ns Started: 2245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2265 ns Started: 2165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  16 0 3  2 0
#    Time: 2265 ns Started: 2255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2275 ns Started: 2175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  16 0 3  2 0
#    Time: 2275 ns Started: 2265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 0 | OPA =  84 | OPB =  16 |
# Monitor @ 2285 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  84 | OPB =  16 
#  time =                 2285 | reference_results_stored = 001010100zzzzzz
# time :                 2285 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB =  84 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2285 ns Started: 2185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  16 0 3  2 0
#    Time: 2285 ns Started: 2275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2295 ns Started: 2195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  84 0 3 13 0
#    Time: 2295 ns Started: 2285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2305 ns Started: 2205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  84 0 3 13 0
#    Time: 2305 ns Started: 2295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2315 
#  RES =  72 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 2315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB =  84 |
# time :                 2315 | monitor_results_stored = 001001000zzzzz0
# Scoreboard :reference input: @ 2315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB =  84 
#  time =                 2315 | reference_results_stored = 001001000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  16 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2315 ns Started: 2215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  84 0 3 13 0
#    Time: 2315 ns Started: 2305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2325 ns Started: 2225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  16 0 3  5 1
#    Time: 2325 ns Started: 2315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2335 ns Started: 2235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  16 0 3  5 1
#    Time: 2335 ns Started: 2325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  16 |
# Monitor @ 2345 
#  RES = 225 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  16 
#  time =                 2345 | reference_results_stored = 011100001zzzzzz
# time :                 2345 | monitor_results_stored = 011100001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   0 | OPB = 251 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2345 ns Started: 2245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  16 0 3  5 1
#    Time: 2345 ns Started: 2335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2355 ns Started: 2255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 251 0 3  4 0
#    Time: 2355 ns Started: 2345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2365 ns Started: 2265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 251 0 3  4 0
#    Time: 2365 ns Started: 2355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2375 
#  RES = 251 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 0 | OPA =   0 | OPB = 251 |
# time :                 2375 | monitor_results_stored = 011111011zzzzzz
# Scoreboard :reference input: @ 2375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =   0 | OPB = 251 
#  time =                 2375 | reference_results_stored = 011111011zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  94 | OPB =   0 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2375 ns Started: 2275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 251 0 3  4 0
#    Time: 2375 ns Started: 2365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2385 ns Started: 2285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94   0 0 3  4 1
#    Time: 2385 ns Started: 2375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2395 ns Started: 2295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94   0 0 3  4 1
#    Time: 2395 ns Started: 2385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 1 | OPA =  94 | OPB =   0 |
# Monitor @ 2405 
#  RES =  94 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA =  94 | OPB =   0 
#  time =                 2405 | reference_results_stored = 001011110zzzzzz
# time :                 2405 | monitor_results_stored = 001011110zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  65 | OPB =  62 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2405 ns Started: 2305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94   0 0 3  4 1
#    Time: 2405 ns Started: 2395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2415 ns Started: 2315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65  62 0 3  3 1
#    Time: 2415 ns Started: 2405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2425 ns Started: 2325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65  62 0 3  3 1
#    Time: 2425 ns Started: 2415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2435 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA =  65 | OPB =  62 |
# time :                 2435 | monitor_results_stored = 010000000zzzzzz
# Scoreboard :reference input: @ 2435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  65 | OPB =  62 
#  time =                 2435 | reference_results_stored = 010000000zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB = 195 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2435 ns Started: 2335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  65  62 0 3  3 1
#    Time: 2435 ns Started: 2425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2445 ns Started: 2345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 195 0 3  0 1
#    Time: 2445 ns Started: 2435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2455 ns Started: 2355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 195 0 3  0 1
#    Time: 2455 ns Started: 2445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB = 195 |
# Monitor @ 2465 
#  RES =  65 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB = 195 
#  time =                 2465 | reference_results_stored = 001000001zzzzzz
# time :                 2465 | monitor_results_stored = 001000001zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB =  73 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2465 ns Started: 2365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 195 0 3  0 1
#    Time: 2465 ns Started: 2455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2475 ns Started: 2375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25  73 0 3  5 0
#    Time: 2475 ns Started: 2465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2485 ns Started: 2385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25  73 0 3  5 0
#    Time: 2485 ns Started: 2475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2495 
#  RES = 175 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB =  73 |
# time :                 2495 | monitor_results_stored = 010101111zzzzzz
# Scoreboard :reference input: @ 2495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB =  73 
#  time =                 2495 | reference_results_stored = 010101111zzzzzz
# <-----------------------------PASS----------------------------->
# Driver @ 2495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =  99 | OPB = 228 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2495 ns Started: 2395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25  73 0 3  5 0
#    Time: 2495 ns Started: 2485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2505 ns Started: 2405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 228 0 3 12 0
#    Time: 2505 ns Started: 2495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2515 ns Started: 2415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 228 0 3 12 0
#    Time: 2515 ns Started: 2505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =  99 | OPB = 228 |
# Monitor @ 2525 
#  RES =  54 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 2525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =  99 | OPB = 228 
#  time =                 2525 | reference_results_stored = 000110110zzzzz1
# time :                 2525 | monitor_results_stored = 000110110zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 2525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 167 | OPB = 103 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2525 ns Started: 2425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 228 0 3 12 0
#    Time: 2525 ns Started: 2515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2535 ns Started: 2435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 167 103 1 3  5 0
#    Time: 2535 ns Started: 2525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2545 ns Started: 2445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 167 103 1 3  5 0
#    Time: 2545 ns Started: 2535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2555 
#  RES = 166 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 3 | CIN = 0 | OPA = 167 | OPB = 103 |
# time :                 2555 | monitor_results_stored = 010100110zzzzzz
# Scoreboard :reference input: @ 2555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 167 | OPB = 103 
#  time =                 2555 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  36 | OPB = 141 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2555 ns Started: 2455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 167 103 1 3  5 0
#    Time: 2555 ns Started: 2545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2565 ns Started: 2465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 141 1 3  6 1
#    Time: 2565 ns Started: 2555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2575 ns Started: 2475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 141 1 3  6 1
#    Time: 2575 ns Started: 2565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 3 | CIN = 1 | OPA =  36 | OPB = 141 |
# Monitor @ 2585 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  36 | OPB = 141 
#  time =                 2585 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2585 | monitor_results_stored = 010001100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA =  88 | OPB =  43 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2585 ns Started: 2485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 141 1 3  6 1
#    Time: 2585 ns Started: 2575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2595 ns Started: 2495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88  43 1 0  6 1
#    Time: 2595 ns Started: 2585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2605 ns Started: 2505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88  43 1 0  6 1
#    Time: 2605 ns Started: 2595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2615 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 0 | CIN = 1 | OPA =  88 | OPB =  43 |
# time :                 2615 | monitor_results_stored = 010001100zzzzzz
# Scoreboard :reference input: @ 2615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA =  88 | OPB =  43 
#  time =                 2615 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB =  27 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2615 ns Started: 2515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88  43 1 0  6 1
#    Time: 2615 ns Started: 2605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2625 ns Started: 2525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197  27 1 3  6 1
#    Time: 2625 ns Started: 2615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2635 ns Started: 2535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197  27 1 3  6 1
#    Time: 2635 ns Started: 2625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB =  27 |
# Monitor @ 2645 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA = 197 | OPB =  27 
#  time =                 2645 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2645 | monitor_results_stored = 000011010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 235 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2645 ns Started: 2545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 197  27 1 3  6 1
#    Time: 2645 ns Started: 2635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2655 ns Started: 2555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 235 1 0  6 1
#    Time: 2655 ns Started: 2645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2665 ns Started: 2565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 235 1 0  6 1
#    Time: 2665 ns Started: 2655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2675 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 235 |
# time :                 2675 | monitor_results_stored = 000011010zzzzzz
# Scoreboard :reference input: @ 2675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 160 | OPB = 235 
#  time =                 2675 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB =  29 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2675 ns Started: 2575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 235 1 0  6 1
#    Time: 2675 ns Started: 2665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2685 ns Started: 2585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  29 1 3  6 1
#    Time: 2685 ns Started: 2675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2695 ns Started: 2595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  29 1 3  6 1
#    Time: 2695 ns Started: 2685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB =  29 |
# Monitor @ 2705 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  87 | OPB =  29 
#  time =                 2705 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2705 | monitor_results_stored = 000011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB = 215 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2705 ns Started: 2605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87  29 1 3  6 1
#    Time: 2705 ns Started: 2695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2715 ns Started: 2615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 215 1 0  5 0
#    Time: 2715 ns Started: 2705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2725 ns Started: 2625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 215 1 0  5 0
#    Time: 2725 ns Started: 2715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2735 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB = 215 |
# time :                 2735 | monitor_results_stored = 000011100zzzzzz
# Scoreboard :reference input: @ 2735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB = 215 
#  time =                 2735 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  18 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2735 ns Started: 2635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135 215 1 0  5 0
#    Time: 2735 ns Started: 2725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2745 ns Started: 2645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  18 1 0  7 0
#    Time: 2745 ns Started: 2735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2755 ns Started: 2655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  18 1 0  7 0
#    Time: 2755 ns Started: 2745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  18 |
# Monitor @ 2765 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  18 
#  time =                 2765 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2765 | monitor_results_stored = 000011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 250 | OPB =  11 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2765 ns Started: 2665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  18 1 0  7 0
#    Time: 2765 ns Started: 2755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2775 ns Started: 2675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  11 1 0  4 0
#    Time: 2775 ns Started: 2765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2785 ns Started: 2685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  11 1 0  4 0
#    Time: 2785 ns Started: 2775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2795 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 0 | CIN = 0 | OPA = 250 | OPB =  11 |
# time :                 2795 | monitor_results_stored = 000011100zzzzzz
# Scoreboard :reference input: @ 2795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 250 | OPB =  11 
#  time =                 2795 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  22 | OPB = 237 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2795 ns Started: 2695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 250  11 1 0  4 0
#    Time: 2795 ns Started: 2785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2805 ns Started: 2705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 237 1 0  5 1
#    Time: 2805 ns Started: 2795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2815 ns Started: 2715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 237 1 0  5 1
#    Time: 2815 ns Started: 2805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 0 | CIN = 1 | OPA =  22 | OPB = 237 |
# Monitor @ 2825 
#  RES =  28 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  22 | OPB = 237 
#  time =                 2825 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2825 | monitor_results_stored = 000011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB =  18 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2825 ns Started: 2725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  22 237 1 0  5 1
#    Time: 2825 ns Started: 2815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2835 ns Started: 2735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147  18 1 3  4 0
#    Time: 2835 ns Started: 2825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2845 ns Started: 2745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147  18 1 3  4 0
#    Time: 2845 ns Started: 2835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2855 
#  RES = 147 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB =  18 |
# time :                 2855 | monitor_results_stored = 010010011zzzzzz
# Scoreboard :reference input: @ 2855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB =  18 
#  time =                 2855 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  19 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2855 ns Started: 2755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147  18 1 3  4 0
#    Time: 2855 ns Started: 2845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2865 ns Started: 2765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  19 1 3  7 1
#    Time: 2865 ns Started: 2855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2875 ns Started: 2775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  19 1 3  7 1
#    Time: 2875 ns Started: 2865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  19 |
# Monitor @ 2885 
#  RES =  20 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  19 
#  time =                 2885 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2885 | monitor_results_stored = 000010100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  48 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2885 ns Started: 2785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  19 1 3  7 1
#    Time: 2885 ns Started: 2875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2895 ns Started: 2795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  48 1 3  4 1
#    Time: 2895 ns Started: 2885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2905 ns Started: 2805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  48 1 3  4 1
#    Time: 2905 ns Started: 2895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2915 
#  RES = 242 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  48 |
# time :                 2915 | monitor_results_stored = 011110010zzzzzz
# Scoreboard :reference input: @ 2915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 242 | OPB =  48 
#  time =                 2915 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  68 | OPB =  94 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2915 ns Started: 2815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  48 1 3  4 1
#    Time: 2915 ns Started: 2905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2925 ns Started: 2825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  68  94 1 0  4 0
#    Time: 2925 ns Started: 2915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2935 ns Started: 2835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  68  94 1 0  4 0
#    Time: 2935 ns Started: 2925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 0 | CIN = 0 | OPA =  68 | OPB =  94 |
# Monitor @ 2945 
#  RES = 242 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 2945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  68 | OPB =  94 
#  time =                 2945 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 2945 | monitor_results_stored = 011110010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 2945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB =  24 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2945 ns Started: 2845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  68  94 1 0  4 0
#    Time: 2945 ns Started: 2935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2955 ns Started: 2855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56  24 1 3  7 0
#    Time: 2955 ns Started: 2945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2965 ns Started: 2865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56  24 1 3  7 0
#    Time: 2965 ns Started: 2955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 2975 
#  RES =  25 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 2975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_B | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB =  24 |
# time :                 2975 | monitor_results_stored = 000011001zzzzzz
# Scoreboard :reference input: @ 2975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  7 | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB =  24 
#  time =                 2975 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 2975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  12 | OPB = 151 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2975 ns Started: 2875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56  24 1 3  7 0
#    Time: 2975 ns Started: 2965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2985 ns Started: 2885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 151 1 3  5 0
#    Time: 2985 ns Started: 2975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 2995 ns Started: 2895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 151 1 3  5 0
#    Time: 2995 ns Started: 2985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 3 | CIN = 0 | OPA =  12 | OPB = 151 |
# Monitor @ 3005 
#  RES =  11 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  12 | OPB = 151 
#  time =                 3005 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3005 | monitor_results_stored = 000001011zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  11 | OPB = 138 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3005 ns Started: 2905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 151 1 3  5 0
#    Time: 3005 ns Started: 2995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3015 ns Started: 2915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11 138 1 0  4 0
#    Time: 3015 ns Started: 3005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3025 ns Started: 2925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11 138 1 0  4 0
#    Time: 3025 ns Started: 3015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3035 
#  RES =  11 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_A | INP_VALID = 0 | CIN = 0 | OPA =  11 | OPB = 138 |
# time :                 3035 | monitor_results_stored = 000001011zzzzzz
# Scoreboard :reference input: @ 3035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  11 | OPB = 138 
#  time =                 3035 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 229 | OPB = 230 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3035 ns Started: 2935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11 138 1 0  4 0
#    Time: 3035 ns Started: 3025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3045 ns Started: 2945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 229 230 1 3  5 0
#    Time: 3045 ns Started: 3035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3055 ns Started: 2955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 229 230 1 3  5 0
#    Time: 3055 ns Started: 3045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 3 | CIN = 0 | OPA = 229 | OPB = 230 |
# Monitor @ 3065 
#  RES = 228 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 229 | OPB = 230 
#  time =                 3065 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3065 | monitor_results_stored = 011100100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  51 | OPB =  29 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3065 ns Started: 2965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 229 230 1 3  5 0
#    Time: 3065 ns Started: 3055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3075 ns Started: 2975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  29 1 0  5 1
#    Time: 3075 ns Started: 3065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3085 ns Started: 2985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  29 1 0  5 1
#    Time: 3085 ns Started: 3075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3095 
#  RES = 228 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = DEC_A | INP_VALID = 0 | CIN = 1 | OPA =  51 | OPB =  29 |
# time :                 3095 | monitor_results_stored = 011100100zzzzzz
# Scoreboard :reference input: @ 3095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  51 | OPB =  29 
#  time =                 3095 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA =  17 | OPB =  85 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3095 ns Started: 2995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  29 1 0  5 1
#    Time: 3095 ns Started: 3085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3105 ns Started: 3005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17  85 1 0  6 0
#    Time: 3105 ns Started: 3095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3115 ns Started: 3015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17  85 1 0  6 0
#    Time: 3115 ns Started: 3105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = INC_B | INP_VALID = 0 | CIN = 0 | OPA =  17 | OPB =  85 |
# Monitor @ 3125 
#  RES = 228 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA =  17 | OPB =  85 
#  time =                 3125 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3125 | monitor_results_stored = 011100100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB =  42 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3125 ns Started: 3025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  17  85 1 0  6 0
#    Time: 3125 ns Started: 3115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3135 ns Started: 3035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110  42 0 0 11 1
#    Time: 3135 ns Started: 3125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3145 ns Started: 3045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110  42 0 0 11 1
#    Time: 3145 ns Started: 3135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3155 
#  RES = 252 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB =  42 |
# time :                 3155 | monitor_results_stored = 011111100zzzzzz
# Scoreboard :reference input: @ 3155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB =  42 
#  time =                 3155 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 107 | OPB = 202 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3155 ns Started: 3055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110  42 0 0 11 1
#    Time: 3155 ns Started: 3145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3165 ns Started: 3065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 202 0 0  6 1
#    Time: 3165 ns Started: 3155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3175 ns Started: 3075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 202 0 0  6 1
#    Time: 3175 ns Started: 3165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 0 | CIN = 1 | OPA = 107 | OPB = 202 |
# Monitor @ 3185 
#  RES = 252 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 107 | OPB = 202 
#  time =                 3185 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3185 | monitor_results_stored = 011111100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB = 167 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3185 ns Started: 3085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 202 0 0  6 1
#    Time: 3185 ns Started: 3175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3195 ns Started: 3095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 167 0 0  8 0
#    Time: 3195 ns Started: 3185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3205 ns Started: 3105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 167 0 0  8 0
#    Time: 3205 ns Started: 3195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3215 
#  RES = 252 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB = 167 |
# time :                 3215 | monitor_results_stored = 011111100zzzzzz
# Scoreboard :reference input: @ 3215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB = 167 
#  time =                 3215 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 249 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3215 ns Started: 3115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60 167 0 0  8 0
#    Time: 3215 ns Started: 3205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3225 ns Started: 3125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 249 0 3  6 0
#    Time: 3225 ns Started: 3215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3235 ns Started: 3135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 249 0 3  6 0
#    Time: 3235 ns Started: 3225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 249 |
# Monitor @ 3245 
#  RES = 167 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 249 
#  time =                 3245 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3245 | monitor_results_stored = 010100111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  50 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3245 ns Started: 3145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 249 0 3  6 0
#    Time: 3245 ns Started: 3235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3255 ns Started: 3155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 217 0 0  7 1
#    Time: 3255 ns Started: 3245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3265 ns Started: 3165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 217 0 0  7 1
#    Time: 3265 ns Started: 3255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3275 
#  RES = 167 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_B | INP_VALID = 0 | CIN = 1 | OPA =  50 | OPB = 217 |
# time :                 3275 | monitor_results_stored = 010100111zzzzzz
# Scoreboard :reference input: @ 3275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 1 | OPA =  50 | OPB = 217 
#  time =                 3275 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB =  76 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3275 ns Started: 3175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 217 0 0  7 1
#    Time: 3275 ns Started: 3265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3285 ns Started: 3185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  76 0 0 11 0
#    Time: 3285 ns Started: 3275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3295 ns Started: 3195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  76 0 0 11 0
#    Time: 3295 ns Started: 3285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB =  76 |
# Monitor @ 3305 
#  RES = 167 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB =  76 
#  time =                 3305 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3305 | monitor_results_stored = 010100111zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  78 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3305 ns Started: 3205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95  76 0 0 11 0
#    Time: 3305 ns Started: 3295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3315 ns Started: 3215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  78 0 3 10 0
#    Time: 3315 ns Started: 3305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3325 ns Started: 3225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  78 0 3 10 0
#    Time: 3325 ns Started: 3315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3335 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_B | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  78 |
# time :                 3335 | monitor_results_stored = 010011100zzzzzz
# Scoreboard :reference input: @ 3335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  27 | OPB =  78 
#  time =                 3335 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3335 ns Started: 3235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27  78 0 3 10 0
#    Time: 3335 ns Started: 3325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3345 ns Started: 3245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 134 0 0  9 0
#    Time: 3345 ns Started: 3335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3355 ns Started: 3255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 134 0 0  9 0
#    Time: 3355 ns Started: 3345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB = 134 |
# Monitor @ 3365 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB = 134 
#  time =                 3365 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3365 | monitor_results_stored = 010011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 137 | OPB =  64 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3365 ns Started: 3265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94 134 0 0  9 0
#    Time: 3365 ns Started: 3355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3375 ns Started: 3275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137  64 0 0  6 1
#    Time: 3375 ns Started: 3365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3385 ns Started: 3285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137  64 0 0  6 1
#    Time: 3385 ns Started: 3375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3395 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 0 | CIN = 1 | OPA = 137 | OPB =  64 |
# time :                 3395 | monitor_results_stored = 010011100zzzzzz
# Scoreboard :reference input: @ 3395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA = 137 | OPB =  64 
#  time =                 3395 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  61 | OPB =  51 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3395 ns Started: 3295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137  64 0 0  6 1
#    Time: 3395 ns Started: 3385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3405 ns Started: 3305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  51 0 0  8 1
#    Time: 3405 ns Started: 3395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3415 ns Started: 3315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  51 0 0  8 1
#    Time: 3415 ns Started: 3405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 0 | CIN = 1 | OPA =  61 | OPB =  51 |
# Monitor @ 3425 
#  RES = 156 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  61 | OPB =  51 
#  time =                 3425 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3425 | monitor_results_stored = 010011100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 146 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3425 ns Started: 3325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  51 0 0  8 1
#    Time: 3425 ns Started: 3415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3435 ns Started: 3335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 146 0 3  6 1
#    Time: 3435 ns Started: 3425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3445 ns Started: 3345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 146 0 3  6 1
#    Time: 3445 ns Started: 3435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3455 
#  RES = 176 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 146 |
# time :                 3455 | monitor_results_stored = 010110000zzzzzz
# Scoreboard :reference input: @ 3455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 146 
#  time =                 3455 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA =  45 | OPB =  92 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3455 ns Started: 3355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 146 0 3  6 1
#    Time: 3455 ns Started: 3445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3465 ns Started: 3365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  92 0 0  6 0
#    Time: 3465 ns Started: 3455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3475 ns Started: 3375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  92 0 0  6 0
#    Time: 3475 ns Started: 3465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 0 | CIN = 0 | OPA =  45 | OPB =  92 |
# Monitor @ 3485 
#  RES = 176 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 0 | OPA =  45 | OPB =  92 
#  time =                 3485 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3485 | monitor_results_stored = 010110000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 3 | CIN = 0 | OPA = 249 | OPB =  41 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3485 ns Started: 3385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  92 0 0  6 0
#    Time: 3485 ns Started: 3475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3495 ns Started: 3395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 0 3 11 0
#    Time: 3495 ns Started: 3485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3505 ns Started: 3405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 0 3 11 0
#    Time: 3505 ns Started: 3495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3515 
#  RES =  82 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 3 | CIN = 0 | OPA = 249 | OPB =  41 |
# time :                 3515 | monitor_results_stored = 001010010zzzzzz
# Scoreboard :reference input: @ 3515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 3 | CIN = 0 | OPA = 249 | OPB =  41 
#  time =                 3515 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB =  72 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3515 ns Started: 3415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 0 3 11 0
#    Time: 3515 ns Started: 3505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3525 ns Started: 3425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  72 0 0  7 0
#    Time: 3525 ns Started: 3515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3535 ns Started: 3435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  72 0 0  7 0
#    Time: 3535 ns Started: 3525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_B | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB =  72 |
# Monitor @ 3545 
#  RES =  82 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  7 | INP_VALID = 0 | CIN = 0 | OPA = 135 | OPB =  72 
#  time =                 3545 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3545 | monitor_results_stored = 001010010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  36 | OPB = 221 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3545 ns Started: 3445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  72 0 0  7 0
#    Time: 3545 ns Started: 3535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3555 ns Started: 3455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 221 0 0 10 0
#    Time: 3555 ns Started: 3545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3565 ns Started: 3465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 221 0 0 10 0
#    Time: 3565 ns Started: 3555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3575 
#  RES =  82 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_B | INP_VALID = 0 | CIN = 0 | OPA =  36 | OPB = 221 |
# time :                 3575 | monitor_results_stored = 001010010zzzzzz
# Scoreboard :reference input: @ 3575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  36 | OPB = 221 
#  time =                 3575 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA =  13 | OPB =   4 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3575 ns Started: 3475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  36 221 0 0 10 0
#    Time: 3575 ns Started: 3565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3585 ns Started: 3485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13   4 0 3  9 1
#    Time: 3585 ns Started: 3575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3595 ns Started: 3495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13   4 0 3  9 1
#    Time: 3595 ns Started: 3585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_A | INP_VALID = 3 | CIN = 1 | OPA =  13 | OPB =   4 |
# Monitor @ 3605 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  9 | INP_VALID = 3 | CIN = 1 | OPA =  13 | OPB =   4 
#  time =                 3605 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3605 | monitor_results_stored = 000011010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  46 | OPB =  75 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3605 ns Started: 3505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13   4 0 3  9 1
#    Time: 3605 ns Started: 3595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3615 ns Started: 3515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46  75 0 0  8 0
#    Time: 3615 ns Started: 3605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3625 ns Started: 3525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46  75 0 0  8 0
#    Time: 3625 ns Started: 3615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3635 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 0 | CIN = 0 | OPA =  46 | OPB =  75 |
# time :                 3635 | monitor_results_stored = 000011010zzzzzz
# Scoreboard :reference input: @ 3635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  46 | OPB =  75 
#  time =                 3635 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 174 | OPB = 186 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3635 ns Started: 3535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  46  75 0 0  8 0
#    Time: 3635 ns Started: 3625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3645 ns Started: 3545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 186 0 3  8 1
#    Time: 3645 ns Started: 3635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3655 ns Started: 3555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 186 0 3  8 1
#    Time: 3655 ns Started: 3645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHR1_A | INP_VALID = 3 | CIN = 1 | OPA = 174 | OPB = 186 |
# Monitor @ 3665 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 174 | OPB = 186 
#  time =                 3665 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3665 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB = 207 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3665 ns Started: 3565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 186 0 3  8 1
#    Time: 3665 ns Started: 3655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3675 ns Started: 3575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 207 0 0  6 1
#    Time: 3675 ns Started: 3665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3685 ns Started: 3585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 207 0 0  6 1
#    Time: 3685 ns Started: 3675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3695 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 3695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOT_A | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB = 207 |
# time :                 3695 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 3695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  6 | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB = 207 
#  time =                 3695 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA =  69 | OPB =  37 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3695 ns Started: 3595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 207 0 0  6 1
#    Time: 3695 ns Started: 3685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3705 ns Started: 3605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  37 0 0 11 1
#    Time: 3705 ns Started: 3695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3715 ns Started: 3615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  37 0 0 11 1
#    Time: 3715 ns Started: 3705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = SHL1_B | INP_VALID = 0 | CIN = 1 | OPA =  69 | OPB =  37 |
# Monitor @ 3725 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 3725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 11 | INP_VALID = 0 | CIN = 1 | OPA =  69 | OPB =  37 
#  time =                 3725 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3725 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 3725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 165 | OPB = 234 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3725 ns Started: 3625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  37 0 0 11 1
#    Time: 3725 ns Started: 3715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3735 ns Started: 3635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 234 1 0  3 0
#    Time: 3735 ns Started: 3725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3745 ns Started: 3645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 234 1 0  3 0
#    Time: 3745 ns Started: 3735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3755 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 3755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA = 165 | OPB = 234 |
# time :                 3755 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 3755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 165 | OPB = 234 
#  time =                 3755 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB =  68 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3755 ns Started: 3655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 234 1 0  3 0
#    Time: 3755 ns Started: 3745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3765 ns Started: 3665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  68 1 0  8 0
#    Time: 3765 ns Started: 3755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3775 ns Started: 3675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  68 1 0  8 0
#    Time: 3775 ns Started: 3765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB =  68 |
# Monitor @ 3785 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 3785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  94 | OPB =  68 
#  time =                 3785 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3785 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 3785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 241 | OPB =  66 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3785 ns Started: 3685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  68 1 0  8 0
#    Time: 3785 ns Started: 3775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3795 ns Started: 3695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241  66 1 0  1 0
#    Time: 3795 ns Started: 3785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3805 ns Started: 3705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241  66 1 0  1 0
#    Time: 3805 ns Started: 3795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3815 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 0 | CIN = 0 | OPA = 241 | OPB =  66 |
# time :                 3815 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 241 | OPB =  66 
#  time =                 3815 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB =  60 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3815 ns Started: 3715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241  66 1 0  1 0
#    Time: 3815 ns Started: 3805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3825 ns Started: 3725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  60 1 0  9 0
#    Time: 3825 ns Started: 3815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3835 ns Started: 3735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  60 1 0  9 0
#    Time: 3835 ns Started: 3825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3845 ns Started: 3745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  60 1 0  9 0
#    Time: 3845 ns Started: 3835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3855 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SH_MUL | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB =  60 |
# time :                 3855 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB =  60 
#  time =                 3855 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 137 | OPB = 105 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3855 ns Started: 3755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64  60 1 0  9 0
#    Time: 3855 ns Started: 3845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3865 ns Started: 3765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 105 1 0  2 0
#    Time: 3865 ns Started: 3855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3875 ns Started: 3775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 105 1 0  2 0
#    Time: 3875 ns Started: 3865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 137 | OPB = 105 |
# Monitor @ 3885 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 137 | OPB = 105 
#  time =                 3885 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3885 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 3885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  42 | OPB =  56 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3885 ns Started: 3785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 137 105 1 0  2 0
#    Time: 3885 ns Started: 3875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3895 ns Started: 3795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  56 1 0  3 0
#    Time: 3895 ns Started: 3885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3905 ns Started: 3805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  56 1 0  3 0
#    Time: 3905 ns Started: 3895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3915 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA =  42 | OPB =  56 |
# time :                 3915 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  42 | OPB =  56 
#  time =                 3915 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 3915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 244 | OPB =  74 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3915 ns Started: 3815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  56 1 0  3 0
#    Time: 3915 ns Started: 3905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3925 ns Started: 3825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  74 1 0  2 0
#    Time: 3925 ns Started: 3915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3935 ns Started: 3835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  74 1 0  2 0
#    Time: 3935 ns Started: 3925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 244 | OPB =  74 |
# Monitor @ 3945 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 244 | OPB =  74 
#  time =                 3945 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3945 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 3945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  23 | OPB =  69 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3945 ns Started: 3845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  74 1 0  2 0
#    Time: 3945 ns Started: 3935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3955 ns Started: 3855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23  69 1 0 10 0
#    Time: 3955 ns Started: 3945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3965 ns Started: 3865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23  69 1 0 10 0
#    Time: 3965 ns Started: 3955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3975 ns Started: 3875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23  69 1 0 10 0
#    Time: 3975 ns Started: 3965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 3985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA =  23 | OPB =  69 |
# Monitor @ 3985 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 3985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  23 | OPB =  69 
#  time =                 3985 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 3985 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 3985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 212 | OPB =  74 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3985 ns Started: 3885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  23  69 1 0 10 0
#    Time: 3985 ns Started: 3975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 3995 ns Started: 3895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  74 1 0 10 1
#    Time: 3995 ns Started: 3985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4005 ns Started: 3905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  74 1 0 10 1
#    Time: 4005 ns Started: 3995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4015 ns Started: 3915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  74 1 0 10 1
#    Time: 4015 ns Started: 4005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 1 | OPA = 212 | OPB =  74 |
# Monitor @ 4025 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 212 | OPB =  74 
#  time =                 4025 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4025 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB = 235 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4025 ns Started: 3925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  74 1 0 10 1
#    Time: 4025 ns Started: 4015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4035 ns Started: 3935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 235 1 0  1 1
#    Time: 4035 ns Started: 4025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4045 ns Started: 3945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 235 1 0  1 1
#    Time: 4045 ns Started: 4035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4055 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 4055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB = 235 |
# time :                 4055 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 4055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB = 235 
#  time =                 4055 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 198 | OPB =  58 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4055 ns Started: 3955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 235 1 0  1 1
#    Time: 4055 ns Started: 4045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4065 ns Started: 3965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198  58 1 0  0 1
#    Time: 4065 ns Started: 4055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4075 ns Started: 3975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198  58 1 0  0 1
#    Time: 4075 ns Started: 4065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 1 | OPA = 198 | OPB =  58 |
# Monitor @ 4085 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 198 | OPB =  58 
#  time =                 4085 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4085 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  66 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4085 ns Started: 3985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198  58 1 0  0 1
#    Time: 4085 ns Started: 4075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4095 ns Started: 3995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  66 1 0 10 0
#    Time: 4095 ns Started: 4085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4105 ns Started: 4005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  66 1 0 10 0
#    Time: 4105 ns Started: 4095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4115 ns Started: 4015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  66 1 0 10 0
#    Time: 4115 ns Started: 4105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  66 |
# Monitor @ 4125 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  66 
#  time =                 4125 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4125 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB =  54 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4125 ns Started: 4025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  66 1 0 10 0
#    Time: 4125 ns Started: 4115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4135 ns Started: 4035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71  54 1 0  2 1
#    Time: 4135 ns Started: 4125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4145 ns Started: 4045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71  54 1 0  2 1
#    Time: 4145 ns Started: 4135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4155 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 4155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB =  54 |
# time :                 4155 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 4155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  71 | OPB =  54 
#  time =                 4155 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB = 250 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4155 ns Started: 4055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71  54 1 0  2 1
#    Time: 4155 ns Started: 4145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4165 ns Started: 4065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2 250 1 0  0 1
#    Time: 4165 ns Started: 4155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4175 ns Started: 4075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2 250 1 0  0 1
#    Time: 4175 ns Started: 4165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB = 250 |
# Monitor @ 4185 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB = 250 
#  time =                 4185 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4185 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB = 169 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4185 ns Started: 4085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2 250 1 0  0 1
#    Time: 4185 ns Started: 4175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4195 ns Started: 4095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 169 1 0  2 1
#    Time: 4195 ns Started: 4185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4205 ns Started: 4105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 169 1 0  2 1
#    Time: 4205 ns Started: 4195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4215 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 4215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB = 169 |
# time :                 4215 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 4215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  66 | OPB = 169 
#  time =                 4215 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4215 ns Started: 4115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 169 1 0  2 1
#    Time: 4215 ns Started: 4205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4225 ns Started: 4125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  67 1 0 10 1
#    Time: 4225 ns Started: 4215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4235 ns Started: 4135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  67 1 0 10 1
#    Time: 4235 ns Started: 4225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4245 ns Started: 4145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  67 1 0 10 1
#    Time: 4245 ns Started: 4235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4255 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  67 |
# time :                 4255 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB =  67 
#  time =                 4255 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  99 | OPB = 193 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4255 ns Started: 4155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142  67 1 0 10 1
#    Time: 4255 ns Started: 4245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4265 ns Started: 4165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 193 1 0  2 0
#    Time: 4265 ns Started: 4255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4275 ns Started: 4175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 193 1 0  2 0
#    Time: 4275 ns Started: 4265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA =  99 | OPB = 193 |
# Monitor @ 4285 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  99 | OPB = 193 
#  time =                 4285 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4285 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB = 112 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4285 ns Started: 4185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 193 1 0  2 0
#    Time: 4285 ns Started: 4275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4295 ns Started: 4195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 112 1 0  2 0
#    Time: 4295 ns Started: 4285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4305 ns Started: 4205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 112 1 0  2 0
#    Time: 4305 ns Started: 4295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4315 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB = 112 |
# time :                 4315 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 248 | OPB = 112 
#  time =                 4315 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 183 | OPB =  63 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4315 ns Started: 4215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 112 1 0  2 0
#    Time: 4315 ns Started: 4305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4325 ns Started: 4225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  63 1 0  2 0
#    Time: 4325 ns Started: 4315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4335 ns Started: 4235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  63 1 0  2 0
#    Time: 4335 ns Started: 4325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 183 | OPB =  63 |
# Monitor @ 4345 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 183 | OPB =  63 
#  time =                 4345 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4345 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB = 220 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4345 ns Started: 4245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183  63 1 0  2 0
#    Time: 4345 ns Started: 4335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4355 ns Started: 4255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193 220 1 0  9 0
#    Time: 4355 ns Started: 4345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4365 ns Started: 4265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193 220 1 0  9 0
#    Time: 4365 ns Started: 4355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4375 ns Started: 4275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193 220 1 0  9 0
#    Time: 4375 ns Started: 4365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SH_MUL | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB = 220 |
# Monitor @ 4385 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 4385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB = 220 
#  time =                 4385 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4385 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------FAIL----------------------------->
# Driver @ 4385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB =  84 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4385 ns Started: 4285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193 220 1 0  9 0
#    Time: 4385 ns Started: 4375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4395 ns Started: 4295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 0  5 0
#    Time: 4395 ns Started: 4385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4405 ns Started: 4305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 0  5 0
#    Time: 4405 ns Started: 4395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4415 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB =  84 |
# time :                 4415 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 202 | OPB =  84 
#  time =                 4415 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 231 | OPB = 124 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4415 ns Started: 4315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 0  5 0
#    Time: 4415 ns Started: 4405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4425 ns Started: 4325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 124 0 0 12 0
#    Time: 4425 ns Started: 4415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4435 ns Started: 4335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 124 0 0 12 0
#    Time: 4435 ns Started: 4425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA = 231 | OPB = 124 |
# Monitor @ 4445 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 231 | OPB = 124 
#  time =                 4445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4445 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4445 ns Started: 4345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 124 0 0 12 0
#    Time: 4445 ns Started: 4435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4455 ns Started: 4355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 229 0 0  0 1
#    Time: 4455 ns Started: 4445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4465 ns Started: 4365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 229 0 0  0 1
#    Time: 4465 ns Started: 4455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4475 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 229 |
# time :                 4475 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 229 
#  time =                 4475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 207 | OPB = 123 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4475 ns Started: 4375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 229 0 0  0 1
#    Time: 4475 ns Started: 4465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4485 ns Started: 4385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207 123 0 0  1 0
#    Time: 4485 ns Started: 4475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4495 ns Started: 4395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207 123 0 0  1 0
#    Time: 4495 ns Started: 4485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 0 | CIN = 0 | OPA = 207 | OPB = 123 |
# Monitor @ 4505 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA = 207 | OPB = 123 
#  time =                 4505 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4505 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB =   1 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4505 ns Started: 4405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 207 123 0 0  1 0
#    Time: 4505 ns Started: 4495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4515 ns Started: 4415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97   1 0 0 12 0
#    Time: 4515 ns Started: 4505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4525 ns Started: 4425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97   1 0 0 12 0
#    Time: 4525 ns Started: 4515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4535 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB =   1 |
# time :                 4535 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  97 | OPB =   1 
#  time =                 4535 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB =  50 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4535 ns Started: 4435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  97   1 0 0 12 0
#    Time: 4535 ns Started: 4525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4545 ns Started: 4445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  50 0 0 13 1
#    Time: 4545 ns Started: 4535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4555 ns Started: 4455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  50 0 0 13 1
#    Time: 4555 ns Started: 4545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB =  50 |
# Monitor @ 4565 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 1 | OPA = 153 | OPB =  50 
#  time =                 4565 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4565 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB = 211 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4565 ns Started: 4465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153  50 0 0 13 1
#    Time: 4565 ns Started: 4555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4575 ns Started: 4475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 211 0 0  2 1
#    Time: 4575 ns Started: 4565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4585 ns Started: 4485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 211 0 0  2 1
#    Time: 4585 ns Started: 4575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4595 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB = 211 |
# time :                 4595 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 142 | OPB = 211 
#  time =                 4595 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 184 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4595 ns Started: 4495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 211 0 0  2 1
#    Time: 4595 ns Started: 4585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4605 ns Started: 4505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 184 0 0  3 0
#    Time: 4605 ns Started: 4595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4615 ns Started: 4515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 184 0 0  3 0
#    Time: 4615 ns Started: 4605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 184 |
# Monitor @ 4625 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 254 | OPB = 184 
#  time =                 4625 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4625 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  63 | OPB = 253 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4625 ns Started: 4525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 184 0 0  3 0
#    Time: 4625 ns Started: 4615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4635 ns Started: 4535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 253 0 0  5 1
#    Time: 4635 ns Started: 4625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4645 ns Started: 4545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 253 0 0  5 1
#    Time: 4645 ns Started: 4635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4655 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 1 | OPA =  63 | OPB = 253 |
# time :                 4655 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  63 | OPB = 253 
#  time =                 4655 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  63 | OPB =  10 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4655 ns Started: 4555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 253 0 0  5 1
#    Time: 4655 ns Started: 4645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4665 ns Started: 4565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63  10 0 0 12 0
#    Time: 4665 ns Started: 4655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4675 ns Started: 4575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63  10 0 0 12 0
#    Time: 4675 ns Started: 4665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA =  63 | OPB =  10 |
# Monitor @ 4685 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  63 | OPB =  10 
#  time =                 4685 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4685 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  13 | OPB = 182 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4685 ns Started: 4585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63  10 0 0 12 0
#    Time: 4685 ns Started: 4675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4695 ns Started: 4595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 182 0 0  5 1
#    Time: 4695 ns Started: 4685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4705 ns Started: 4605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 182 0 0  5 1
#    Time: 4705 ns Started: 4695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4715 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 1 | OPA =  13 | OPB = 182 |
# time :                 4715 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA =  13 | OPB = 182 
#  time =                 4715 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 136 | OPB = 216 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4715 ns Started: 4615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 182 0 0  5 1
#    Time: 4715 ns Started: 4705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4725 ns Started: 4625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 216 0 0 12 0
#    Time: 4725 ns Started: 4715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4735 ns Started: 4635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 216 0 0 12 0
#    Time: 4735 ns Started: 4725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA = 136 | OPB = 216 |
# Monitor @ 4745 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 136 | OPB = 216 
#  time =                 4745 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4745 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 226 | OPB =  80 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4745 ns Started: 4645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136 216 0 0 12 0
#    Time: 4745 ns Started: 4735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4755 ns Started: 4655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  80 0 0 13 0
#    Time: 4755 ns Started: 4745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4765 ns Started: 4665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  80 0 0 13 0
#    Time: 4765 ns Started: 4755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4775 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 0 | OPA = 226 | OPB =  80 |
# time :                 4775 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA = 226 | OPB =  80 
#  time =                 4775 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  73 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4775 ns Started: 4675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  80 0 0 13 0
#    Time: 4775 ns Started: 4765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4785 ns Started: 4685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  73 0 0  0 0
#    Time: 4785 ns Started: 4775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4795 ns Started: 4695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  73 0 0  0 0
#    Time: 4795 ns Started: 4785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  73 |
# Monitor @ 4805 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 109 | OPB =  73 
#  time =                 4805 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4805 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 101 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4805 ns Started: 4705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  73 0 0  0 0
#    Time: 4805 ns Started: 4795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4815 ns Started: 4715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 101 0 0  3 0
#    Time: 4815 ns Started: 4805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4825 ns Started: 4725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 101 0 0  3 0
#    Time: 4825 ns Started: 4815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4835 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 101 |
# time :                 4835 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 101 
#  time =                 4835 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 212 | OPB =  85 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4835 ns Started: 4735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 101 0 0  3 0
#    Time: 4835 ns Started: 4825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4845 ns Started: 4745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  85 0 0  0 0
#    Time: 4845 ns Started: 4835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4855 ns Started: 4755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  85 0 0  0 0
#    Time: 4855 ns Started: 4845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA = 212 | OPB =  85 |
# Monitor @ 4865 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 212 | OPB =  85 
#  time =                 4865 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4865 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 219 | OPB =  54 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4865 ns Started: 4765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  85 0 0  0 0
#    Time: 4865 ns Started: 4855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4875 ns Started: 4775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  54 0 0  5 1
#    Time: 4875 ns Started: 4865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4885 ns Started: 4785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  54 0 0  5 1
#    Time: 4885 ns Started: 4875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4895 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 1 | OPA = 219 | OPB =  54 |
# time :                 4895 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 219 | OPB =  54 
#  time =                 4895 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB = 190 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4895 ns Started: 4795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  54 0 0  5 1
#    Time: 4895 ns Started: 4885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4905 ns Started: 4805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 190 0 0  3 0
#    Time: 4905 ns Started: 4895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4915 ns Started: 4815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 190 0 0  3 0
#    Time: 4915 ns Started: 4905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB = 190 |
# Monitor @ 4925 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB = 190 
#  time =                 4925 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4925 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB =  40 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4925 ns Started: 4825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51 190 0 0  3 0
#    Time: 4925 ns Started: 4915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4935 ns Started: 4835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  40 0 0  1 1
#    Time: 4935 ns Started: 4925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4945 ns Started: 4845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  40 0 0  1 1
#    Time: 4945 ns Started: 4935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4955 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB =  40 |
# time :                 4955 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  94 | OPB =  40 
#  time =                 4955 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 4955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 196 | OPB = 164 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4955 ns Started: 4855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  94  40 0 0  1 1
#    Time: 4955 ns Started: 4945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4965 ns Started: 4865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 164 0 0  2 1
#    Time: 4965 ns Started: 4955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4975 ns Started: 4875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 164 0 0  2 1
#    Time: 4975 ns Started: 4965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 1 | OPA = 196 | OPB = 164 |
# Monitor @ 4985 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 196 | OPB = 164 
#  time =                 4985 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 4985 | monitor_results_stored = 010101110zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 4985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4985 ns Started: 4885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196 164 0 0  2 1
#    Time: 4985 ns Started: 4975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 4995 ns Started: 4895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 4995 ns Started: 4985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5005 ns Started: 4905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 5005 ns Started: 4995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5015 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 |
# time :                 5015 | monitor_results_stored = 001000000zzzzz0
# Scoreboard :reference input: @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 
#  time =                 5015 | reference_results_stored = 001000000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 222 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5015 ns Started: 4915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 5015 ns Started: 5005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5025 ns Started: 4925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 222 0 3 13 0
#    Time: 5025 ns Started: 5015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5035 ns Started: 4935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 222 0 3 13 0
#    Time: 5035 ns Started: 5025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 222 |
# Monitor @ 5045 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 222 
#  time =                 5045 | reference_results_stored = 000000100zzzzz1
# time :                 5045 | monitor_results_stored = 000000100zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5045 ns Started: 4945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 222 0 3 13 0
#    Time: 5045 ns Started: 5035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5055 ns Started: 4955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 13 1
#    Time: 5055 ns Started: 5045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5065 ns Started: 4965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 13 1
#    Time: 5065 ns Started: 5055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5075 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 |
# time :                 5075 | monitor_results_stored = 000010000zzzzz0
# Scoreboard :reference input: @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
#  time =                 5075 | reference_results_stored = 000010000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5075 ns Started: 4975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 13 1
#    Time: 5075 ns Started: 5065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5085 ns Started: 4985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 13 0
#    Time: 5085 ns Started: 5075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5095 ns Started: 4995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 13 0
#    Time: 5095 ns Started: 5085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 |
# Monitor @ 5105 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 210 
#  time =                 5105 | reference_results_stored = 001000000zzzzz1
# time :                 5105 | monitor_results_stored = 001000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5105 ns Started: 5005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 210 0 3 13 0
#    Time: 5105 ns Started: 5095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5115 ns Started: 5015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 5115 ns Started: 5105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5125 ns Started: 5025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 5125 ns Started: 5115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5135 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 |
# time :                 5135 | monitor_results_stored = 001000000zzzzz0
# Scoreboard :reference input: @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 106 
#  time =                 5135 | reference_results_stored = 001000000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 243 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5135 ns Started: 5035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 106 0 3 13 1
#    Time: 5135 ns Started: 5125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5145 ns Started: 5045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 243 0 3 13 0
#    Time: 5145 ns Started: 5135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5155 ns Started: 5055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 243 0 3 13 0
#    Time: 5155 ns Started: 5145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 243 |
# Monitor @ 5165 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 243 
#  time =                 5165 | reference_results_stored = 000100000zzzzz1
# time :                 5165 | monitor_results_stored = 000100000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5165 ns Started: 5065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 243 0 3 13 0
#    Time: 5165 ns Started: 5155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5175 ns Started: 5075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 13 1
#    Time: 5175 ns Started: 5165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5185 ns Started: 5085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 13 1
#    Time: 5185 ns Started: 5175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5195 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 |
# time :                 5195 | monitor_results_stored = 000100000zzzzz0
# Scoreboard :reference input: @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  67 
#  time =                 5195 | reference_results_stored = 000100000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  89 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5195 ns Started: 5095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  67 0 3 13 1
#    Time: 5195 ns Started: 5185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5205 ns Started: 5105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  89 0 3 13 1
#    Time: 5205 ns Started: 5195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5215 ns Started: 5115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  89 0 3 13 1
#    Time: 5215 ns Started: 5205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  89 |
# Monitor @ 5225 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  89 
#  time =                 5225 | reference_results_stored = 010000000zzzzz1
# time :                 5225 | monitor_results_stored = 010000000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 221 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5225 ns Started: 5125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  89 0 3 13 1
#    Time: 5225 ns Started: 5215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5235 ns Started: 5135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 221 0 3 13 0
#    Time: 5235 ns Started: 5225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5245 ns Started: 5145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 221 0 3 13 0
#    Time: 5245 ns Started: 5235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5255 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 221 |
# time :                 5255 | monitor_results_stored = 000001000zzzzz0
# Scoreboard :reference input: @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 221 
#  time =                 5255 | reference_results_stored = 000001000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  10 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5255 ns Started: 5155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 221 0 3 13 0
#    Time: 5255 ns Started: 5245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5265 ns Started: 5165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 13 0
#    Time: 5265 ns Started: 5255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5275 ns Started: 5175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 13 0
#    Time: 5275 ns Started: 5265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  10 |
# Monitor @ 5285 
#  RES =  64 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  10 
#  time =                 5285 | reference_results_stored = 001000000zzzzz0
# time :                 5285 | monitor_results_stored = 001000000zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 5285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5285 ns Started: 5185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 13 0
#    Time: 5285 ns Started: 5275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5295 ns Started: 5195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5295 ns Started: 5285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5305 ns Started: 5205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5305 ns Started: 5295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5315 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 |
# time :                 5315 | monitor_results_stored = 000000001zzzzz0
# Scoreboard :reference input: @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
#  time =                 5315 | reference_results_stored = 000000001zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5315 ns Started: 5215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5315 ns Started: 5305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5325 ns Started: 5225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5325 ns Started: 5315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5335 ns Started: 5235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5335 ns Started: 5325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 |
# Monitor @ 5345 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
#  time =                 5345 | reference_results_stored = 000000001zzzzz1
# time :                 5345 | monitor_results_stored = 000000001zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 153 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5345 ns Started: 5245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 13 0
#    Time: 5345 ns Started: 5335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5355 ns Started: 5255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 153 0 3 13 1
#    Time: 5355 ns Started: 5345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5365 ns Started: 5265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 153 0 3 13 1
#    Time: 5365 ns Started: 5355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5375 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 153 |
# time :                 5375 | monitor_results_stored = 010000000zzzzz0
# Scoreboard :reference input: @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 153 
#  time =                 5375 | reference_results_stored = 010000000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 139 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5375 ns Started: 5275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 153 0 3 13 1
#    Time: 5375 ns Started: 5365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5385 ns Started: 5285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 139 0 3 13 1
#    Time: 5385 ns Started: 5375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5395 ns Started: 5295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 139 0 3 13 1
#    Time: 5395 ns Started: 5385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 139 |
# Monitor @ 5405 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 139 
#  time =                 5405 | reference_results_stored = 000100000zzzzz1
# time :                 5405 | monitor_results_stored = 000100000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 206 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5405 ns Started: 5305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 139 0 3 13 1
#    Time: 5405 ns Started: 5395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5415 ns Started: 5315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 206 0 3 13 0
#    Time: 5415 ns Started: 5405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5425 ns Started: 5325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 206 0 3 13 0
#    Time: 5425 ns Started: 5415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5435 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 206 |
# time :                 5435 | monitor_results_stored = 000000100zzzzz0
# Scoreboard :reference input: @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 206 
#  time =                 5435 | reference_results_stored = 000000100zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  24 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5435 ns Started: 5335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 206 0 3 13 0
#    Time: 5435 ns Started: 5425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5445 ns Started: 5345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  24 0 3 13 0
#    Time: 5445 ns Started: 5435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5455 ns Started: 5355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  24 0 3 13 0
#    Time: 5455 ns Started: 5445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  24 |
# Monitor @ 5465 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  24 
#  time =                 5465 | reference_results_stored = 000000001zzzzz1
# time :                 5465 | monitor_results_stored = 000000001zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5465 ns Started: 5365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  24 0 3 13 0
#    Time: 5465 ns Started: 5455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5475 ns Started: 5375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5475 ns Started: 5465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5485 ns Started: 5385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5485 ns Started: 5475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5495 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 |
# time :                 5495 | monitor_results_stored = 000001000zzzzz0
# Scoreboard :reference input: @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  37 
#  time =                 5495 | reference_results_stored = 000001000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 220 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5495 ns Started: 5395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  37 0 3 13 1
#    Time: 5495 ns Started: 5485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5505 ns Started: 5405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 220 0 3 13 0
#    Time: 5505 ns Started: 5495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5515 ns Started: 5415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 220 0 3 13 0
#    Time: 5515 ns Started: 5505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 220 |
# Monitor @ 5525 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 220 
#  time =                 5525 | reference_results_stored = 000010000zzzzz1
# time :                 5525 | monitor_results_stored = 000010000zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 123 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5525 ns Started: 5425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 220 0 3 13 0
#    Time: 5525 ns Started: 5515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5535 ns Started: 5435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 123 0 3 13 1
#    Time: 5535 ns Started: 5525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5545 ns Started: 5445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 123 0 3 13 1
#    Time: 5545 ns Started: 5535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5555 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 123 |
# time :                 5555 | monitor_results_stored = 000100000zzzzz0
# Scoreboard :reference input: @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 123 
#  time =                 5555 | reference_results_stored = 000100000zzzzz1
# <-----------------------------FAIL----------------------------->
# Driver @ 5555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 151 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5555 ns Started: 5455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 123 0 3 13 1
#    Time: 5555 ns Started: 5545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5565 ns Started: 5465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 151 0 3 13 0
#    Time: 5565 ns Started: 5555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5575 ns Started: 5475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 151 0 3 13 0
#    Time: 5575 ns Started: 5565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 151 |
# Monitor @ 5585 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 151 
#  time =                 5585 | reference_results_stored = 000000010zzzzz1
# time :                 5585 | monitor_results_stored = 000000010zzzzz0
# <-----------------------------FAIL----------------------------->
# Driver @ 5585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  76 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5585 ns Started: 5485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 151 0 3 13 0
#    Time: 5585 ns Started: 5575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5595 ns Started: 5495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  76 0 3 12 1
#    Time: 5595 ns Started: 5585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5605 ns Started: 5505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  76 0 3 12 1
#    Time: 5605 ns Started: 5595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5615 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  76 |
# time :                 5615 | monitor_results_stored = 000010000zzzzz1
# Scoreboard :reference input: @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  76 
#  time =                 5615 | reference_results_stored = 000010000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 145 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5615 ns Started: 5515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  76 0 3 12 1
#    Time: 5615 ns Started: 5605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5625 ns Started: 5525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 145 0 3 12 0
#    Time: 5625 ns Started: 5615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5635 ns Started: 5535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 145 0 3 12 0
#    Time: 5635 ns Started: 5625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 145 |
# Monitor @ 5645 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 145 
#  time =                 5645 | reference_results_stored = 000000010zzzzz1
# time :                 5645 | monitor_results_stored = 000000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5645 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 218 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5645 ns Started: 5545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 145 0 3 12 0
#    Time: 5645 ns Started: 5635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5655 ns Started: 5555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 218 0 3 12 0
#    Time: 5655 ns Started: 5645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5665 ns Started: 5565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 218 0 3 12 0
#    Time: 5665 ns Started: 5655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5675 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 218 |
# time :                 5675 | monitor_results_stored = 000000100zzzzz1
# Scoreboard :reference input: @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 218 
#  time =                 5675 | reference_results_stored = 000000100zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5675 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  10 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5675 ns Started: 5575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 218 0 3 12 0
#    Time: 5675 ns Started: 5665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5685 ns Started: 5585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 12 1
#    Time: 5685 ns Started: 5675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5695 ns Started: 5595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 12 1
#    Time: 5695 ns Started: 5685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  10 |
# Monitor @ 5705 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  10 
#  time =                 5705 | reference_results_stored = 000000100zzzzz0
# time :                 5705 | monitor_results_stored = 000000100zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 5705 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 130 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5705 ns Started: 5605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  10 0 3 12 1
#    Time: 5705 ns Started: 5695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5715 ns Started: 5615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 130 0 3 12 1
#    Time: 5715 ns Started: 5705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5725 ns Started: 5625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 130 0 3 12 1
#    Time: 5725 ns Started: 5715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5735 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 130 |
# time :                 5735 | monitor_results_stored = 000000100zzzzz1
# Scoreboard :reference input: @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 130 
#  time =                 5735 | reference_results_stored = 000000100zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5735 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 234 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5735 ns Started: 5635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 130 0 3 12 1
#    Time: 5735 ns Started: 5725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5745 ns Started: 5645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 234 0 3 12 1
#    Time: 5745 ns Started: 5735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5755 ns Started: 5655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 234 0 3 12 1
#    Time: 5755 ns Started: 5745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 234 |
# Monitor @ 5765 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 234 
#  time =                 5765 | reference_results_stored = 000000100zzzzz1
# time :                 5765 | monitor_results_stored = 000000100zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5765 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  27 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5765 ns Started: 5665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 234 0 3 12 1
#    Time: 5765 ns Started: 5755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5775 ns Started: 5675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  27 0 3 12 0
#    Time: 5775 ns Started: 5765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5785 ns Started: 5685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  27 0 3 12 0
#    Time: 5785 ns Started: 5775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5795 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  27 |
# time :                 5795 | monitor_results_stored = 000001000zzzzz1
# Scoreboard :reference input: @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  27 
#  time =                 5795 | reference_results_stored = 000001000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5795 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5795 ns Started: 5695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  27 0 3 12 0
#    Time: 5795 ns Started: 5785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5805 ns Started: 5705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5805 ns Started: 5795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5815 ns Started: 5715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5815 ns Started: 5805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 |
# Monitor @ 5825 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
#  time =                 5825 | reference_results_stored = 000100000zzzzz1
# time :                 5825 | monitor_results_stored = 000100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5825 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 103 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5825 ns Started: 5725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5825 ns Started: 5815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5835 ns Started: 5735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 103 0 3 12 0
#    Time: 5835 ns Started: 5825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5845 ns Started: 5745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 103 0 3 12 0
#    Time: 5845 ns Started: 5835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5855 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 103 |
# time :                 5855 | monitor_results_stored = 010000000zzzzz1
# Scoreboard :reference input: @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 103 
#  time =                 5855 | reference_results_stored = 010000000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5855 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5855 ns Started: 5755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 103 0 3 12 0
#    Time: 5855 ns Started: 5845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5865 ns Started: 5765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 12 0
#    Time: 5865 ns Started: 5855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5875 ns Started: 5775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 12 0
#    Time: 5875 ns Started: 5865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 |
# Monitor @ 5885 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 129 
#  time =                 5885 | reference_results_stored = 000000010zzzzz1
# time :                 5885 | monitor_results_stored = 000000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5885 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 114 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5885 ns Started: 5785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 129 0 3 12 0
#    Time: 5885 ns Started: 5875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5895 ns Started: 5795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 114 0 3 12 1
#    Time: 5895 ns Started: 5885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5905 ns Started: 5805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 114 0 3 12 1
#    Time: 5905 ns Started: 5895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5915 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 114 |
# time :                 5915 | monitor_results_stored = 000000100zzzzz1
# Scoreboard :reference input: @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 114 
#  time =                 5915 | reference_results_stored = 000000100zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5915 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5915 ns Started: 5815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 114 0 3 12 1
#    Time: 5915 ns Started: 5905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5925 ns Started: 5825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5925 ns Started: 5915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5935 ns Started: 5835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5935 ns Started: 5925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 |
# Monitor @ 5945 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 229 
#  time =                 5945 | reference_results_stored = 000100000zzzzz1
# time :                 5945 | monitor_results_stored = 000100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5945 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  43 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5945 ns Started: 5845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 229 0 3 12 0
#    Time: 5945 ns Started: 5935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5955 ns Started: 5855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  43 0 3 12 1
#    Time: 5955 ns Started: 5945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5965 ns Started: 5865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  43 0 3 12 1
#    Time: 5965 ns Started: 5955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 5975 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  43 |
# time :                 5975 | monitor_results_stored = 000001000zzzzz1
# Scoreboard :reference input: @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  43 
#  time =                 5975 | reference_results_stored = 000001000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 5975 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 165 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5975 ns Started: 5875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  43 0 3 12 1
#    Time: 5975 ns Started: 5965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5985 ns Started: 5885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 165 0 3 12 1
#    Time: 5985 ns Started: 5975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 5995 ns Started: 5895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 165 0 3 12 1
#    Time: 5995 ns Started: 5985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 165 |
# Monitor @ 6005 
#  RES =  32 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 165 
#  time =                 6005 | reference_results_stored = 000100000zzzzz1
# time :                 6005 | monitor_results_stored = 000100000zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6005 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  34 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6005 ns Started: 5905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 165 0 3 12 1
#    Time: 6005 ns Started: 5995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6015 ns Started: 5915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  34 0 3 12 1
#    Time: 6015 ns Started: 6005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6025 ns Started: 5925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  34 0 3 12 1
#    Time: 6025 ns Started: 6015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6035 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  34 |
# time :                 6035 | monitor_results_stored = 000000100zzzzz1
# Scoreboard :reference input: @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB =  34 
#  time =                 6035 | reference_results_stored = 000000100zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6035 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =   9 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6035 ns Started: 5935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  34 0 3 12 1
#    Time: 6035 ns Started: 6025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6045 ns Started: 5945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   9 0 3 12 0
#    Time: 6045 ns Started: 6035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6055 ns Started: 5955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   9 0 3 12 0
#    Time: 6055 ns Started: 6045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =   9 |
# Monitor @ 6065 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =   9 
#  time =                 6065 | reference_results_stored = 000000010zzzzz0
# time :                 6065 | monitor_results_stored = 000000010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 6065 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 249 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6065 ns Started: 5965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1   9 0 3 12 0
#    Time: 6065 ns Started: 6055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6075 ns Started: 5975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 1
#    Time: 6075 ns Started: 6065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6085 ns Started: 5985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 1
#    Time: 6085 ns Started: 6075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6095 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 249 |
# time :                 6095 | monitor_results_stored = 000000010zzzzz1
# Scoreboard :reference input: @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 249 
#  time =                 6095 | reference_results_stored = 000000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 249 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6095 ns Started: 5995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 1
#    Time: 6095 ns Started: 6085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6105 ns Started: 6005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 0
#    Time: 6105 ns Started: 6095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6115 ns Started: 6015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 0
#    Time: 6115 ns Started: 6105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 249 |
# Monitor @ 6125 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB = 249 
#  time =                 6125 | reference_results_stored = 000000010zzzzz1
# time :                 6125 | monitor_results_stored = 000000010zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 192 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6125 ns Started: 6025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 249 0 3 12 0
#    Time: 6125 ns Started: 6115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6135 ns Started: 6035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 192 0 3 12 1
#    Time: 6135 ns Started: 6125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6145 ns Started: 6045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 192 0 3 12 1
#    Time: 6145 ns Started: 6135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6155 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 192 |
# time :                 6155 | monitor_results_stored = 000000001zzzzz1
# Scoreboard :reference input: @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 192 
#  time =                 6155 | reference_results_stored = 000000001zzzzz1
# <-----------------------------PASS----------------------------->
# Driver @ 6155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6155 ns Started: 6055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 192 0 3 12 1
#    Time: 6155 ns Started: 6145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6165 ns Started: 6065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 6165 ns Started: 6155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6175 ns Started: 6075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 6175 ns Started: 6165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 |
# Monitor @ 6185 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 6185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   1 | OPB = 180 
#  time =                 6185 | reference_results_stored = 000010000zzzzz1
# time :                 6185 | monitor_results_stored = 000010000zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 165 | OPB = 124 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6185 ns Started: 6085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1 180 0 3 12 1
#    Time: 6185 ns Started: 6175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6195 ns Started: 6095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 124 1 3  3 0
#    Time: 6195 ns Started: 6185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6205 ns Started: 6105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 124 1 3  3 0
#    Time: 6205 ns Started: 6195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6215 
#  RES =  41 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA = 165 | OPB = 124 |
# time :                 6215 | monitor_results_stored = 0001010010zzzzz
# Scoreboard :reference input: @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 165 | OPB = 124 
#  time =                 6215 | reference_results_stored = 0001010010zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  22 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6215 ns Started: 6115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 124 1 3  3 0
#    Time: 6215 ns Started: 6205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6225 ns Started: 6125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  22 1 3  2 0
#    Time: 6225 ns Started: 6215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6235 ns Started: 6135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  22 1 3  2 0
#    Time: 6235 ns Started: 6225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  22 |
# Monitor @ 6245 
#  RES =  61 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA =  39 | OPB =  22 
#  time =                 6245 | reference_results_stored = 000111101z0zzzz
# time :                 6245 | monitor_results_stored = 000111101z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 131 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6245 ns Started: 6145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  39  22 1 3  2 0
#    Time: 6245 ns Started: 6235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6255 ns Started: 6155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 131 1 1  3 0
#    Time: 6255 ns Started: 6245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6265 ns Started: 6165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 131 1 1  3 0
#    Time: 6265 ns Started: 6255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB = 128 
# Monitor @ 6275 
#  RES = 167 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 131 |
# time :                 6275 | monitor_results_stored = 0101001110zzzzz
# Scoreboard :reference input: @ 6275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 189 | OPB = 131 
#  time =                 6275 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6275 ns Started: 6175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189 131 1 1  3 0
#    Time: 6275 ns Started: 6265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6285 ns Started: 6185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 128 1 0  3 0
#    Time: 6285 ns Started: 6275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6295 ns Started: 6195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 128 1 0  3 0
#    Time: 6295 ns Started: 6285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 246 | OPB = 127 
# Monitor @ 6305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB = 128 |
# Monitor @ 6305 
#  RES = 167 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  33 | OPB = 128 
#  time =                 6305 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6305 | monitor_results_stored = 0101001110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6305 ns Started: 6205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 128 1 0  3 0
#    Time: 6305 ns Started: 6295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6315 ns Started: 6215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 127 1 0  3 1
#    Time: 6315 ns Started: 6305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6325 ns Started: 6225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 127 1 0  3 1
#    Time: 6325 ns Started: 6315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB =  12 
# Monitor @ 6335 
#  RES = 166 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 246 | OPB = 127 |
# time :                 6335 | monitor_results_stored = 0101001100zzzzz
# Scoreboard :reference input: @ 6335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 246 | OPB = 127 
#  time =                 6335 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6335 ns Started: 6235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 127 1 0  3 1
#    Time: 6335 ns Started: 6325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6345 ns Started: 6245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  12 1 0  3 1
#    Time: 6345 ns Started: 6335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6355 ns Started: 6255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  12 1 0  3 1
#    Time: 6355 ns Started: 6345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 6365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  68 
# Monitor @ 6365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB =  12 |
# Monitor @ 6365 
#  RES = 166 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  45 | OPB =  12 
#  time =                 6365 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6365 | monitor_results_stored = 0101001100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6365 ns Started: 6265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  45  12 1 0  3 1
#    Time: 6365 ns Started: 6355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6375 ns Started: 6275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  68 1 2  3 1
#    Time: 6375 ns Started: 6365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6385 ns Started: 6285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  68 1 2  3 1
#    Time: 6385 ns Started: 6375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 6395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB = 218 
# Monitor @ 6395 
#  RES = 120 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  68 |
# time :                 6395 | monitor_results_stored = 0011110000zzzzz
# Scoreboard :reference input: @ 6395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 124 | OPB =  68 
#  time =                 6395 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6395 ns Started: 6295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  68 1 2  3 1
#    Time: 6395 ns Started: 6385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6405 ns Started: 6305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 218 1 3  3 1
#    Time: 6405 ns Started: 6395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6415 ns Started: 6315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 218 1 3  3 1
#    Time: 6415 ns Started: 6405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB = 218 |
# Monitor @ 6425 
#  RES =  27 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB = 218 
#  time =                 6425 | reference_results_stored = 0000110110zzzzz
# time :                 6425 | monitor_results_stored = 0000110110zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 158 | OPB =  96 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6425 ns Started: 6325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 218 1 3  3 1
#    Time: 6425 ns Started: 6415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6435 ns Started: 6335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 158  96 1 0  0 0
#    Time: 6435 ns Started: 6425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6445 ns Started: 6345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 158  96 1 0  0 0
#    Time: 6445 ns Started: 6435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  51 
# Monitor @ 6455 
#  RES =  28 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 0 | OPA = 158 | OPB =  96 |
# time :                 6455 | monitor_results_stored = 0000111000zzzzz
# Scoreboard :reference input: @ 6455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 158 | OPB =  96 
#  time =                 6455 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6455 ns Started: 6355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 158  96 1 0  0 0
#    Time: 6455 ns Started: 6445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6465 ns Started: 6365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  51 1 0  0 1
#    Time: 6465 ns Started: 6455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6475 ns Started: 6375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  51 1 0  0 1
#    Time: 6475 ns Started: 6465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 224 | OPB = 184 
# Monitor @ 6485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  51 |
# Monitor @ 6485 
#  RES =  27 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 237 | OPB =  51 
#  time =                 6485 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6485 | monitor_results_stored = 0000110110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6485 ns Started: 6385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 237  51 1 0  0 1
#    Time: 6485 ns Started: 6475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6495 ns Started: 6395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 184 1 1  0 0
#    Time: 6495 ns Started: 6485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6505 ns Started: 6405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 184 1 1  0 0
#    Time: 6505 ns Started: 6495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 172 | OPB =  23 
# Monitor @ 6515 
#  RES = 442 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 0 | OPA = 224 | OPB = 184 |
# time :                 6515 | monitor_results_stored = 110111010z1zzzz
# Scoreboard :reference input: @ 6515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA = 224 | OPB = 184 
#  time =                 6515 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6515 ns Started: 6415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 184 1 1  0 0
#    Time: 6515 ns Started: 6505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6525 ns Started: 6425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  23 1 1  0 1
#    Time: 6525 ns Started: 6515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6535 ns Started: 6435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  23 1 1  0 1
#    Time: 6535 ns Started: 6525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 149 | OPB =  94 
# Monitor @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 1 | OPA = 172 | OPB =  23 |
# Monitor @ 6545 
#  RES = 390 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 172 | OPB =  23 
#  time =                 6545 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6545 | monitor_results_stored = 110000110z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6545 ns Started: 6445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  23 1 1  0 1
#    Time: 6545 ns Started: 6535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6555 ns Started: 6455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  94 1 3  0 1
#    Time: 6555 ns Started: 6545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6565 ns Started: 6465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  94 1 3  0 1
#    Time: 6565 ns Started: 6555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6575 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA = 149 | OPB =  94 |
# time :                 6575 | monitor_results_stored = 011110011z0zzzz
# Scoreboard :reference input: @ 6575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA = 149 | OPB =  94 
#  time =                 6575 | reference_results_stored = 011110011z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 173 | OPB = 205 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6575 ns Started: 6475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  94 1 3  0 1
#    Time: 6575 ns Started: 6565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6585 ns Started: 6485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 173 205 1 0  3 0
#    Time: 6585 ns Started: 6575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6595 ns Started: 6495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 173 205 1 0  3 0
#    Time: 6595 ns Started: 6585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  71 | OPB = 147 
# Monitor @ 6605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA = 173 | OPB = 205 |
# Monitor @ 6605 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 173 | OPB = 205 
#  time =                 6605 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6605 | monitor_results_stored = 011110011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6605 ns Started: 6505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 173 205 1 0  3 0
#    Time: 6605 ns Started: 6595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6615 ns Started: 6515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 147 1 0  3 0
#    Time: 6615 ns Started: 6605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6625 ns Started: 6525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 147 1 0  3 0
#    Time: 6625 ns Started: 6615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  11 | OPB =  14 
# Monitor @ 6635 
#  RES = 243 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 6635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA =  71 | OPB = 147 |
# time :                 6635 | monitor_results_stored = 011110011z0zzzz
# Scoreboard :reference input: @ 6635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  71 | OPB = 147 
#  time =                 6635 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6635 ns Started: 6535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  71 147 1 0  3 0
#    Time: 6635 ns Started: 6625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6645 ns Started: 6545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  14 1 2  3 1
#    Time: 6645 ns Started: 6635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6655 ns Started: 6555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  14 1 2  3 1
#    Time: 6655 ns Started: 6645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  54 | OPB =  88 
# Monitor @ 6665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA =  11 | OPB =  14 |
# Monitor @ 6665 
#  RES = 134 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  11 | OPB =  14 
#  time =                 6665 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6665 | monitor_results_stored = 0100001100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6665 ns Started: 6565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  14 1 2  3 1
#    Time: 6665 ns Started: 6655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6675 ns Started: 6575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  54  88 1 3  3 1
#    Time: 6675 ns Started: 6665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6685 ns Started: 6585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  54  88 1 3  3 1
#    Time: 6685 ns Started: 6675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6695 
#  RES = 477 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 1 | OPA =  54 | OPB =  88 |
# time :                 6695 | monitor_results_stored = 1110111011zzzzz
# Scoreboard :reference input: @ 6695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  54 | OPB =  88 
#  time =                 6695 | reference_results_stored = 0110111011zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 6695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB = 102 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6695 ns Started: 6595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  54  88 1 3  3 1
#    Time: 6695 ns Started: 6685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6705 ns Started: 6605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 102 1 3  3 0
#    Time: 6705 ns Started: 6695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6715 ns Started: 6615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 102 1 3  3 0
#    Time: 6715 ns Started: 6705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB = 102 |
# Monitor @ 6725 
#  RES =   8 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 110 | OPB = 102 
#  time =                 6725 | reference_results_stored = 0000010000zzzzz
# time :                 6725 | monitor_results_stored = 0000010000zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  96 | OPB = 201 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6725 ns Started: 6625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 102 1 3  3 0
#    Time: 6725 ns Started: 6715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6735 ns Started: 6635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 201 1 1  8 1
#    Time: 6735 ns Started: 6725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6745 ns Started: 6645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 201 1 1  8 1
#    Time: 6745 ns Started: 6735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 131 | OPB =  64 
# Monitor @ 6755 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 1 | CIN = 1 | OPA =  96 | OPB = 201 |
# time :                 6755 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 6755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA =  96 | OPB = 201 
#  time =                 6755 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6755 ns Started: 6655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  96 201 1 1  8 1
#    Time: 6755 ns Started: 6745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6765 ns Started: 6665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131  64 1 2  8 0
#    Time: 6765 ns Started: 6755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6775 ns Started: 6675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131  64 1 2  8 0
#    Time: 6775 ns Started: 6765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB = 111 
# Monitor @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 2 | CIN = 0 | OPA = 131 | OPB =  64 |
# Monitor @ 6785 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 131 | OPB =  64 
#  time =                 6785 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6785 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6785 ns Started: 6685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131  64 1 2  8 0
#    Time: 6785 ns Started: 6775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6795 ns Started: 6695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 111 1 0  8 1
#    Time: 6795 ns Started: 6785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6805 ns Started: 6705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 111 1 0  8 1
#    Time: 6805 ns Started: 6795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 224 | OPB = 110 
# Monitor @ 6815 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB = 111 |
# time :                 6815 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 6815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 1 | OPA =  53 | OPB = 111 
#  time =                 6815 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6815 ns Started: 6715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53 111 1 0  8 1
#    Time: 6815 ns Started: 6805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6825 ns Started: 6725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 110 1 3  8 0
#    Time: 6825 ns Started: 6815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6835 ns Started: 6735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 110 1 3  8 0
#    Time: 6835 ns Started: 6825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 224 | OPB = 110 |
# Monitor @ 6845 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 224 | OPB = 110 
#  time =                 6845 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                 6845 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 244 | OPB = 227 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6845 ns Started: 6745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 110 1 3  8 0
#    Time: 6845 ns Started: 6835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6855 ns Started: 6755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 227 1 0  1 1
#    Time: 6855 ns Started: 6845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6865 ns Started: 6765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 227 1 0  1 1
#    Time: 6865 ns Started: 6855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB =   2 
# Monitor @ 6875 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 0 | CIN = 1 | OPA = 244 | OPB = 227 |
# time :                 6875 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 6875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA = 244 | OPB = 227 
#  time =                 6875 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6875 ns Started: 6775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244 227 1 0  1 1
#    Time: 6875 ns Started: 6865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6885 ns Started: 6785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187   2 1 2  1 1
#    Time: 6885 ns Started: 6875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6895 ns Started: 6795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187   2 1 2  1 1
#    Time: 6895 ns Started: 6885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  80 | OPB =  90 
# Monitor @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB =   2 |
# Monitor @ 6905 
#  RES = 222 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB =   2 
#  time =                 6905 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6905 | monitor_results_stored = 0110111100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6905 ns Started: 6805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187   2 1 2  1 1
#    Time: 6905 ns Started: 6895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6915 ns Started: 6815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80  90 1 0  1 0
#    Time: 6915 ns Started: 6905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6925 ns Started: 6825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80  90 1 0  1 0
#    Time: 6925 ns Started: 6915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 131 | OPB = 182 
# Monitor @ 6935 
#  RES = 222 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 0 | CIN = 0 | OPA =  80 | OPB =  90 |
# time :                 6935 | monitor_results_stored = 0110111100zzzzz
# Scoreboard :reference input: @ 6935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 0 | CIN = 0 | OPA =  80 | OPB =  90 
#  time =                 6935 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6935 ns Started: 6835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80  90 1 0  1 0
#    Time: 6935 ns Started: 6925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6945 ns Started: 6845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 182 1 1  1 0
#    Time: 6945 ns Started: 6935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6955 ns Started: 6855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 182 1 1  1 0
#    Time: 6955 ns Started: 6945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 108 | OPB =  65 
# Monitor @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 1 | CIN = 0 | OPA = 131 | OPB = 182 |
# Monitor @ 6965 
#  RES = 129 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 6965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA = 131 | OPB = 182 
#  time =                 6965 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 6965 | monitor_results_stored = 0100000010zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6965 ns Started: 6865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 182 1 1  1 0
#    Time: 6965 ns Started: 6955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6975 ns Started: 6875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108  65 1 3  1 0
#    Time: 6975 ns Started: 6965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6985 ns Started: 6885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108  65 1 3  1 0
#    Time: 6985 ns Started: 6975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 6995 
#  RES =  43 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA = 108 | OPB =  65 |
# time :                 6995 | monitor_results_stored = 0001010110zzzzz
# Scoreboard :reference input: @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 108 | OPB =  65 
#  time =                 6995 | reference_results_stored = 0001010110zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 6995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  25 | OPB = 252 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 6995 ns Started: 6895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 108  65 1 3  1 0
#    Time: 6995 ns Started: 6985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7005 ns Started: 6905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 252 1 1  3 1
#    Time: 7005 ns Started: 6995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7015 ns Started: 6915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 252 1 1  3 1
#    Time: 7015 ns Started: 7005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 203 | OPB =  64 
# Monitor @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA =  25 | OPB = 252 |
# Monitor @ 7025 
#  RES = 471 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  25 | OPB = 252 
#  time =                 7025 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7025 | monitor_results_stored = 1110101111zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7025 ns Started: 6925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 252 1 1  3 1
#    Time: 7025 ns Started: 7015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7035 ns Started: 6935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  64 1 2  3 1
#    Time: 7035 ns Started: 7025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7045 ns Started: 6945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  64 1 2  3 1
#    Time: 7045 ns Started: 7035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 120 | OPB =  90 
# Monitor @ 7055 
#  RES = 472 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 203 | OPB =  64 |
# time :                 7055 | monitor_results_stored = 1110110001zzzzz
# Scoreboard :reference input: @ 7055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 203 | OPB =  64 
#  time =                 7055 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7055 ns Started: 6955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  64 1 2  3 1
#    Time: 7055 ns Started: 7045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7065 ns Started: 6965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  90 1 3  3 0
#    Time: 7065 ns Started: 7055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7075 ns Started: 6975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  90 1 3  3 0
#    Time: 7075 ns Started: 7065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA = 120 | OPB =  90 |
# Monitor @ 7085 
#  RES =  30 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 120 | OPB =  90 
#  time =                 7085 | reference_results_stored = 0000111100zzzzz
# time :                 7085 | monitor_results_stored = 0000111100zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 238 | OPB = 163 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7085 ns Started: 6985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 120  90 1 3  3 0
#    Time: 7085 ns Started: 7075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7095 ns Started: 6995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 163 1 0 10 1
#    Time: 7095 ns Started: 7085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7105 ns Started: 7005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 163 1 0 10 1
#    Time: 7105 ns Started: 7095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7115 ns Started: 7015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 163 1 0 10 1
#    Time: 7115 ns Started: 7105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 193 
# Monitor @ 7125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 1 | OPA = 238 | OPB = 163 |
# Monitor @ 7125 
#  RES =  29 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 238 | OPB = 163 
#  time =                 7125 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7125 | monitor_results_stored = 0000111010zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7125 ns Started: 7025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 238 163 1 0 10 1
#    Time: 7125 ns Started: 7115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7135 ns Started: 7035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 193 1 1 10 0
#    Time: 7135 ns Started: 7125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7145 ns Started: 7045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 193 1 1 10 0
#    Time: 7145 ns Started: 7135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7155 ns Started: 7055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 193 1 1 10 0
#    Time: 7155 ns Started: 7145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  58 | OPB = 150 
# Monitor @ 7165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 193 |
# Monitor @ 7165 
#  RES =  36 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 193 
#  time =                 7165 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7165 | monitor_results_stored = 000100100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7165 ns Started: 7065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 193 1 1 10 0
#    Time: 7165 ns Started: 7155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7175 ns Started: 7075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 150 1 2 10 1
#    Time: 7175 ns Started: 7165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7185 ns Started: 7085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 150 1 2 10 1
#    Time: 7185 ns Started: 7175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7195 ns Started: 7095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 150 1 2 10 1
#    Time: 7195 ns Started: 7185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 221 | OPB = 177 
# Monitor @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 2 | CIN = 1 | OPA =  58 | OPB = 150 |
# Monitor @ 7205 
#  RES = 488 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA =  58 | OPB = 150 
#  time =                 7205 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7205 | monitor_results_stored = 111101000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7205 ns Started: 7105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 150 1 2 10 1
#    Time: 7205 ns Started: 7195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7215 ns Started: 7115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 177 1 3 10 1
#    Time: 7215 ns Started: 7205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7225 ns Started: 7125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 177 1 3 10 1
#    Time: 7225 ns Started: 7215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7235 ns Started: 7135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 177 1 3 10 1
#    Time: 7235 ns Started: 7225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 1 | OPA = 221 | OPB = 177 |
# Monitor @ 7245 
#  RES =   9 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 221 | OPB = 177 
#  time =                 7245 | reference_results_stored = 010011010zzzzzz
# time :                 7245 | monitor_results_stored = 000001001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =   8 | OPB =   6 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7245 ns Started: 7145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 177 1 3 10 1
#    Time: 7245 ns Started: 7235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7255 ns Started: 7155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8   6 1 0 10 1
#    Time: 7255 ns Started: 7245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7265 ns Started: 7165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8   6 1 0 10 1
#    Time: 7265 ns Started: 7255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7275 ns Started: 7175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8   6 1 0 10 1
#    Time: 7275 ns Started: 7265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 201 | OPB =  32 
# Monitor @ 7285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 1 | OPA =   8 | OPB =   6 |
# Monitor @ 7285 
#  RES =   9 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA =   8 | OPB =   6 
#  time =                 7285 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7285 | monitor_results_stored = 000001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7285 ns Started: 7185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8   6 1 0 10 1
#    Time: 7285 ns Started: 7275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7295 ns Started: 7195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  32 1 0 10 1
#    Time: 7295 ns Started: 7285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7305 ns Started: 7205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  32 1 0 10 1
#    Time: 7305 ns Started: 7295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7315 ns Started: 7215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  32 1 0 10 1
#    Time: 7315 ns Started: 7305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 172 | OPB = 239 
# Monitor @ 7325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 1 | OPA = 201 | OPB =  32 |
# Monitor @ 7325 
#  RES =   9 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 1 | OPA = 201 | OPB =  32 
#  time =                 7325 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7325 | monitor_results_stored = 000001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7325 ns Started: 7225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 201  32 1 0 10 1
#    Time: 7325 ns Started: 7315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7335 ns Started: 7235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 239 1 3 10 1
#    Time: 7335 ns Started: 7325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7345 ns Started: 7245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 239 1 3 10 1
#    Time: 7345 ns Started: 7335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7355 ns Started: 7255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 239 1 3 10 1
#    Time: 7355 ns Started: 7345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 1 | OPA = 172 | OPB = 239 |
# Monitor @ 7365 
#  RES = 361 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 172 | OPB = 239 
#  time =                 7365 | reference_results_stored = 000101000zzzzzz
# time :                 7365 | monitor_results_stored = 101101001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 226 | OPB = 168 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7365 ns Started: 7265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172 239 1 3 10 1
#    Time: 7365 ns Started: 7355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7375 ns Started: 7275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226 168 1 2 10 1
#    Time: 7375 ns Started: 7365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7385 ns Started: 7285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226 168 1 2 10 1
#    Time: 7385 ns Started: 7375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7395 ns Started: 7295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226 168 1 2 10 1
#    Time: 7395 ns Started: 7385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 122 | OPB = 242 
# Monitor @ 7405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 2 | CIN = 1 | OPA = 226 | OPB = 168 |
# Monitor @ 7405 
#  RES = 432 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 226 | OPB = 168 
#  time =                 7405 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7405 | monitor_results_stored = 110110000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7405 ns Started: 7305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226 168 1 2 10 1
#    Time: 7405 ns Started: 7395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7415 ns Started: 7315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 242 1 2 10 1
#    Time: 7415 ns Started: 7405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7425 ns Started: 7325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 242 1 2 10 1
#    Time: 7425 ns Started: 7415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7435 ns Started: 7335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 242 1 2 10 1
#    Time: 7435 ns Started: 7425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 122 | OPB = 114 
# Monitor @ 7445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 2 | CIN = 1 | OPA = 122 | OPB = 242 |
# Monitor @ 7445 
#  RES = 358 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 122 | OPB = 242 
#  time =                 7445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7445 | monitor_results_stored = 101100110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7445 ns Started: 7345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 242 1 2 10 1
#    Time: 7445 ns Started: 7435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7455 ns Started: 7355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 114 1 2 10 0
#    Time: 7455 ns Started: 7445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7465 ns Started: 7365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 114 1 2 10 0
#    Time: 7465 ns Started: 7455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7475 ns Started: 7375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 114 1 2 10 0
#    Time: 7475 ns Started: 7465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 198 | OPB = 148 
# Monitor @ 7485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 2 | CIN = 0 | OPA = 122 | OPB = 114 |
# Monitor @ 7485 
#  RES = 486 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 0 | OPA = 122 | OPB = 114 
#  time =                 7485 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7485 | monitor_results_stored = 111100110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7485 ns Started: 7385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 114 1 2 10 0
#    Time: 7485 ns Started: 7475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7495 ns Started: 7395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198 148 1 3 10 1
#    Time: 7495 ns Started: 7485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7505 ns Started: 7405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198 148 1 3 10 1
#    Time: 7505 ns Started: 7495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7515 ns Started: 7415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198 148 1 3 10 1
#    Time: 7515 ns Started: 7505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 1 | OPA = 198 | OPB = 148 |
# Monitor @ 7525 
#  RES = 504 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 1 | OPA = 198 | OPB = 148 
#  time =                 7525 | reference_results_stored = 011110000zzzzzz
# time :                 7525 | monitor_results_stored = 111111000zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 102 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7525 ns Started: 7425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 198 148 1 3 10 1
#    Time: 7525 ns Started: 7515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7535 ns Started: 7435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 102 1 0  2 0
#    Time: 7535 ns Started: 7525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7545 ns Started: 7445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 102 1 0  2 0
#    Time: 7545 ns Started: 7535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 101 | OPB =  72 
# Monitor @ 7555 
#  RES = 504 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 102 |
# time :                 7555 | monitor_results_stored = 111111000zzzzzz
# Scoreboard :reference input: @ 7555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 104 | OPB = 102 
#  time =                 7555 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7555 ns Started: 7455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 102 1 0  2 0
#    Time: 7555 ns Started: 7545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7565 ns Started: 7465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  72 1 2  2 1
#    Time: 7565 ns Started: 7555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7575 ns Started: 7475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  72 1 2  2 1
#    Time: 7575 ns Started: 7565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 242 | OPB =  39 
# Monitor @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 1 | OPA = 101 | OPB =  72 |
# Monitor @ 7585 
#  RES = 271 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 101 | OPB =  72 
#  time =                 7585 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7585 | monitor_results_stored = 100001111z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7585 ns Started: 7485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101  72 1 2  2 1
#    Time: 7585 ns Started: 7575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7595 ns Started: 7495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  39 1 2  2 0
#    Time: 7595 ns Started: 7585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7605 ns Started: 7505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  39 1 2  2 0
#    Time: 7605 ns Started: 7595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 7615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 219 
# Monitor @ 7615 
#  RES = 237 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 0 | OPA = 242 | OPB =  39 |
# time :                 7615 | monitor_results_stored = 011101101z0zzzz
# Scoreboard :reference input: @ 7615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 242 | OPB =  39 
#  time =                 7615 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7615 ns Started: 7515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  39 1 2  2 0
#    Time: 7615 ns Started: 7605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7625 ns Started: 7525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 219 1 0  2 1
#    Time: 7625 ns Started: 7615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7635 ns Started: 7535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 219 1 0  2 1
#    Time: 7635 ns Started: 7625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 7645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  55 | OPB = 228 
# Monitor @ 7645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 219 |
# Monitor @ 7645 
#  RES = 238 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  27 | OPB = 219 
#  time =                 7645 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7645 | monitor_results_stored = 011101110z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7645 ns Started: 7545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 219 1 0  2 1
#    Time: 7645 ns Started: 7635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7655 ns Started: 7555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 228 1 1  2 1
#    Time: 7655 ns Started: 7645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7665 ns Started: 7565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 228 1 1  2 1
#    Time: 7665 ns Started: 7655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 7675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 109 | OPB =  67 
# Monitor @ 7675 
#  RES =  95 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 1 | OPA =  55 | OPB = 228 |
# time :                 7675 | monitor_results_stored = 001011111z0zzzz
# Scoreboard :reference input: @ 7675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  55 | OPB = 228 
#  time =                 7675 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7675 ns Started: 7575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 228 1 1  2 1
#    Time: 7675 ns Started: 7665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7685 ns Started: 7585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  67 1 2  2 0
#    Time: 7685 ns Started: 7675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7695 ns Started: 7595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  67 1 2  2 0
#    Time: 7695 ns Started: 7685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 7705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB = 219 
# Monitor @ 7705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 0 | OPA = 109 | OPB =  67 |
# Monitor @ 7705 
#  RES = 122 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 109 | OPB =  67 
#  time =                 7705 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7705 | monitor_results_stored = 001111010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7705 ns Started: 7605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  67 1 2  2 0
#    Time: 7705 ns Started: 7695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7715 ns Started: 7615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219 219 1 0  2 0
#    Time: 7715 ns Started: 7705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7725 ns Started: 7625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219 219 1 0  2 0
#    Time: 7725 ns Started: 7715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 7735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 169 | OPB = 249 
# Monitor @ 7735 
#  RES = 122 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB = 219 |
# time :                 7735 | monitor_results_stored = 001111010z0zzzz
# Scoreboard :reference input: @ 7735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 219 | OPB = 219 
#  time =                 7735 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7735 ns Started: 7635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219 219 1 0  2 0
#    Time: 7735 ns Started: 7725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7745 ns Started: 7645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 249 1 0  2 0
#    Time: 7745 ns Started: 7735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7755 ns Started: 7655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 249 1 0  2 0
#    Time: 7755 ns Started: 7745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 7765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 146 | OPB = 237 
# Monitor @ 7765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 169 | OPB = 249 |
# Monitor @ 7765 
#  RES = 122 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 169 | OPB = 249 
#  time =                 7765 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7765 | monitor_results_stored = 001111010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7765 ns Started: 7665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 169 249 1 0  2 0
#    Time: 7765 ns Started: 7755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7775 ns Started: 7675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 237 1 2  2 1
#    Time: 7775 ns Started: 7765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7785 ns Started: 7685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 237 1 2  2 1
#    Time: 7785 ns Started: 7775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 7795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 160 
# Monitor @ 7795 
#  RES = 293 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 1 | OPA = 146 | OPB = 237 |
# time :                 7795 | monitor_results_stored = 100100101z1zzzz
# Scoreboard :reference input: @ 7795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 146 | OPB = 237 
#  time =                 7795 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7795 ns Started: 7695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 237 1 2  2 1
#    Time: 7795 ns Started: 7785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7805 ns Started: 7705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 160 1 0  2 0
#    Time: 7805 ns Started: 7795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7815 ns Started: 7715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 160 1 0  2 0
#    Time: 7815 ns Started: 7805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 7825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  67 | OPB = 134 
# Monitor @ 7825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 160 |
# Monitor @ 7825 
#  RES = 292 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 194 | OPB = 160 
#  time =                 7825 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 7825 | monitor_results_stored = 100100100z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7825 ns Started: 7725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 194 160 1 0  2 0
#    Time: 7825 ns Started: 7815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7835 ns Started: 7735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 0  2 0
#    Time: 7835 ns Started: 7825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7845 ns Started: 7745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 0  2 0
#    Time: 7845 ns Started: 7835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 7855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  37 | OPB = 235 
# Monitor @ 7855 
#  RES = 292 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 7855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA =  67 | OPB = 134 |
# time :                 7855 | monitor_results_stored = 100100100z1zzzz
# Scoreboard :reference input: @ 7855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  67 | OPB = 134 
#  time =                 7855 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7855 ns Started: 7755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  67 134 1 0  2 0
#    Time: 7855 ns Started: 7845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7865 ns Started: 7765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 235 1 3  2 1
#    Time: 7865 ns Started: 7855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7875 ns Started: 7775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 235 1 3  2 1
#    Time: 7875 ns Started: 7865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 1 | OPA =  37 | OPB = 235 |
# Monitor @ 7885 
#  RES = 273 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  37 | OPB = 235 
#  time =                 7885 | reference_results_stored = 100010001z1zzzz
# time :                 7885 | monitor_results_stored = 100010001z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 7885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  31 | OPB = 182 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7885 ns Started: 7785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  37 235 1 3  2 1
#    Time: 7885 ns Started: 7875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7895 ns Started: 7795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 182 1 2  3 0
#    Time: 7895 ns Started: 7885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7905 ns Started: 7805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 182 1 2  3 0
#    Time: 7905 ns Started: 7895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 7915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB = 165 
# Monitor @ 7915 
#  RES = 367 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 0 | OPA =  31 | OPB = 182 |
# time :                 7915 | monitor_results_stored = 1011011111zzzzz
# Scoreboard :reference input: @ 7915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  31 | OPB = 182 
#  time =                 7915 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7915 ns Started: 7815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 182 1 2  3 0
#    Time: 7915 ns Started: 7905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7925 ns Started: 7825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 165 1 3  3 0
#    Time: 7925 ns Started: 7915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7935 ns Started: 7835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 165 1 3  3 0
#    Time: 7935 ns Started: 7925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB = 165 |
# Monitor @ 7945 
#  RES = 469 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 7945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB = 165 
#  time =                 7945 | reference_results_stored = 0110101011zzzzz
# time :                 7945 | monitor_results_stored = 1110101011zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   5 | OPB =  12 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7945 ns Started: 7845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 165 1 3  3 0
#    Time: 7945 ns Started: 7935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7955 ns Started: 7855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  12 1 3  1 0
#    Time: 7955 ns Started: 7945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7965 ns Started: 7865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  12 1 3  1 0
#    Time: 7965 ns Started: 7955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 7975 
#  RES = 505 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 7975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA =   5 | OPB =  12 |
# time :                 7975 | monitor_results_stored = 1111110011zzzzz
# Scoreboard :reference input: @ 7975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =   5 | OPB =  12 
#  time =                 7975 | reference_results_stored = 0111110011zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 7975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 214 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7975 ns Started: 7875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5  12 1 3  1 0
#    Time: 7975 ns Started: 7965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7985 ns Started: 7885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 214 1 1  3 1
#    Time: 7985 ns Started: 7975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 7995 ns Started: 7895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 214 1 1  3 1
#    Time: 7995 ns Started: 7985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB = 124 
# Monitor @ 8005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 214 |
# Monitor @ 8005 
#  RES =  67 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 214 
#  time =                 8005 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8005 | monitor_results_stored = 0010000110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8005 ns Started: 7905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 214 1 1  3 1
#    Time: 8005 ns Started: 7995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8015 ns Started: 7915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 124 1 0  3 1
#    Time: 8015 ns Started: 8005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8025 ns Started: 7925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 124 1 0  3 1
#    Time: 8025 ns Started: 8015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB = 111 
# Monitor @ 8035 
#  RES =  67 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB = 124 |
# time :                 8035 | monitor_results_stored = 0010000110zzzzz
# Scoreboard :reference input: @ 8035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 110 | OPB = 124 
#  time =                 8035 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8035 ns Started: 7935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 124 1 0  3 1
#    Time: 8035 ns Started: 8025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8045 ns Started: 7945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 111 1 0  3 1
#    Time: 8045 ns Started: 8035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8055 ns Started: 7955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 111 1 0  3 1
#    Time: 8055 ns Started: 8045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 142 
# Monitor @ 8065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB = 111 |
# Monitor @ 8065 
#  RES =  67 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 231 | OPB = 111 
#  time =                 8065 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8065 | monitor_results_stored = 0010000110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8065 ns Started: 7965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 231 111 1 0  3 1
#    Time: 8065 ns Started: 8055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8075 ns Started: 7975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 142 1 0  3 1
#    Time: 8075 ns Started: 8065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8085 ns Started: 7985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 142 1 0  3 1
#    Time: 8085 ns Started: 8075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 8095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 102 | OPB =  13 
# Monitor @ 8095 
#  RES =  67 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 142 |
# time :                 8095 | monitor_results_stored = 0010000110zzzzz
# Scoreboard :reference input: @ 8095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  31 | OPB = 142 
#  time =                 8095 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8095 ns Started: 7995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 142 1 0  3 1
#    Time: 8095 ns Started: 8085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8105 ns Started: 8005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  13 1 0  3 1
#    Time: 8105 ns Started: 8095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8115 ns Started: 8015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  13 1 0  3 1
#    Time: 8115 ns Started: 8105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 8125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  84 | OPB = 212 
# Monitor @ 8125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 102 | OPB =  13 |
# Monitor @ 8125 
#  RES =  67 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 102 | OPB =  13 
#  time =                 8125 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8125 | monitor_results_stored = 0010000110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8125 ns Started: 8025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 102  13 1 0  3 1
#    Time: 8125 ns Started: 8115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8135 ns Started: 8035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 212 1 2  3 1
#    Time: 8135 ns Started: 8125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8145 ns Started: 8045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 212 1 2  3 1
#    Time: 8145 ns Started: 8135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 8155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  72 | OPB = 210 
# Monitor @ 8155 
#  RES = 379 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA =  84 | OPB = 212 |
# time :                 8155 | monitor_results_stored = 1011110111zzzzz
# Scoreboard :reference input: @ 8155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  84 | OPB = 212 
#  time =                 8155 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8155 ns Started: 8055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84 212 1 2  3 1
#    Time: 8155 ns Started: 8145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8165 ns Started: 8065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 210 1 3  3 0
#    Time: 8165 ns Started: 8155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8175 ns Started: 8075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 210 1 3  3 0
#    Time: 8175 ns Started: 8165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA =  72 | OPB = 210 |
# Monitor @ 8185 
#  RES = 374 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  72 | OPB = 210 
#  time =                 8185 | reference_results_stored = 0011101101zzzzz
# time :                 8185 | monitor_results_stored = 1011101101zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 8185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =  29 | OPB = 201 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8185 ns Started: 8085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 210 1 3  3 0
#    Time: 8185 ns Started: 8175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8195 ns Started: 8095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 201 1 2  0 1
#    Time: 8195 ns Started: 8185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8205 ns Started: 8105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 201 1 2  0 1
#    Time: 8205 ns Started: 8195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB =  13 
# Monitor @ 8215 
#  RES = 273 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 2 | CIN = 1 | OPA =  29 | OPB = 201 |
# time :                 8215 | monitor_results_stored = 100010001z1zzzz
# Scoreboard :reference input: @ 8215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =  29 | OPB = 201 
#  time =                 8215 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8215 ns Started: 8115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 201 1 2  0 1
#    Time: 8215 ns Started: 8205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8225 ns Started: 8125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  13 1 0  0 1
#    Time: 8225 ns Started: 8215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8235 ns Started: 8135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  13 1 0  0 1
#    Time: 8235 ns Started: 8225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  91 | OPB = 116 
# Monitor @ 8245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB =  13 |
# Monitor @ 8245 
#  RES = 273 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 191 | OPB =  13 
#  time =                 8245 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8245 | monitor_results_stored = 100010001z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8245 ns Started: 8145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 191  13 1 0  0 1
#    Time: 8245 ns Started: 8235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8255 ns Started: 8155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 116 1 3  0 1
#    Time: 8255 ns Started: 8245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8265 ns Started: 8165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 116 1 3  0 1
#    Time: 8265 ns Started: 8255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8275 
#  RES = 207 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA =  91 | OPB = 116 |
# time :                 8275 | monitor_results_stored = 011001111z0zzzz
# Scoreboard :reference input: @ 8275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  91 | OPB = 116 
#  time =                 8275 | reference_results_stored = 011001111z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =   4 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8275 ns Started: 8175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 116 1 3  0 1
#    Time: 8275 ns Started: 8265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8285 ns Started: 8185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   4 1 2  2 0
#    Time: 8285 ns Started: 8275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8295 ns Started: 8195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   4 1 2  2 0
#    Time: 8295 ns Started: 8285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =   2 
# Monitor @ 8305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =   4 |
# Monitor @ 8305 
#  RES =  95 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 100 | OPB =   4 
#  time =                 8305 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8305 | monitor_results_stored = 001011111z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8305 ns Started: 8205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   4 1 2  2 0
#    Time: 8305 ns Started: 8295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8315 ns Started: 8215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27   2 1 3  2 1
#    Time: 8315 ns Started: 8305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8325 ns Started: 8225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27   2 1 3  2 1
#    Time: 8325 ns Started: 8315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8335 
#  RES =  30 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =   2 |
# time :                 8335 | monitor_results_stored = 000011110z0zzzz
# Scoreboard :reference input: @ 8335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  27 | OPB =   2 
#  time =                 8335 | reference_results_stored = 000011110z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB = 111 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8335 ns Started: 8235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27   2 1 3  2 1
#    Time: 8335 ns Started: 8325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8345 ns Started: 8245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 111 1 0 10 0
#    Time: 8345 ns Started: 8335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8355 ns Started: 8255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 111 1 0 10 0
#    Time: 8355 ns Started: 8345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8365 ns Started: 8265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 111 1 0 10 0
#    Time: 8365 ns Started: 8355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  76 
# Monitor @ 8375 
#  RES =  29 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB = 111 |
# time :                 8375 | monitor_results_stored = 000011101z0zzzz
# Scoreboard :reference input: @ 8375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA =  24 | OPB = 111 
#  time =                 8375 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8375 ns Started: 8275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  24 111 1 0 10 0
#    Time: 8375 ns Started: 8365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8385 ns Started: 8285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  76 1 0 10 0
#    Time: 8385 ns Started: 8375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8395 ns Started: 8295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  76 1 0 10 0
#    Time: 8395 ns Started: 8385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8405 ns Started: 8305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  76 1 0 10 0
#    Time: 8405 ns Started: 8395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  58 | OPB = 164 
# Monitor @ 8415 
#  RES =  29 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  76 |
# time :                 8415 | monitor_results_stored = 000011101z0zzzz
# Scoreboard :reference input: @ 8415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  76 
#  time =                 8415 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8415 ns Started: 8315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  76 1 0 10 0
#    Time: 8415 ns Started: 8405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8425 ns Started: 8325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 164 1 3 10 0
#    Time: 8425 ns Started: 8415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8435 ns Started: 8335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 164 1 3 10 0
#    Time: 8435 ns Started: 8425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8445 ns Started: 8345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 164 1 3 10 0
#    Time: 8445 ns Started: 8435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8455 
#  RES = 464 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 0 | OPA =  58 | OPB = 164 |
# time :                 8455 | monitor_results_stored = 111010000zzzzzz
# Scoreboard :reference input: @ 8455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA =  58 | OPB = 164 
#  time =                 8455 | reference_results_stored = 001010000zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 8455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 103 | OPB =  35 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8455 ns Started: 8355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  58 164 1 3 10 0
#    Time: 8455 ns Started: 8445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8465 ns Started: 8365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  35 1 1  0 1
#    Time: 8465 ns Started: 8455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8475 ns Started: 8375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  35 1 1  0 1
#    Time: 8475 ns Started: 8465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 117 | OPB = 240 
# Monitor @ 8485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 1 | OPA = 103 | OPB =  35 |
# Monitor @ 8485 
#  RES = 267 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 103 | OPB =  35 
#  time =                 8485 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8485 | monitor_results_stored = 100001011z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8485 ns Started: 8385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  35 1 1  0 1
#    Time: 8485 ns Started: 8475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8495 ns Started: 8395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 240 1 3  0 0
#    Time: 8495 ns Started: 8485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8505 ns Started: 8405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 240 1 3  0 0
#    Time: 8505 ns Started: 8495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8515 
#  RES = 357 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 117 | OPB = 240 |
# time :                 8515 | monitor_results_stored = 101100101z1zzzz
# Scoreboard :reference input: @ 8515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 117 | OPB = 240 
#  time =                 8515 | reference_results_stored = 101100101z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 198 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8515 ns Started: 8415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 117 240 1 3  0 0
#    Time: 8515 ns Started: 8505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8525 ns Started: 8425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 198 0 3 12 0
#    Time: 8525 ns Started: 8515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8535 ns Started: 8435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 198 0 3 12 0
#    Time: 8535 ns Started: 8525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 198 |
# Monitor @ 8545 
#  RES =  33 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 8545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 198 
#  time =                 8545 | reference_results_stored = 000100001zzzzz1
# time :                 8545 | monitor_results_stored = 000100001zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 0 | OPA = 210 | OPB = 249 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8545 ns Started: 8445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 198 0 3 12 0
#    Time: 8545 ns Started: 8535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8555 ns Started: 8455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 249 0 1 13 0
#    Time: 8555 ns Started: 8545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8565 ns Started: 8465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 249 0 1 13 0
#    Time: 8565 ns Started: 8555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 109 
# Monitor @ 8575 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 1 | CIN = 0 | OPA = 210 | OPB = 249 |
# time :                 8575 | monitor_results_stored = 001001011zzzzz0
# Scoreboard :reference input: @ 8575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 0 | OPA = 210 | OPB = 249 
#  time =                 8575 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8575 ns Started: 8475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 249 0 1 13 0
#    Time: 8575 ns Started: 8565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8585 ns Started: 8485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 109 0 0 13 0
#    Time: 8585 ns Started: 8575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8595 ns Started: 8495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 109 0 0 13 0
#    Time: 8595 ns Started: 8585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 212 
# Monitor @ 8605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 109 |
# Monitor @ 8605 
#  RES =  75 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 8605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  91 | OPB = 109 
#  time =                 8605 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8605 | monitor_results_stored = 001001011zzzzz0
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8605 ns Started: 8505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91 109 0 0 13 0
#    Time: 8605 ns Started: 8595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8615 ns Started: 8515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 212 0 3 13 1
#    Time: 8615 ns Started: 8605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8625 ns Started: 8525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 212 0 3 13 1
#    Time: 8625 ns Started: 8615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8635 
#  RES =  41 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 212 |
# time :                 8635 | monitor_results_stored = 000101001zzzzz0
# Scoreboard :reference input: @ 8635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 212 
#  time =                 8635 | reference_results_stored = 000101001zzzzz1
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 8635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 143 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8635 ns Started: 8535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 212 0 3 13 1
#    Time: 8635 ns Started: 8625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8645 ns Started: 8545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 143 0 3  4 0
#    Time: 8645 ns Started: 8635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8655 ns Started: 8555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 143 0 3  4 0
#    Time: 8655 ns Started: 8645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 143 |
# Monitor @ 8665 
#  RES = 215 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  88 | OPB = 143 
#  time =                 8665 | reference_results_stored = 011010111zzzzzz
# time :                 8665 | monitor_results_stored = 011010111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 8665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 1 | OPA = 183 | OPB = 131 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8665 ns Started: 8565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  88 143 0 3  4 0
#    Time: 8665 ns Started: 8655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8675 ns Started: 8575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 131 0 1 13 1
#    Time: 8675 ns Started: 8665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8685 ns Started: 8585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 131 0 1 13 1
#    Time: 8685 ns Started: 8675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 0 | OPA =  12 | OPB = 222 
# Monitor @ 8695 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 1 | CIN = 1 | OPA = 183 | OPB = 131 |
# time :                 8695 | monitor_results_stored = 001101111zzzzz0
# Scoreboard :reference input: @ 8695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 1 | OPA = 183 | OPB = 131 
#  time =                 8695 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8695 ns Started: 8595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 183 131 0 1 13 1
#    Time: 8695 ns Started: 8685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8705 ns Started: 8605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 222 0 1 13 0
#    Time: 8705 ns Started: 8695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8715 ns Started: 8615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 222 0 1 13 0
#    Time: 8715 ns Started: 8705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 1 | OPA = 149 | OPB = 172 
# Monitor @ 8725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 1 | CIN = 0 | OPA =  12 | OPB = 222 |
# Monitor @ 8725 
#  RES =  24 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 8725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 0 | OPA =  12 | OPB = 222 
#  time =                 8725 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8725 | monitor_results_stored = 000011000zzzzz0
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8725 ns Started: 8625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  12 222 0 1 13 0
#    Time: 8725 ns Started: 8715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8735 ns Started: 8635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149 172 0 1 13 1
#    Time: 8735 ns Started: 8725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8745 ns Started: 8645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149 172 0 1 13 1
#    Time: 8745 ns Started: 8735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  48 | OPB =  40 
# Monitor @ 8755 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 1 | CIN = 1 | OPA = 149 | OPB = 172 |
# time :                 8755 | monitor_results_stored = 000101011zzzzz0
# Scoreboard :reference input: @ 8755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 1 | CIN = 1 | OPA = 149 | OPB = 172 
#  time =                 8755 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8755 ns Started: 8655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149 172 0 1 13 1
#    Time: 8755 ns Started: 8745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8765 ns Started: 8665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  40 0 0 13 0
#    Time: 8765 ns Started: 8755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8775 ns Started: 8675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  40 0 0 13 0
#    Time: 8775 ns Started: 8765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 8785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 205 
# Monitor @ 8785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 0 | OPA =  48 | OPB =  40 |
# Monitor @ 8785 
#  RES =  43 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 8785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  48 | OPB =  40 
#  time =                 8785 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8785 | monitor_results_stored = 000101011zzzzz0
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8785 ns Started: 8685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48  40 0 0 13 0
#    Time: 8785 ns Started: 8775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8795 ns Started: 8695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 205 0 2 13 1
#    Time: 8795 ns Started: 8785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8805 ns Started: 8705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 205 0 2 13 1
#    Time: 8805 ns Started: 8795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 8815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  56 | OPB = 127 
# Monitor @ 8815 
#  RES = 172 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 205 |
# time :                 8815 | monitor_results_stored = 010101100zzzzz0
# Scoreboard :reference input: @ 8815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 205 
#  time =                 8815 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8815 ns Started: 8715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 205 0 2 13 1
#    Time: 8815 ns Started: 8805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8825 ns Started: 8725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 127 0 0 13 0
#    Time: 8825 ns Started: 8815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8835 ns Started: 8735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 127 0 0 13 0
#    Time: 8835 ns Started: 8825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 8845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 242 | OPB =  90 
# Monitor @ 8845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 0 | OPA =  56 | OPB = 127 |
# Monitor @ 8845 
#  RES = 172 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 8845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 0 | OPA =  56 | OPB = 127 
#  time =                 8845 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8845 | monitor_results_stored = 010101100zzzzz0
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8845 ns Started: 8745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 127 0 0 13 0
#    Time: 8845 ns Started: 8835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8855 ns Started: 8755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  90 0 3 13 0
#    Time: 8855 ns Started: 8845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8865 ns Started: 8765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  90 0 3 13 0
#    Time: 8865 ns Started: 8855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 8875 
#  RES = 188 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 8875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 0 | OPA = 242 | OPB =  90 |
# time :                 8875 | monitor_results_stored = 010111100zzzzz0
# Scoreboard :reference input: @ 8875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 0 | OPA = 242 | OPB =  90 
#  time =                 8875 | reference_results_stored = 010111100zzzzz1
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 8875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  41 | OPB = 163 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8875 ns Started: 8775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 242  90 0 3 13 0
#    Time: 8875 ns Started: 8865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8885 ns Started: 8785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 163 0 1  3 1
#    Time: 8885 ns Started: 8875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8895 ns Started: 8795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 163 0 1  3 1
#    Time: 8895 ns Started: 8885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 8905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 115 | OPB =  24 
# Monitor @ 8905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 1 | CIN = 1 | OPA =  41 | OPB = 163 |
# Monitor @ 8905 
#  RES = 132 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  41 | OPB = 163 
#  time =                 8905 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8905 | monitor_results_stored = 010000100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8905 ns Started: 8805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41 163 0 1  3 1
#    Time: 8905 ns Started: 8895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8915 ns Started: 8815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 115  24 0 2  3 1
#    Time: 8915 ns Started: 8905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8925 ns Started: 8825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 115  24 0 2  3 1
#    Time: 8925 ns Started: 8915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 8935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 236 
# Monitor @ 8935 
#  RES = 198 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 2 | CIN = 1 | OPA = 115 | OPB =  24 |
# time :                 8935 | monitor_results_stored = 011000110zzzzzz
# Scoreboard :reference input: @ 8935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 115 | OPB =  24 
#  time =                 8935 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8935 ns Started: 8835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 115  24 0 2  3 1
#    Time: 8935 ns Started: 8925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8945 ns Started: 8845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 236 0 2  3 0
#    Time: 8945 ns Started: 8935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8955 ns Started: 8855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 236 0 2  3 0
#    Time: 8955 ns Started: 8945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 8965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =   3 | OPB =  47 
# Monitor @ 8965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 236 |
# Monitor @ 8965 
#  RES =  18 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 8965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 236 
#  time =                 8965 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 8965 | monitor_results_stored = 000010010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8965 ns Started: 8865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 236 0 2  3 0
#    Time: 8965 ns Started: 8955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8975 ns Started: 8875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  47 0 1  3 1
#    Time: 8975 ns Started: 8965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8985 ns Started: 8885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  47 0 1  3 1
#    Time: 8985 ns Started: 8975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 8995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB = 179 
# Monitor @ 8995 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 8995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 1 | CIN = 1 | OPA =   3 | OPB =  47 |
# time :                 8995 | monitor_results_stored = 000010000zzzzzz
# Scoreboard :reference input: @ 8995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =   3 | OPB =  47 
#  time =                 8995 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 8995 ns Started: 8895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3  47 0 1  3 1
#    Time: 8995 ns Started: 8985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9005 ns Started: 8905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 179 0 3  3 0
#    Time: 9005 ns Started: 8995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9015 ns Started: 8915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 179 0 3  3 0
#    Time: 9015 ns Started: 9005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB = 179 |
# Monitor @ 9025 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB = 179 
#  time =                 9025 | reference_results_stored = 000000000zzzzzz
# time :                 9025 | monitor_results_stored = 000000000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =  42 | OPB =  95 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9025 ns Started: 8925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109 179 0 3  3 0
#    Time: 9025 ns Started: 9015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9035 ns Started: 8935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  95 0 2  1 0
#    Time: 9035 ns Started: 9025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9045 ns Started: 8945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  95 0 2  1 0
#    Time: 9045 ns Started: 9035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB = 215 
# Monitor @ 9055 
#  RES = 178 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 2 | CIN = 0 | OPA =  42 | OPB =  95 |
# time :                 9055 | monitor_results_stored = 010110010zzzzzz
# Scoreboard :reference input: @ 9055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =  42 | OPB =  95 
#  time =                 9055 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9055 ns Started: 8955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42  95 0 2  1 0
#    Time: 9055 ns Started: 9045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9065 ns Started: 8965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 215 0 3  1 1
#    Time: 9065 ns Started: 9055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9075 ns Started: 8975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 215 0 3  1 1
#    Time: 9075 ns Started: 9065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB = 215 |
# Monitor @ 9085 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 152 | OPB = 215 
#  time =                 9085 | reference_results_stored = 001101111zzzzzz
# time :                 9085 | monitor_results_stored = 001101111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB =  28 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9085 ns Started: 8985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 215 0 3  1 1
#    Time: 9085 ns Started: 9075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9095 ns Started: 8995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  28 0 3  3 1
#    Time: 9095 ns Started: 9085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9105 ns Started: 9005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  28 0 3  3 1
#    Time: 9105 ns Started: 9095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9115 
#  RES =   0 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB =  28 |
# time :                 9115 | monitor_results_stored = 000000000zzzzzz
# Scoreboard :reference input: @ 9115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 251 | OPB =  28 
#  time =                 9115 | reference_results_stored = 000000000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  76 | OPB =  34 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9115 ns Started: 9015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  28 0 3  3 1
#    Time: 9115 ns Started: 9105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9125 ns Started: 9025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76  34 0 1  0 0
#    Time: 9125 ns Started: 9115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9135 ns Started: 9035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76  34 0 1  0 0
#    Time: 9135 ns Started: 9125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  75 
# Monitor @ 9145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 1 | CIN = 0 | OPA =  76 | OPB =  34 |
# Monitor @ 9145 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 0 | OPA =  76 | OPB =  34 
#  time =                 9145 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9145 | monitor_results_stored = 000001100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9145 ns Started: 9045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  76  34 0 1  0 0
#    Time: 9145 ns Started: 9135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9155 ns Started: 9055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  75 0 0  0 0
#    Time: 9155 ns Started: 9145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9165 ns Started: 9065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  75 0 0  0 0
#    Time: 9165 ns Started: 9155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 140 | OPB = 234 
# Monitor @ 9175 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  75 |
# time :                 9175 | monitor_results_stored = 000001100zzzzzz
# Scoreboard :reference input: @ 9175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 179 | OPB =  75 
#  time =                 9175 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9175 ns Started: 9075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 179  75 0 0  0 0
#    Time: 9175 ns Started: 9165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9185 ns Started: 9085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 234 0 1  0 1
#    Time: 9185 ns Started: 9175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9195 ns Started: 9095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 234 0 1  0 1
#    Time: 9195 ns Started: 9185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  13 
# Monitor @ 9205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 1 | CIN = 1 | OPA = 140 | OPB = 234 |
# Monitor @ 9205 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 140 | OPB = 234 
#  time =                 9205 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9205 | monitor_results_stored = 000001100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9205 ns Started: 9105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140 234 0 1  0 1
#    Time: 9205 ns Started: 9195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9215 ns Started: 9115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  13 0 0  0 0
#    Time: 9215 ns Started: 9205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9225 ns Started: 9125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  13 0 0  0 0
#    Time: 9225 ns Started: 9215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 9235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 150 | OPB =  38 
# Monitor @ 9235 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  13 |
# time :                 9235 | monitor_results_stored = 000001100zzzzzz
# Scoreboard :reference input: @ 9235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  13 
#  time =                 9235 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9235 ns Started: 9135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  13 0 0  0 0
#    Time: 9235 ns Started: 9225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9245 ns Started: 9145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  38 0 0  0 1
#    Time: 9245 ns Started: 9235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9255 ns Started: 9155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  38 0 0  0 1
#    Time: 9255 ns Started: 9245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 9265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =  80 | OPB =   9 
# Monitor @ 9265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 1 | OPA = 150 | OPB =  38 |
# Monitor @ 9265 
#  RES =  12 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 150 | OPB =  38 
#  time =                 9265 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9265 | monitor_results_stored = 000001100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9265 ns Started: 9165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150  38 0 0  0 1
#    Time: 9265 ns Started: 9255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9275 ns Started: 9175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 0 2  0 1
#    Time: 9275 ns Started: 9265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9285 ns Started: 9185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 0 2  0 1
#    Time: 9285 ns Started: 9275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 9295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB =  50 
# Monitor @ 9295 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 2 | CIN = 1 | OPA =  80 | OPB =   9 |
# time :                 9295 | monitor_results_stored = 000001000zzzzzz
# Scoreboard :reference input: @ 9295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA =  80 | OPB =   9 
#  time =                 9295 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9295 ns Started: 9195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80   9 0 2  0 1
#    Time: 9295 ns Started: 9285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9305 ns Started: 9205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  50 0 0  0 0
#    Time: 9305 ns Started: 9295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9315 ns Started: 9215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  50 0 0  0 0
#    Time: 9315 ns Started: 9305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 9325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 154 | OPB = 220 
# Monitor @ 9325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB =  50 |
# Monitor @ 9325 
#  RES =   8 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  51 | OPB =  50 
#  time =                 9325 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9325 | monitor_results_stored = 000001000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9325 ns Started: 9225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  51  50 0 0  0 0
#    Time: 9325 ns Started: 9315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9335 ns Started: 9235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154 220 0 2  0 1
#    Time: 9335 ns Started: 9325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9345 ns Started: 9245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154 220 0 2  0 1
#    Time: 9345 ns Started: 9335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 9355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 224 | OPB = 129 
# Monitor @ 9355 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 2 | CIN = 1 | OPA = 154 | OPB = 220 |
# time :                 9355 | monitor_results_stored = 010001100zzzzzz
# Scoreboard :reference input: @ 9355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 154 | OPB = 220 
#  time =                 9355 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9355 ns Started: 9255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154 220 0 2  0 1
#    Time: 9355 ns Started: 9345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9365 ns Started: 9265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 129 0 2  0 1
#    Time: 9365 ns Started: 9355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9375 ns Started: 9275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 129 0 2  0 1
#    Time: 9375 ns Started: 9365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 9385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  89 | OPB = 217 
# Monitor @ 9385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 2 | CIN = 1 | OPA = 224 | OPB = 129 |
# Monitor @ 9385 
#  RES = 128 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 224 | OPB = 129 
#  time =                 9385 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9385 | monitor_results_stored = 010000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9385 ns Started: 9285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 224 129 0 2  0 1
#    Time: 9385 ns Started: 9375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9395 ns Started: 9295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 217 0 3  0 0
#    Time: 9395 ns Started: 9385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9405 ns Started: 9305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 217 0 3  0 0
#    Time: 9405 ns Started: 9395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9415 
#  RES =  89 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA =  89 | OPB = 217 |
# time :                 9415 | monitor_results_stored = 001011001zzzzzz
# Scoreboard :reference input: @ 9415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  89 | OPB = 217 
#  time =                 9415 | reference_results_stored = 001011001zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 113 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9415 ns Started: 9315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  89 217 0 3  0 0
#    Time: 9415 ns Started: 9405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9425 ns Started: 9325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 217 0 1  3 1
#    Time: 9425 ns Started: 9415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9435 ns Started: 9335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 217 0 1  3 1
#    Time: 9435 ns Started: 9425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  45 
# Monitor @ 9445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 1 | CIN = 1 | OPA = 113 | OPB = 217 |
# Monitor @ 9445 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 113 | OPB = 217 
#  time =                 9445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9445 | monitor_results_stored = 000000110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9445 ns Started: 9345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 217 0 1  3 1
#    Time: 9445 ns Started: 9435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9455 ns Started: 9355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  45 0 0  3 0
#    Time: 9455 ns Started: 9445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9465 ns Started: 9365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  45 0 0  3 0
#    Time: 9465 ns Started: 9455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 146 | OPB = 121 
# Monitor @ 9475 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  45 |
# time :                 9475 | monitor_results_stored = 000000110zzzzzz
# Scoreboard :reference input: @ 9475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 114 | OPB =  45 
#  time =                 9475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9475 ns Started: 9375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 114  45 0 0  3 0
#    Time: 9475 ns Started: 9465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9485 ns Started: 9385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 121 0 0  3 0
#    Time: 9485 ns Started: 9475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9495 ns Started: 9395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 121 0 0  3 0
#    Time: 9495 ns Started: 9485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 213 
# Monitor @ 9505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA = 146 | OPB = 121 |
# Monitor @ 9505 
#  RES =   6 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 146 | OPB = 121 
#  time =                 9505 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9505 | monitor_results_stored = 000000110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9505 ns Started: 9405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 121 0 0  3 0
#    Time: 9505 ns Started: 9495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9515 ns Started: 9415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 213 0 2  3 1
#    Time: 9515 ns Started: 9505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9525 ns Started: 9425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 213 0 2  3 1
#    Time: 9525 ns Started: 9515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 9535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 162 | OPB = 126 
# Monitor @ 9535 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 213 |
# time :                 9535 | monitor_results_stored = 000001010zzzzzz
# Scoreboard :reference input: @ 9535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =  31 | OPB = 213 
#  time =                 9535 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9535 ns Started: 9435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  31 213 0 2  3 1
#    Time: 9535 ns Started: 9525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9545 ns Started: 9445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 126 0 0  3 0
#    Time: 9545 ns Started: 9535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9555 ns Started: 9455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 126 0 0  3 0
#    Time: 9555 ns Started: 9545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 9565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB = 136 
# Monitor @ 9565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA = 162 | OPB = 126 |
# Monitor @ 9565 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA = 162 | OPB = 126 
#  time =                 9565 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9565 | monitor_results_stored = 000001010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9565 ns Started: 9465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 126 0 0  3 0
#    Time: 9565 ns Started: 9555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9575 ns Started: 9475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95 136 0 0  3 0
#    Time: 9575 ns Started: 9565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9585 ns Started: 9485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95 136 0 0  3 0
#    Time: 9585 ns Started: 9575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 9595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 254 | OPB = 190 
# Monitor @ 9595 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB = 136 |
# time :                 9595 | monitor_results_stored = 000001010zzzzzz
# Scoreboard :reference input: @ 9595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  95 | OPB = 136 
#  time =                 9595 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9595 ns Started: 9495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  95 136 0 0  3 0
#    Time: 9595 ns Started: 9585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9605 ns Started: 9505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 190 0 0  3 1
#    Time: 9605 ns Started: 9595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9615 ns Started: 9515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 190 0 0  3 1
#    Time: 9615 ns Started: 9605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 9625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  85 | OPB = 165 
# Monitor @ 9625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 1 | OPA = 254 | OPB = 190 |
# Monitor @ 9625 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 254 | OPB = 190 
#  time =                 9625 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9625 | monitor_results_stored = 000001010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9625 ns Started: 9525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 254 190 0 0  3 1
#    Time: 9625 ns Started: 9615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9635 ns Started: 9535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 165 0 2  3 0
#    Time: 9635 ns Started: 9625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9645 ns Started: 9545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 165 0 2  3 0
#    Time: 9645 ns Started: 9635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 9655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  85 | OPB = 217 
# Monitor @ 9655 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 2 | CIN = 0 | OPA =  85 | OPB = 165 |
# time :                 9655 | monitor_results_stored = 000001010zzzzzz
# Scoreboard :reference input: @ 9655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  85 | OPB = 165 
#  time =                 9655 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9655 ns Started: 9555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 165 0 2  3 0
#    Time: 9655 ns Started: 9645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9665 ns Started: 9565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 217 0 1  3 1
#    Time: 9665 ns Started: 9655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9675 ns Started: 9575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 217 0 1  3 1
#    Time: 9675 ns Started: 9665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 9685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 185 
# Monitor @ 9685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 1 | CIN = 1 | OPA =  85 | OPB = 217 |
# Monitor @ 9685 
#  RES =  10 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  85 | OPB = 217 
#  time =                 9685 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9685 | monitor_results_stored = 000001010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9685 ns Started: 9585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85 217 0 1  3 1
#    Time: 9685 ns Started: 9675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9695 ns Started: 9595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 185 0 1  3 1
#    Time: 9695 ns Started: 9685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9705 ns Started: 9605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 185 0 1  3 1
#    Time: 9705 ns Started: 9695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 9715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 218 
# Monitor @ 9715 
#  RES =  26 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 185 |
# time :                 9715 | monitor_results_stored = 000011010zzzzzz
# Scoreboard :reference input: @ 9715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 101 | OPB = 185 
#  time =                 9715 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9715 ns Started: 9615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 101 185 0 1  3 1
#    Time: 9715 ns Started: 9705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9725 ns Started: 9625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 218 0 3  3 0
#    Time: 9725 ns Started: 9715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9735 ns Started: 9635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 218 0 3  3 0
#    Time: 9735 ns Started: 9725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 218 |
# Monitor @ 9745 
#  RES =  36 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  75 | OPB = 218 
#  time =                 9745 | reference_results_stored = 000100100zzzzzz
# time :                 9745 | monitor_results_stored = 000100100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  59 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9745 ns Started: 9645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  75 218 0 3  3 0
#    Time: 9745 ns Started: 9735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9755 ns Started: 9655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  59 0 3  2 0
#    Time: 9755 ns Started: 9745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9765 ns Started: 9665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  59 0 3  2 0
#    Time: 9765 ns Started: 9755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9775 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  59 |
# time :                 9775 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 9775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  59 
#  time =                 9775 | reference_results_stored = 011111111zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 9775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB =   8 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9775 ns Started: 9675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  59 0 3  2 0
#    Time: 9775 ns Started: 9765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9785 ns Started: 9685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   8 0 3  4 1
#    Time: 9785 ns Started: 9775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9795 ns Started: 9695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   8 0 3  4 1
#    Time: 9795 ns Started: 9785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB =   8 |
# Monitor @ 9805 
#  RES = 108 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB =   8 
#  time =                 9805 | reference_results_stored = 001101100zzzzzz
# time :                 9805 | monitor_results_stored = 001101100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =   4 | OPB = 112 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9805 ns Started: 9705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100   8 0 3  4 1
#    Time: 9805 ns Started: 9795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9815 ns Started: 9715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4 112 0 0  4 1
#    Time: 9815 ns Started: 9805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9825 ns Started: 9725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4 112 0 0  4 1
#    Time: 9825 ns Started: 9815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  90 | OPB =   6 
# Monitor @ 9835 
#  RES = 108 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 1 | OPA =   4 | OPB = 112 |
# time :                 9835 | monitor_results_stored = 001101100zzzzzz
# Scoreboard :reference input: @ 9835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =   4 | OPB = 112 
#  time =                 9835 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9835 ns Started: 9735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4 112 0 0  4 1
#    Time: 9835 ns Started: 9825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9845 ns Started: 9745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  90   6 0 1  4 0
#    Time: 9845 ns Started: 9835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9855 ns Started: 9755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  90   6 0 1  4 0
#    Time: 9855 ns Started: 9845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 112 | OPB = 220 
# Monitor @ 9865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 0 | OPA =  90 | OPB =   6 |
# Monitor @ 9865 
#  RES =  82 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  90 | OPB =   6 
#  time =                 9865 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9865 | monitor_results_stored = 001010010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9865 ns Started: 9765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  90   6 0 1  4 0
#    Time: 9865 ns Started: 9855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9875 ns Started: 9775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 220 0 1  4 1
#    Time: 9875 ns Started: 9865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9885 ns Started: 9785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 220 0 1  4 1
#    Time: 9885 ns Started: 9875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 9895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB = 211 
# Monitor @ 9895 
#  RES = 120 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 1 | OPA = 112 | OPB = 220 |
# time :                 9895 | monitor_results_stored = 001111000zzzzzz
# Scoreboard :reference input: @ 9895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 112 | OPB = 220 
#  time =                 9895 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9895 ns Started: 9795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 220 0 1  4 1
#    Time: 9895 ns Started: 9885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9905 ns Started: 9805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 211 0 3  4 0
#    Time: 9905 ns Started: 9895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9915 ns Started: 9815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 211 0 3  4 0
#    Time: 9915 ns Started: 9905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 9925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB = 211 |
# Monitor @ 9925 
#  RES = 228 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  55 | OPB = 211 
#  time =                 9925 | reference_results_stored = 011100100zzzzzz
# time :                 9925 | monitor_results_stored = 011100100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 9925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 121 | OPB = 213 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9925 ns Started: 9825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  55 211 0 3  4 0
#    Time: 9925 ns Started: 9915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9935 ns Started: 9835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 213 0 1  2 0
#    Time: 9935 ns Started: 9925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9945 ns Started: 9845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 213 0 1  2 0
#    Time: 9945 ns Started: 9935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 9955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA =  72 | OPB = 128 
# Monitor @ 9955 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 9955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 1 | CIN = 0 | OPA = 121 | OPB = 213 |
# time :                 9955 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 9955 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 121 | OPB = 213 
#  time =                 9955 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9955 ns Started: 9855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 213 0 1  2 0
#    Time: 9955 ns Started: 9945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9965 ns Started: 9865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 128 0 2  2 1
#    Time: 9965 ns Started: 9955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9975 ns Started: 9875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 128 0 2  2 1
#    Time: 9975 ns Started: 9965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 9985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB =  88 
# Monitor @ 9985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 2 | CIN = 1 | OPA =  72 | OPB = 128 |
# Monitor @ 9985 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 9985 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA =  72 | OPB = 128 
#  time =                 9985 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                 9985 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9985 ns Started: 9885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 128 0 2  2 1
#    Time: 9985 ns Started: 9975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 9995 ns Started: 9895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81  88 0 3  2 1
#    Time: 9995 ns Started: 9985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10005 ns Started: 9905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81  88 0 3  2 1
#    Time: 10005 ns Started: 9995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10015 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB =  88 |
# time :                10015 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 10015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  81 | OPB =  88 
#  time =                10015 | reference_results_stored = 001011001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 10015 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 137 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10015 ns Started: 9915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81  88 0 3  2 1
#    Time: 10015 ns Started: 10005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10025 ns Started: 9925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 137 0 3 13 1
#    Time: 10025 ns Started: 10015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10035 ns Started: 9935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 137 0 3 13 1
#    Time: 10035 ns Started: 10025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 137 |
# Monitor @ 10045 
#  RES = 109 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 10045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 137 
#  time =                10045 | reference_results_stored = 001101101zzzzz1
# time :                10045 | monitor_results_stored = 001101101zzzzz0
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 10045 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  44 | OPB = 124 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10045 ns Started: 9945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 137 0 3 13 1
#    Time: 10045 ns Started: 10035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10055 ns Started: 9955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 124 0 3  3 0
#    Time: 10055 ns Started: 10045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10065 ns Started: 9965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 124 0 3  3 0
#    Time: 10065 ns Started: 10055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10075 
#  RES = 131 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 0 | OPA =  44 | OPB = 124 |
# time :                10075 | monitor_results_stored = 010000011zzzzzz
# Scoreboard :reference input: @ 10075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA =  44 | OPB = 124 
#  time =                10075 | reference_results_stored = 010000011zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10075 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  83 | OPB =  58 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10075 ns Started: 9975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 124 0 3  3 0
#    Time: 10075 ns Started: 10065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10085 ns Started: 9985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  58 0 3  5 0
#    Time: 10085 ns Started: 10075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10095 ns Started: 9995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  58 0 3  5 0
#    Time: 10095 ns Started: 10085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 0 | OPA =  83 | OPB =  58 |
# Monitor @ 10105 
#  RES = 150 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  83 | OPB =  58 
#  time =                10105 | reference_results_stored = 010010110zzzzzz
# time :                10105 | monitor_results_stored = 010010110zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10105 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 121 | OPB = 189 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10105 ns Started: 10005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83  58 0 3  5 0
#    Time: 10105 ns Started: 10095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10115 ns Started: 10015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 189 0 0  5 1
#    Time: 10115 ns Started: 10105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10125 ns Started: 10025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 189 0 0  5 1
#    Time: 10125 ns Started: 10115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB =  17 
# Monitor @ 10135 
#  RES = 150 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 1 | OPA = 121 | OPB = 189 |
# time :                10135 | monitor_results_stored = 010010110zzzzzz
# Scoreboard :reference input: @ 10135 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 1 | OPA = 121 | OPB = 189 
#  time =                10135 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10135 ns Started: 10035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 189 0 0  5 1
#    Time: 10135 ns Started: 10125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10145 ns Started: 10045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  17 0 1  5 0
#    Time: 10145 ns Started: 10135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10155 ns Started: 10055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  17 0 1  5 0
#    Time: 10155 ns Started: 10145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 113 | OPB = 152 
# Monitor @ 10165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB =  17 |
# Monitor @ 10165 
#  RES = 151 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10165 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB =  17 
#  time =                10165 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10165 | monitor_results_stored = 010010111zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10165 ns Started: 10065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  17 0 1  5 0
#    Time: 10165 ns Started: 10155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10175 ns Started: 10075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 152 0 0  5 0
#    Time: 10175 ns Started: 10165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10185 ns Started: 10085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 152 0 0  5 0
#    Time: 10185 ns Started: 10175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 139 | OPB =  52 
# Monitor @ 10195 
#  RES = 151 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 0 | CIN = 0 | OPA = 113 | OPB = 152 |
# time :                10195 | monitor_results_stored = 010010111zzzzzz
# Scoreboard :reference input: @ 10195 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 0 | CIN = 0 | OPA = 113 | OPB = 152 
#  time =                10195 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10195 ns Started: 10095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 113 152 0 0  5 0
#    Time: 10195 ns Started: 10185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10205 ns Started: 10105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  52 0 2  5 1
#    Time: 10205 ns Started: 10195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10215 ns Started: 10115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  52 0 2  5 1
#    Time: 10215 ns Started: 10205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  87 | OPB =   3 
# Monitor @ 10225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 2 | CIN = 1 | OPA = 139 | OPB =  52 |
# Monitor @ 10225 
#  RES = 153 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10225 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA = 139 | OPB =  52 
#  time =                10225 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10225 | monitor_results_stored = 010011001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10225 ns Started: 10125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139  52 0 2  5 1
#    Time: 10225 ns Started: 10215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10235 ns Started: 10135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87   3 0 2  5 1
#    Time: 10235 ns Started: 10225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10245 ns Started: 10145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87   3 0 2  5 1
#    Time: 10245 ns Started: 10235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 10255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 138 
# Monitor @ 10255 
#  RES = 174 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 2 | CIN = 1 | OPA =  87 | OPB =   3 |
# time :                10255 | monitor_results_stored = 010101110zzzzzz
# Scoreboard :reference input: @ 10255 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 2 | CIN = 1 | OPA =  87 | OPB =   3 
#  time =                10255 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10255 ns Started: 10155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  87   3 0 2  5 1
#    Time: 10255 ns Started: 10245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10265 ns Started: 10165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 138 0 3  5 0
#    Time: 10265 ns Started: 10255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10275 ns Started: 10175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 138 0 3  5 0
#    Time: 10275 ns Started: 10265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 138 |
# Monitor @ 10285 
#  RES = 241 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA = 132 | OPB = 138 
#  time =                10285 | reference_results_stored = 011110001zzzzzz
# time :                10285 | monitor_results_stored = 011110001zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10285 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 1 | CIN = 1 | OPA = 243 | OPB =  74 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10285 ns Started: 10185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132 138 0 3  5 0
#    Time: 10285 ns Started: 10275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10295 ns Started: 10195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243  74 0 1 12 1
#    Time: 10295 ns Started: 10285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10305 ns Started: 10205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243  74 0 1 12 1
#    Time: 10305 ns Started: 10295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
# Monitor @ 10315 
#  RES = 207 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 10315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 1 | CIN = 1 | OPA = 243 | OPB =  74 |
# time :                10315 | monitor_results_stored = 011001111zzzzz1
# Scoreboard :reference input: @ 10315 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 1 | CIN = 1 | OPA = 243 | OPB =  74 
#  time =                10315 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10315 ns Started: 10215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243  74 0 1 12 1
#    Time: 10315 ns Started: 10305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10325 ns Started: 10225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 12 0
#    Time: 10325 ns Started: 10315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10335 ns Started: 10235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 12 0
#    Time: 10335 ns Started: 10325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 |
# Monitor @ 10345 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 10345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA =   1 | OPB =  64 
#  time =                10345 | reference_results_stored = 000000001zzzzz1
# time :                10345 | monitor_results_stored = 000000001zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10345 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 214 | OPB = 112 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10345 ns Started: 10245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   1  64 0 3 12 0
#    Time: 10345 ns Started: 10335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10355 ns Started: 10255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 112 0 0  4 0
#    Time: 10355 ns Started: 10345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10365 ns Started: 10265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 112 0 0  4 0
#    Time: 10365 ns Started: 10355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 188 | OPB = 156 
# Monitor @ 10375 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 10375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 0 | OPA = 214 | OPB = 112 |
# time :                10375 | monitor_results_stored = 000000001zzzzz1
# Scoreboard :reference input: @ 10375 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA = 214 | OPB = 112 
#  time =                10375 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10375 ns Started: 10275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 112 0 0  4 0
#    Time: 10375 ns Started: 10365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10385 ns Started: 10285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 156 0 1  4 1
#    Time: 10385 ns Started: 10375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10395 ns Started: 10295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 156 0 1  4 1
#    Time: 10395 ns Started: 10385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA =  62 | OPB = 124 
# Monitor @ 10405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 1 | OPA = 188 | OPB = 156 |
# Monitor @ 10405 
#  RES = 252 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10405 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 188 | OPB = 156 
#  time =                10405 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10405 | monitor_results_stored = 011111100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10405 ns Started: 10305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188 156 0 1  4 1
#    Time: 10405 ns Started: 10395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10415 ns Started: 10315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 124 0 1  4 1
#    Time: 10415 ns Started: 10405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10425 ns Started: 10325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 124 0 1  4 1
#    Time: 10425 ns Started: 10415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 189 | OPB =  19 
# Monitor @ 10435 
#  RES = 126 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 1 | OPA =  62 | OPB = 124 |
# time :                10435 | monitor_results_stored = 001111110zzzzzz
# Scoreboard :reference input: @ 10435 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA =  62 | OPB = 124 
#  time =                10435 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10435 ns Started: 10335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  62 124 0 1  4 1
#    Time: 10435 ns Started: 10425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10445 ns Started: 10345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  19 0 2  4 0
#    Time: 10445 ns Started: 10435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10455 ns Started: 10355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  19 0 2  4 0
#    Time: 10455 ns Started: 10445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 10465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  81 | OPB = 227 
# Monitor @ 10465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 0 | OPA = 189 | OPB =  19 |
# Monitor @ 10465 
#  RES =  45 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10465 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 189 | OPB =  19 
#  time =                10465 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10465 | monitor_results_stored = 000101101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10465 ns Started: 10365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  19 0 2  4 0
#    Time: 10465 ns Started: 10455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10475 ns Started: 10375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 227 0 3  4 0
#    Time: 10475 ns Started: 10465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10485 ns Started: 10385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 227 0 3  4 0
#    Time: 10485 ns Started: 10475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10495 
#  RES = 178 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 0 | OPA =  81 | OPB = 227 |
# time :                10495 | monitor_results_stored = 010110010zzzzzz
# Scoreboard :reference input: @ 10495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA =  81 | OPB = 227 
#  time =                10495 | reference_results_stored = 010110010zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 10495 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB =  42 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10495 ns Started: 10395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  81 227 0 3  4 0
#    Time: 10495 ns Started: 10485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10505 ns Started: 10405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193  42 0 0  2 0
#    Time: 10505 ns Started: 10495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10515 ns Started: 10415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193  42 0 0  2 0
#    Time: 10515 ns Started: 10505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 10525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 223 
# Monitor @ 10525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB =  42 |
# Monitor @ 10525 
#  RES = 178 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10525 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 193 | OPB =  42 
#  time =                10525 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10525 | monitor_results_stored = 010110010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10525 ns Started: 10425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 193  42 0 0  2 0
#    Time: 10525 ns Started: 10515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10535 ns Started: 10435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 223 0 0  2 0
#    Time: 10535 ns Started: 10525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10545 ns Started: 10445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 223 0 0  2 0
#    Time: 10545 ns Started: 10535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 10555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 203 
# Monitor @ 10555 
#  RES = 178 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 223 |
# time :                10555 | monitor_results_stored = 010110010zzzzzz
# Scoreboard :reference input: @ 10555 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  98 | OPB = 223 
#  time =                10555 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10555 ns Started: 10455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 223 0 0  2 0
#    Time: 10555 ns Started: 10545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10565 ns Started: 10465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 203 0 2  2 0
#    Time: 10565 ns Started: 10555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10575 ns Started: 10475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 203 0 2  2 0
#    Time: 10575 ns Started: 10565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 10585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  40 
# Monitor @ 10585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 203 |
# Monitor @ 10585 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10585 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  66 | OPB = 203 
#  time =                10585 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                10585 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10585 ns Started: 10485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  66 203 0 2  2 0
#    Time: 10585 ns Started: 10575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10595 ns Started: 10495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  40 0 3  2 1
#    Time: 10595 ns Started: 10585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10605 ns Started: 10505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  40 0 3  2 1
#    Time: 10605 ns Started: 10595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10615 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 10615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  40 |
# time :                10615 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 10615 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA =  18 | OPB =  40 
#  time =                10615 | reference_results_stored = 000111010zzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 10615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  14 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10615 ns Started: 10515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  18  40 0 3  2 1
#    Time: 10615 ns Started: 10605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10625 ns Started: 10525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  14 1 3  8 1
#    Time: 10625 ns Started: 10615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10635 ns Started: 10535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  14 1 3  8 1
#    Time: 10635 ns Started: 10625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  14 |
# Monitor @ 10645 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 10645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  14 | OPB =  14 
#  time =                10645 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                10645 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 10645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 185 | OPB =  91 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10645 ns Started: 10545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14  14 1 3  8 1
#    Time: 10645 ns Started: 10635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10655 ns Started: 10555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185  91 1 3  8 0
#    Time: 10655 ns Started: 10645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10665 ns Started: 10565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185  91 1 3  8 0
#    Time: 10665 ns Started: 10655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10675 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 10675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 185 | OPB =  91 |
# time :                10675 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 10675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 185 | OPB =  91 
#  time =                10675 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 10675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 194 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10675 ns Started: 10575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 185  91 1 3  8 0
#    Time: 10675 ns Started: 10665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10685 ns Started: 10585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 194 1 3  8 1
#    Time: 10685 ns Started: 10675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10695 ns Started: 10595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 194 1 3  8 1
#    Time: 10695 ns Started: 10685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 194 |
# Monitor @ 10705 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 10705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  79 | OPB = 194 
#  time =                10705 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                10705 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 10705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB =   6 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10705 ns Started: 10605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 194 1 3  8 1
#    Time: 10705 ns Started: 10695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10715 ns Started: 10615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   6 1 3  8 1
#    Time: 10715 ns Started: 10705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10725 ns Started: 10625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   6 1 3  8 1
#    Time: 10725 ns Started: 10715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10735 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 10735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB =   6 |
# time :                10735 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 10735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =   6 | OPB =   6 
#  time =                10735 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 10735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB =  67 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10735 ns Started: 10635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   6   6 1 3  8 1
#    Time: 10735 ns Started: 10725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10745 ns Started: 10645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  67 1 3  8 0
#    Time: 10745 ns Started: 10735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10755 ns Started: 10655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  67 1 3  8 0
#    Time: 10755 ns Started: 10745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB =  67 |
# Monitor @ 10765 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB =  67 
#  time =                10765 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                10765 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 10765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 240 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10765 ns Started: 10665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166  67 1 3  8 0
#    Time: 10765 ns Started: 10755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10775 ns Started: 10675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 240 1 3  8 1
#    Time: 10775 ns Started: 10765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10785 ns Started: 10685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 240 1 3  8 1
#    Time: 10785 ns Started: 10775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10795 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 10795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 240 |
# time :                10795 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 10795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  44 | OPB = 240 
#  time =                10795 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 10795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 119 | OPB = 119 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10795 ns Started: 10695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  44 240 1 3  8 1
#    Time: 10795 ns Started: 10785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10805 ns Started: 10705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 119 1 3  8 0
#    Time: 10805 ns Started: 10795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10815 ns Started: 10715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 119 1 3  8 0
#    Time: 10815 ns Started: 10805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 119 | OPB = 119 |
# Monitor @ 10825 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 10825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 119 | OPB = 119 
#  time =                10825 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                10825 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 10825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 210 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10825 ns Started: 10725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 119 119 1 3  8 0
#    Time: 10825 ns Started: 10815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10835 ns Started: 10735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 210 1 3  8 0
#    Time: 10835 ns Started: 10825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10845 ns Started: 10745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 210 1 3  8 0
#    Time: 10845 ns Started: 10835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10855 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 10855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 210 |
# time :                10855 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 10855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 210 
#  time =                10855 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 10855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  98 | OPB = 147 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10855 ns Started: 10755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 210 1 3  8 0
#    Time: 10855 ns Started: 10845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10865 ns Started: 10765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 147 1 3  8 1
#    Time: 10865 ns Started: 10855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10875 ns Started: 10775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 147 1 3  8 1
#    Time: 10875 ns Started: 10865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  98 | OPB = 147 |
# Monitor @ 10885 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 10885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  98 | OPB = 147 
#  time =                10885 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                10885 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 10885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 223 | OPB = 223 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10885 ns Started: 10785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  98 147 1 3  8 1
#    Time: 10885 ns Started: 10875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10895 ns Started: 10795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223 223 1 3  8 1
#    Time: 10895 ns Started: 10885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10905 ns Started: 10805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223 223 1 3  8 1
#    Time: 10905 ns Started: 10895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10915 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 10915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 223 | OPB = 223 |
# time :                10915 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 10915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 223 | OPB = 223 
#  time =                10915 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 10915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 244 | OPB =  59 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10915 ns Started: 10815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223 223 1 3  8 1
#    Time: 10915 ns Started: 10905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10925 ns Started: 10825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  59 1 3  8 1
#    Time: 10925 ns Started: 10915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10935 ns Started: 10835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  59 1 3  8 1
#    Time: 10935 ns Started: 10925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 244 | OPB =  59 |
# Monitor @ 10945 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 10945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 244 | OPB =  59 
#  time =                10945 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                10945 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 10945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 137 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10945 ns Started: 10845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 244  59 1 3  8 1
#    Time: 10945 ns Started: 10935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10955 ns Started: 10855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 137 1 3  8 1
#    Time: 10955 ns Started: 10945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10965 ns Started: 10865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 137 1 3  8 1
#    Time: 10965 ns Started: 10955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 10975 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 10975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 137 |
# time :                10975 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 10975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 137 
#  time =                10975 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 10975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB =  60 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10975 ns Started: 10875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 137 1 3  8 1
#    Time: 10975 ns Started: 10965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10985 ns Started: 10885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  60 1 3  8 0
#    Time: 10985 ns Started: 10975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 10995 ns Started: 10895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  60 1 3  8 0
#    Time: 10995 ns Started: 10985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB =  60 |
# Monitor @ 11005 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  60 | OPB =  60 
#  time =                11005 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11005 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 207 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11005 ns Started: 10905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  60 1 3  8 0
#    Time: 11005 ns Started: 10995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11015 ns Started: 10915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 207 1 3  8 1
#    Time: 11015 ns Started: 11005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11025 ns Started: 10925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 207 1 3  8 1
#    Time: 11025 ns Started: 11015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11035 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 207 |
# time :                11035 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 218 | OPB = 207 
#  time =                11035 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  92 | OPB = 154 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11035 ns Started: 10935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 218 207 1 3  8 1
#    Time: 11035 ns Started: 11025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11045 ns Started: 10945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 154 1 3  8 1
#    Time: 11045 ns Started: 11035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11055 ns Started: 10955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 154 1 3  8 1
#    Time: 11055 ns Started: 11045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  92 | OPB = 154 |
# Monitor @ 11065 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  92 | OPB = 154 
#  time =                11065 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11065 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 121 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11065 ns Started: 10965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92 154 1 3  8 1
#    Time: 11065 ns Started: 11055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11075 ns Started: 10975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 121 1 3  8 1
#    Time: 11075 ns Started: 11065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11085 ns Started: 10985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 121 1 3  8 1
#    Time: 11085 ns Started: 11075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11095 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 121 |
# time :                11095 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 121 | OPB = 121 
#  time =                11095 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 135 | OPB =  54 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11095 ns Started: 10995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 121 121 1 3  8 1
#    Time: 11095 ns Started: 11085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11105 ns Started: 11005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  54 1 3  8 0
#    Time: 11105 ns Started: 11095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11115 ns Started: 11015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  54 1 3  8 0
#    Time: 11115 ns Started: 11105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 135 | OPB =  54 |
# Monitor @ 11125 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 135 | OPB =  54 
#  time =                11125 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                11125 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11125 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB =  96 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11125 ns Started: 11025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 135  54 1 3  8 0
#    Time: 11125 ns Started: 11115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11135 ns Started: 11035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85  96 1 3  8 0
#    Time: 11135 ns Started: 11125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11145 ns Started: 11045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85  96 1 3  8 0
#    Time: 11145 ns Started: 11135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11155 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 11155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB =  96 |
# time :                11155 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 11155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  85 | OPB =  96 
#  time =                11155 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11155 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB = 100 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11155 ns Started: 11055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  85  96 1 3  8 0
#    Time: 11155 ns Started: 11145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11165 ns Started: 11065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 100 1 3  8 1
#    Time: 11165 ns Started: 11155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11175 ns Started: 11075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 100 1 3  8 1
#    Time: 11175 ns Started: 11165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB = 100 |
# Monitor @ 11185 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 100 | OPB = 100 
#  time =                11185 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11185 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11185 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 110 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11185 ns Started: 11085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 100 1 3  8 1
#    Time: 11185 ns Started: 11175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11195 ns Started: 11095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 110 1 3  8 1
#    Time: 11195 ns Started: 11185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11205 ns Started: 11105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 110 1 3  8 1
#    Time: 11205 ns Started: 11195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11215 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 110 |
# time :                11215 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 110 
#  time =                11215 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11215 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  26 | OPB = 125 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11215 ns Started: 11115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 110 1 3  8 1
#    Time: 11215 ns Started: 11205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11225 ns Started: 11125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  26 125 1 3  8 1
#    Time: 11225 ns Started: 11215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11235 ns Started: 11135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  26 125 1 3  8 1
#    Time: 11235 ns Started: 11225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  26 | OPB = 125 |
# Monitor @ 11245 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  26 | OPB = 125 
#  time =                11245 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11245 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11245 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 162 | OPB = 162 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11245 ns Started: 11145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  26 125 1 3  8 1
#    Time: 11245 ns Started: 11235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11255 ns Started: 11155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 162 1 3  8 0
#    Time: 11255 ns Started: 11245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11265 ns Started: 11165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 162 1 3  8 0
#    Time: 11265 ns Started: 11255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11275 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 162 | OPB = 162 |
# time :                11275 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 162 | OPB = 162 
#  time =                11275 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11275 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 214 | OPB =   5 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11275 ns Started: 11175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162 162 1 3  8 0
#    Time: 11275 ns Started: 11265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11285 ns Started: 11185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214   5 1 3  8 1
#    Time: 11285 ns Started: 11275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11295 ns Started: 11195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214   5 1 3  8 1
#    Time: 11295 ns Started: 11285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 214 | OPB =   5 |
# Monitor @ 11305 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 214 | OPB =   5 
#  time =                11305 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                11305 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11305 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 126 | OPB = 165 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11305 ns Started: 11205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214   5 1 3  8 1
#    Time: 11305 ns Started: 11295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11315 ns Started: 11215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 165 1 3  8 1
#    Time: 11315 ns Started: 11305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11325 ns Started: 11225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 165 1 3  8 1
#    Time: 11325 ns Started: 11315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11335 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 11335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 126 | OPB = 165 |
# time :                11335 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 11335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 126 | OPB = 165 
#  time =                11335 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11335 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 131 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11335 ns Started: 11235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126 165 1 3  8 1
#    Time: 11335 ns Started: 11325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11345 ns Started: 11245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 131 1 3  8 1
#    Time: 11345 ns Started: 11335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11355 ns Started: 11255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 131 1 3  8 1
#    Time: 11355 ns Started: 11345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 131 |
# Monitor @ 11365 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 131 | OPB = 131 
#  time =                11365 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11365 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11365 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 208 | OPB = 102 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11365 ns Started: 11265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 131 131 1 3  8 1
#    Time: 11365 ns Started: 11355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11375 ns Started: 11275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 102 1 3  8 0
#    Time: 11375 ns Started: 11365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11385 ns Started: 11285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 102 1 3  8 0
#    Time: 11385 ns Started: 11375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11395 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 208 | OPB = 102 |
# time :                11395 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 208 | OPB = 102 
#  time =                11395 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11395 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 191 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11395 ns Started: 11295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 208 102 1 3  8 0
#    Time: 11395 ns Started: 11385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11405 ns Started: 11305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 191 1 3  8 1
#    Time: 11405 ns Started: 11395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11415 ns Started: 11315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 191 1 3  8 1
#    Time: 11415 ns Started: 11405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 191 |
# Monitor @ 11425 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  50 | OPB = 191 
#  time =                11425 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11425 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11425 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 195 | OPB = 195 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11425 ns Started: 11325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  50 191 1 3  8 1
#    Time: 11425 ns Started: 11415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11435 ns Started: 11335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195 195 1 3  8 1
#    Time: 11435 ns Started: 11425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11445 ns Started: 11345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195 195 1 3  8 1
#    Time: 11445 ns Started: 11435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11455 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 195 | OPB = 195 |
# time :                11455 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 195 | OPB = 195 
#  time =                11455 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11455 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 165 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11455 ns Started: 11355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 195 195 1 3  8 1
#    Time: 11455 ns Started: 11445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11465 ns Started: 11365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 134 1 3  8 1
#    Time: 11465 ns Started: 11455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11475 ns Started: 11375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 134 1 3  8 1
#    Time: 11475 ns Started: 11465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 165 | OPB = 134 |
# Monitor @ 11485 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 165 | OPB = 134 
#  time =                11485 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                11485 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11485 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 234 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11485 ns Started: 11385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 165 134 1 3  8 1
#    Time: 11485 ns Started: 11475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11495 ns Started: 11395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 234 1 3  8 1
#    Time: 11495 ns Started: 11485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11505 ns Started: 11405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 234 1 3  8 1
#    Time: 11505 ns Started: 11495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11515 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 11515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 234 |
# time :                11515 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 11515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 234 
#  time =                11515 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11515 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 104 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11515 ns Started: 11415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 234 1 3  8 1
#    Time: 11515 ns Started: 11505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11525 ns Started: 11425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 104 1 3  8 1
#    Time: 11525 ns Started: 11515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11535 ns Started: 11435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 104 1 3  8 1
#    Time: 11535 ns Started: 11525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 104 |
# Monitor @ 11545 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 104 | OPB = 104 
#  time =                11545 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11545 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 223 | OPB =  86 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11545 ns Started: 11445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104 104 1 3  8 1
#    Time: 11545 ns Started: 11535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11555 ns Started: 11455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223  86 1 3  8 0
#    Time: 11555 ns Started: 11545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11565 ns Started: 11465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223  86 1 3  8 0
#    Time: 11565 ns Started: 11555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11575 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 223 | OPB =  86 |
# time :                11575 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 223 | OPB =  86 
#  time =                11575 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB = 111 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11575 ns Started: 11475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 223  86 1 3  8 0
#    Time: 11575 ns Started: 11565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11585 ns Started: 11485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 111 1 3  8 0
#    Time: 11585 ns Started: 11575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11595 ns Started: 11495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 111 1 3  8 0
#    Time: 11595 ns Started: 11585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB = 111 |
# Monitor @ 11605 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  56 | OPB = 111 
#  time =                11605 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11605 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  41 | OPB =  41 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11605 ns Started: 11505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  56 111 1 3  8 0
#    Time: 11605 ns Started: 11595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11615 ns Started: 11515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41  41 1 3  8 1
#    Time: 11615 ns Started: 11605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11625 ns Started: 11525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41  41 1 3  8 1
#    Time: 11625 ns Started: 11615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11635 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  41 | OPB =  41 |
# time :                11635 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  41 | OPB =  41 
#  time =                11635 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB =  93 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11635 ns Started: 11535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  41  41 1 3  8 1
#    Time: 11635 ns Started: 11625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11645 ns Started: 11545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  93 1 3  8 0
#    Time: 11645 ns Started: 11635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11655 ns Started: 11555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  93 1 3  8 0
#    Time: 11655 ns Started: 11645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB =  93 |
# Monitor @ 11665 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 109 | OPB =  93 
#  time =                11665 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                11665 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB = 185 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11665 ns Started: 11565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  93 1 3  8 0
#    Time: 11665 ns Started: 11655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11675 ns Started: 11575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147 185 1 3  8 0
#    Time: 11675 ns Started: 11665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11685 ns Started: 11585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147 185 1 3  8 0
#    Time: 11685 ns Started: 11675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11695 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 11695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB = 185 |
# time :                11695 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 11695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 147 | OPB = 185 
#  time =                11695 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  40 | OPB =  40 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11695 ns Started: 11595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 147 185 1 3  8 0
#    Time: 11695 ns Started: 11685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11705 ns Started: 11605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  40  40 1 3  8 1
#    Time: 11705 ns Started: 11695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11715 ns Started: 11615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  40  40 1 3  8 1
#    Time: 11715 ns Started: 11705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  40 | OPB =  40 |
# Monitor @ 11725 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  40 | OPB =  40 
#  time =                11725 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11725 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  21 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11725 ns Started: 11625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  40  40 1 3  8 1
#    Time: 11725 ns Started: 11715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11735 ns Started: 11635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  21 1 3  8 1
#    Time: 11735 ns Started: 11725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11745 ns Started: 11645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  21 1 3  8 1
#    Time: 11745 ns Started: 11735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11755 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  21 |
# time :                11755 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  84 | OPB =  21 
#  time =                11755 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  28 | OPB = 148 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11755 ns Started: 11655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  84  21 1 3  8 1
#    Time: 11755 ns Started: 11745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11765 ns Started: 11665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 148 1 3  8 1
#    Time: 11765 ns Started: 11755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11775 ns Started: 11675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 148 1 3  8 1
#    Time: 11775 ns Started: 11765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  28 | OPB = 148 |
# Monitor @ 11785 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  28 | OPB = 148 
#  time =                11785 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11785 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 248 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11785 ns Started: 11685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  28 148 1 3  8 1
#    Time: 11785 ns Started: 11775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11795 ns Started: 11695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 248 1 3  8 0
#    Time: 11795 ns Started: 11785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11805 ns Started: 11705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 248 1 3  8 0
#    Time: 11805 ns Started: 11795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11815 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 248 |
# time :                11815 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 248 | OPB = 248 
#  time =                11815 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 122 | OPB =  45 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11815 ns Started: 11715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248 248 1 3  8 0
#    Time: 11815 ns Started: 11805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11825 ns Started: 11725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  45 1 3  8 1
#    Time: 11825 ns Started: 11815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11835 ns Started: 11735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  45 1 3  8 1
#    Time: 11835 ns Started: 11825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 122 | OPB =  45 |
# Monitor @ 11845 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 11845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 122 | OPB =  45 
#  time =                11845 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                11845 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 170 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11845 ns Started: 11745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  45 1 3  8 1
#    Time: 11845 ns Started: 11835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11855 ns Started: 11755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 170 1 3  8 0
#    Time: 11855 ns Started: 11845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11865 ns Started: 11765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 170 1 3  8 0
#    Time: 11865 ns Started: 11855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11875 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 11875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 170 |
# time :                11875 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 11875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 170 
#  time =                11875 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 112 | OPB = 112 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11875 ns Started: 11775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 170 1 3  8 0
#    Time: 11875 ns Started: 11865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11885 ns Started: 11785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 112 1 3  8 1
#    Time: 11885 ns Started: 11875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11895 ns Started: 11795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 112 1 3  8 1
#    Time: 11895 ns Started: 11885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 112 | OPB = 112 |
# Monitor @ 11905 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 11905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 112 | OPB = 112 
#  time =                11905 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                11905 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 109 | OPB =  83 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11905 ns Started: 11805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 112 112 1 3  8 1
#    Time: 11905 ns Started: 11895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11915 ns Started: 11815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  83 1 3  8 1
#    Time: 11915 ns Started: 11905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11925 ns Started: 11825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  83 1 3  8 1
#    Time: 11925 ns Started: 11915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11935 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 11935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 109 | OPB =  83 |
# time :                11935 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 11935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 109 | OPB =  83 
#  time =                11935 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 11935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  19 | OPB =  23 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11935 ns Started: 11835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 109  83 1 3  8 1
#    Time: 11935 ns Started: 11925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11945 ns Started: 11845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19  23 1 3  8 1
#    Time: 11945 ns Started: 11935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11955 ns Started: 11855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19  23 1 3  8 1
#    Time: 11955 ns Started: 11945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  19 | OPB =  23 |
# Monitor @ 11965 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 11965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  19 | OPB =  23 
#  time =                11965 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                11965 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 11965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 220 | OPB = 220 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11965 ns Started: 11865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19  23 1 3  8 1
#    Time: 11965 ns Started: 11955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11975 ns Started: 11875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 220 220 1 3  8 1
#    Time: 11975 ns Started: 11965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11985 ns Started: 11885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 220 220 1 3  8 1
#    Time: 11985 ns Started: 11975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 11995 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 11995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 220 | OPB = 220 |
# time :                11995 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 11995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 220 | OPB = 220 
#  time =                11995 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 11995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB =  69 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 11995 ns Started: 11895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 220 220 1 3  8 1
#    Time: 11995 ns Started: 11985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12005 ns Started: 11905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246  69 1 3  8 1
#    Time: 12005 ns Started: 11995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12015 ns Started: 11915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246  69 1 3  8 1
#    Time: 12015 ns Started: 12005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB =  69 |
# Monitor @ 12025 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 246 | OPB =  69 
#  time =                12025 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                12025 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 12025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB = 230 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12025 ns Started: 11925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246  69 1 3  8 1
#    Time: 12025 ns Started: 12015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12035 ns Started: 11935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 230 1 3  8 0
#    Time: 12035 ns Started: 12025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12045 ns Started: 11945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 230 1 3  8 0
#    Time: 12045 ns Started: 12035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12055 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 12055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB = 230 |
# time :                12055 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 12055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 215 | OPB = 230 
#  time =                12055 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 12055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =   5 | OPB =   5 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12055 ns Started: 11955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 230 1 3  8 0
#    Time: 12055 ns Started: 12045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12065 ns Started: 11965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5   5 1 3  8 1
#    Time: 12065 ns Started: 12055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12075 ns Started: 11975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5   5 1 3  8 1
#    Time: 12075 ns Started: 12065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =   5 | OPB =   5 |
# Monitor @ 12085 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 12085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =   5 | OPB =   5 
#  time =                12085 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                12085 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 12085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 177 | OPB =  30 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12085 ns Started: 11985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   5   5 1 3  8 1
#    Time: 12085 ns Started: 12075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12095 ns Started: 11995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177  30 1 3  8 0
#    Time: 12095 ns Started: 12085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12105 ns Started: 12005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177  30 1 3  8 0
#    Time: 12105 ns Started: 12095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12115 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 12115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 177 | OPB =  30 |
# time :                12115 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 12115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 177 | OPB =  30 
#  time =                12115 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 12115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =   2 | OPB =  56 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12115 ns Started: 12015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 177  30 1 3  8 0
#    Time: 12115 ns Started: 12105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12125 ns Started: 12025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  56 1 3  8 0
#    Time: 12125 ns Started: 12115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12135 ns Started: 12035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  56 1 3  8 0
#    Time: 12135 ns Started: 12125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =   2 | OPB =  56 |
# Monitor @ 12145 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 12145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =   2 | OPB =  56 
#  time =                12145 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                12145 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 12145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB = 153 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12145 ns Started: 12045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  56 1 3  8 0
#    Time: 12145 ns Started: 12135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12155 ns Started: 12055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 153 1 3  8 1
#    Time: 12155 ns Started: 12145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12165 ns Started: 12065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 153 1 3  8 1
#    Time: 12165 ns Started: 12155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12175 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 12175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB = 153 |
# time :                12175 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 12175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 153 | OPB = 153 
#  time =                12175 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 12175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 247 | OPB = 120 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12175 ns Started: 12075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 153 1 3  8 1
#    Time: 12175 ns Started: 12165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12185 ns Started: 12085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 120 1 3  8 0
#    Time: 12185 ns Started: 12175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12195 ns Started: 12095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 120 1 3  8 0
#    Time: 12195 ns Started: 12185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 247 | OPB = 120 |
# Monitor @ 12205 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 247 | OPB = 120 
#  time =                12205 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                12205 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 12205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  53 | OPB =  93 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12205 ns Started: 12105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 120 1 3  8 0
#    Time: 12205 ns Started: 12195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12215 ns Started: 12115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  93 1 3  8 1
#    Time: 12215 ns Started: 12205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12225 ns Started: 12125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  93 1 3  8 1
#    Time: 12225 ns Started: 12215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12235 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 12235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA =  53 | OPB =  93 |
# time :                12235 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 12235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA =  53 | OPB =  93 
#  time =                12235 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 12235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 152 | OPB = 152 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12235 ns Started: 12135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  53  93 1 3  8 1
#    Time: 12235 ns Started: 12225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12245 ns Started: 12145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 152 1 3  8 0
#    Time: 12245 ns Started: 12235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12255 ns Started: 12155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 152 1 3  8 0
#    Time: 12255 ns Started: 12245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 152 | OPB = 152 |
# Monitor @ 12265 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Scoreboard :reference input: @ 12265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 152 | OPB = 152 
#  time =                12265 | reference_results_stored = zzzzzzzzzzzzz1z
# time :                12265 | monitor_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 12265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 206 | OPB =  94 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12265 ns Started: 12165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 152 152 1 3  8 0
#    Time: 12265 ns Started: 12255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12275 ns Started: 12175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  94 1 3  8 1
#    Time: 12275 ns Started: 12265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12285 ns Started: 12185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  94 1 3  8 1
#    Time: 12285 ns Started: 12275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12295 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 12295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 206 | OPB =  94 |
# time :                12295 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 12295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 206 | OPB =  94 
#  time =                12295 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 12295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB = 253 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12295 ns Started: 12195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  94 1 3  8 1
#    Time: 12295 ns Started: 12285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12305 ns Started: 12205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 253 1 3  8 1
#    Time: 12305 ns Started: 12295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12315 ns Started: 12215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 253 1 3  8 1
#    Time: 12315 ns Started: 12305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB = 253 |
# Monitor @ 12325 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 12325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 200 | OPB = 253 
#  time =                12325 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                12325 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 12325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =   4 | OPB =   4 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12325 ns Started: 12225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 253 1 3  8 1
#    Time: 12325 ns Started: 12315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12335 ns Started: 12235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4   4 1 3  8 0
#    Time: 12335 ns Started: 12325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12345 ns Started: 12245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4   4 1 3  8 0
#    Time: 12345 ns Started: 12335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12355 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = 1 | ERR = z |
# Monitor @ 12355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =   4 | OPB =   4 |
# time :                12355 | monitor_results_stored = zzzzzzzzzzzzz1z
# Scoreboard :reference input: @ 12355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =   4 | OPB =   4 
#  time =                12355 | reference_results_stored = zzzzzzzzzzzzz1z
# <-----------------------------PASS----------------------------->
# Driver @ 12355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB = 238 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12355 ns Started: 12255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   4   4 1 3  8 0
#    Time: 12355 ns Started: 12345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12365 ns Started: 12265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 238 1 3  8 0
#    Time: 12365 ns Started: 12355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12375 ns Started: 12275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 238 1 3  8 0
#    Time: 12375 ns Started: 12365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB = 238 |
# Monitor @ 12385 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 252 | OPB = 238 
#  time =                12385 | reference_results_stored = zzzzzzzzzzz1zzz
# time :                12385 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
# Driver @ 12385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 161 | OPB = 226 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12385 ns Started: 12285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 238 1 3  8 0
#    Time: 12385 ns Started: 12375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12395 ns Started: 12295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 226 1 3  8 1
#    Time: 12395 ns Started: 12385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12405 ns Started: 12305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 226 1 3  8 1
#    Time: 12405 ns Started: 12395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12415 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Monitor @ 12415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 161 | OPB = 226 |
# time :                12415 | monitor_results_stored = zzzzzzzzzzzz1zz
# Scoreboard :reference input: @ 12415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 161 | OPB = 226 
#  time =                12415 | reference_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
# Driver @ 12415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 15 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 225 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12415 ns Started: 12315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 226 1 3  8 1
#    Time: 12415 ns Started: 12405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12425 ns Started: 12325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 225 1 3 15 1
#    Time: 12425 ns Started: 12415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12435 ns Started: 12335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 225 1 3 15 1
#    Time: 12435 ns Started: 12425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 15 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 225 |
# Monitor @ 12445 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 15 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB = 225 
#  time =                12445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12445 | monitor_results_stored = zzzzzzzzzzzzzzz
# <-----------------------------FAIL----------------------------->
# Driver @ 12445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 15 | INP_VALID = 3 | CIN = 0 | OPA =  33 | OPB = 247 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12445 ns Started: 12345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35 225 1 3 15 1
#    Time: 12445 ns Started: 12435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12455 ns Started: 12355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 247 0 3 15 0
#    Time: 12455 ns Started: 12445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12465 ns Started: 12365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 247 0 3 15 0
#    Time: 12465 ns Started: 12455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12475 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 12475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 15 | INP_VALID = 3 | CIN = 0 | OPA =  33 | OPB = 247 |
# time :                12475 | monitor_results_stored = zzzzzzzzzzzzzzz
# Scoreboard :reference input: @ 12475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 15 | INP_VALID = 3 | CIN = 0 | OPA =  33 | OPB = 247 
#  time =                12475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 12475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB =  94 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12475 ns Started: 12375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  33 247 0 3 15 0
#    Time: 12475 ns Started: 12465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12485 ns Started: 12385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  94 1 0  8 0
#    Time: 12485 ns Started: 12475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12495 ns Started: 12395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  94 1 0  8 0
#    Time: 12495 ns Started: 12485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 12505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB =  86 
# Monitor @ 12505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB =  94 |
# Monitor @ 12505 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA =  60 | OPB =  94 
#  time =                12505 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12505 | monitor_results_stored = zzzzzzzzzzzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12505 ns Started: 12405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  60  94 1 0  8 0
#    Time: 12505 ns Started: 12495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12515 ns Started: 12415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  86 1 3  8 0
#    Time: 12515 ns Started: 12505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12525 ns Started: 12425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  86 1 3  8 0
#    Time: 12525 ns Started: 12515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12535 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 12535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB =  86 |
# time :                12535 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 12535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 203 | OPB =  86 
#  time =                12535 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 12535 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA = 219 | OPB =  72 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12535 ns Started: 12435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203  86 1 3  8 0
#    Time: 12535 ns Started: 12525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12545 ns Started: 12445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  72 1 3  9 0
#    Time: 12545 ns Started: 12535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12555 ns Started: 12455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  72 1 3  9 0
#    Time: 12555 ns Started: 12545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12565 ns Started: 12465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  72 1 3  9 0
#    Time: 12565 ns Started: 12555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12575 
#  RES = 188 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 12575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SH_MUL | INP_VALID = 3 | CIN = 0 | OPA = 219 | OPB =  72 |
# time :                12575 | monitor_results_stored = 010111100zzzzzz
# Scoreboard :reference input: @ 12575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  9 | INP_VALID = 3 | CIN = 0 | OPA = 219 | OPB =  72 
#  time =                12575 | reference_results_stored = 010111100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 12575 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 107 | OPB = 193 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12575 ns Started: 12475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 219  72 1 3  9 0
#    Time: 12575 ns Started: 12565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12585 ns Started: 12485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 193 1 3  8 1
#    Time: 12585 ns Started: 12575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12595 ns Started: 12495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 193 1 3  8 1
#    Time: 12595 ns Started: 12585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 107 | OPB = 193 |
# Monitor @ 12605 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 12605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 107 | OPB = 193 
#  time =                12605 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                12605 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 12605 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  11 | OPB =  28 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12605 ns Started: 12505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 193 1 3  8 1
#    Time: 12605 ns Started: 12595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12615 ns Started: 12515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  28 1 3  0 1
#    Time: 12615 ns Started: 12605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12625 ns Started: 12525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  28 1 3  0 1
#    Time: 12625 ns Started: 12615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12635 
#  RES =  39 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA =  11 | OPB =  28 |
# time :                12635 | monitor_results_stored = 000100111z0zzzz
# Scoreboard :reference input: @ 12635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  11 | OPB =  28 
#  time =                12635 | reference_results_stored = 000100111z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 12635 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =   3 | OPB = 104 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12635 ns Started: 12535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  11  28 1 3  0 1
#    Time: 12635 ns Started: 12625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12645 ns Started: 12545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 104 1 2  1 0
#    Time: 12645 ns Started: 12635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12655 ns Started: 12555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 104 1 2  1 0
#    Time: 12655 ns Started: 12645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 12665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  86 | OPB =  88 
# Monitor @ 12665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 2 | CIN = 0 | OPA =   3 | OPB = 104 |
# Monitor @ 12665 
#  RES = 419 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 0 | OPA =   3 | OPB = 104 
#  time =                12665 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12665 | monitor_results_stored = 1101000111zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12665 ns Started: 12565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   3 104 1 2  1 0
#    Time: 12665 ns Started: 12655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12675 ns Started: 12575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  86  88 1 3  1 0
#    Time: 12675 ns Started: 12665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12685 ns Started: 12585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  86  88 1 3  1 0
#    Time: 12685 ns Started: 12675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 12695 
#  RES = 510 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 12695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 0 | OPA =  86 | OPB =  88 |
# time :                12695 | monitor_results_stored = 1111111101zzzzz
# Scoreboard :reference input: @ 12695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA =  86 | OPB =  88 
#  time =                12695 | reference_results_stored = 0111111101zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 12695 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB = 100 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12695 ns Started: 12595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  86  88 1 3  1 0
#    Time: 12695 ns Started: 12685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12705 ns Started: 12605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 100 1 0  2 1
#    Time: 12705 ns Started: 12695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12715 ns Started: 12615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 100 1 0  2 1
#    Time: 12715 ns Started: 12705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 12725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =  56 
# Monitor @ 12725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB = 100 |
# Monitor @ 12725 
#  RES = 510 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12725 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA =  14 | OPB = 100 
#  time =                12725 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12725 | monitor_results_stored = 1111111101zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12725 ns Started: 12625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 100 1 0  2 1
#    Time: 12725 ns Started: 12715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12735 ns Started: 12635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239  56 1 1  2 1
#    Time: 12735 ns Started: 12725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12745 ns Started: 12645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239  56 1 1  2 1
#    Time: 12745 ns Started: 12735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 12755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  93 | OPB =  58 
# Monitor @ 12755 
#  RES = 328 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =  56 |
# time :                12755 | monitor_results_stored = 101001000z1zzzz
# Scoreboard :reference input: @ 12755 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 239 | OPB =  56 
#  time =                12755 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12755 ns Started: 12655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 239  56 1 1  2 1
#    Time: 12755 ns Started: 12745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12765 ns Started: 12665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  58 1 1  2 0
#    Time: 12765 ns Started: 12755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12775 ns Started: 12675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  58 1 1  2 0
#    Time: 12775 ns Started: 12765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 12785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  69 | OPB =  16 
# Monitor @ 12785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 0 | OPA =  93 | OPB =  58 |
# Monitor @ 12785 
#  RES = 181 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12785 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  93 | OPB =  58 
#  time =                12785 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12785 | monitor_results_stored = 010110101z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12785 ns Started: 12685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93  58 1 1  2 0
#    Time: 12785 ns Started: 12775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12795 ns Started: 12695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  16 1 1  2 0
#    Time: 12795 ns Started: 12785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12805 ns Started: 12705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  16 1 1  2 0
#    Time: 12805 ns Started: 12795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 12815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 215 | OPB = 164 
# Monitor @ 12815 
#  RES = 157 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 0 | OPA =  69 | OPB =  16 |
# time :                12815 | monitor_results_stored = 010011101z0zzzz
# Scoreboard :reference input: @ 12815 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  69 | OPB =  16 
#  time =                12815 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12815 ns Started: 12715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  69  16 1 1  2 0
#    Time: 12815 ns Started: 12805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12825 ns Started: 12725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 164 1 1  2 1
#    Time: 12825 ns Started: 12815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12835 ns Started: 12735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 164 1 1  2 1
#    Time: 12835 ns Started: 12825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 12845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB =  80 
# Monitor @ 12845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 1 | OPA = 215 | OPB = 164 |
# Monitor @ 12845 
#  RES = 304 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12845 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 215 | OPB = 164 
#  time =                12845 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12845 | monitor_results_stored = 100110000z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12845 ns Started: 12745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215 164 1 1  2 1
#    Time: 12845 ns Started: 12835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12855 ns Started: 12755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  80 1 1  2 0
#    Time: 12855 ns Started: 12845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12865 ns Started: 12765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  80 1 1  2 0
#    Time: 12865 ns Started: 12855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 12875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 241 | OPB = 203 
# Monitor @ 12875 
#  RES = 187 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB =  80 |
# time :                12875 | monitor_results_stored = 010111011z0zzzz
# Scoreboard :reference input: @ 12875 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB =  80 
#  time =                12875 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12875 ns Started: 12775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99  80 1 1  2 0
#    Time: 12875 ns Started: 12865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12885 ns Started: 12785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 203 1 1  2 1
#    Time: 12885 ns Started: 12875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12895 ns Started: 12795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 203 1 1  2 1
#    Time: 12895 ns Started: 12885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 12905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 186 | OPB =  49 
# Monitor @ 12905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 1 | OPA = 241 | OPB = 203 |
# Monitor @ 12905 
#  RES = 330 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12905 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA = 241 | OPB = 203 
#  time =                12905 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12905 | monitor_results_stored = 101001010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12905 ns Started: 12805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 203 1 1  2 1
#    Time: 12905 ns Started: 12895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12915 ns Started: 12815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186  49 1 2  2 0
#    Time: 12915 ns Started: 12905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12925 ns Started: 12825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186  49 1 2  2 0
#    Time: 12925 ns Started: 12915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 12935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 182 | OPB = 204 
# Monitor @ 12935 
#  RES = 290 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 2 | CIN = 0 | OPA = 186 | OPB =  49 |
# time :                12935 | monitor_results_stored = 100100010z1zzzz
# Scoreboard :reference input: @ 12935 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA = 186 | OPB =  49 
#  time =                12935 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12935 ns Started: 12835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 186  49 1 2  2 0
#    Time: 12935 ns Started: 12925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12945 ns Started: 12845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 204 1 0  2 0
#    Time: 12945 ns Started: 12935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12955 ns Started: 12855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 204 1 0  2 0
#    Time: 12955 ns Started: 12945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 12965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB =   9 
# Monitor @ 12965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 182 | OPB = 204 |
# Monitor @ 12965 
#  RES = 290 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 12965 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 182 | OPB = 204 
#  time =                12965 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                12965 | monitor_results_stored = 100100010z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12965 ns Started: 12865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182 204 1 0  2 0
#    Time: 12965 ns Started: 12955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12975 ns Started: 12875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157   9 1 0  2 0
#    Time: 12975 ns Started: 12965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12985 ns Started: 12885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157   9 1 0  2 0
#    Time: 12985 ns Started: 12975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 12995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 247 | OPB = 234 
# Monitor @ 12995 
#  RES = 290 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 12995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB =   9 |
# time :                12995 | monitor_results_stored = 100100010z1zzzz
# Scoreboard :reference input: @ 12995 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 157 | OPB =   9 
#  time =                12995 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 12995 ns Started: 12895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157   9 1 0  2 0
#    Time: 12995 ns Started: 12985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13005 ns Started: 12905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 234 1 1  2 0
#    Time: 13005 ns Started: 12995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13015 ns Started: 12915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 234 1 1  2 0
#    Time: 13015 ns Started: 13005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 13025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB = 236 
# Monitor @ 13025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 0 | OPA = 247 | OPB = 234 |
# Monitor @ 13025 
#  RES = 296 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13025 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA = 247 | OPB = 234 
#  time =                13025 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13025 | monitor_results_stored = 100101000z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13025 ns Started: 12925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 234 1 1  2 0
#    Time: 13025 ns Started: 13015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13035 ns Started: 12935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 236 1 3  2 1
#    Time: 13035 ns Started: 13025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13045 ns Started: 12945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 236 1 3  2 1
#    Time: 13045 ns Started: 13035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13055 
#  RES = 385 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 13055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB = 236 |
# time :                13055 | monitor_results_stored = 110000001z1zzzz
# Scoreboard :reference input: @ 13055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB = 236 
#  time =                13055 | reference_results_stored = 110000001z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13055 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  82 | OPB = 184 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13055 ns Started: 12955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148 236 1 3  2 1
#    Time: 13055 ns Started: 13045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13065 ns Started: 12965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 184 1 0  3 0
#    Time: 13065 ns Started: 13055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13075 ns Started: 12975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 184 1 0  3 0
#    Time: 13075 ns Started: 13065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 222 | OPB =  48 
# Monitor @ 13085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA =  82 | OPB = 184 |
# Monitor @ 13085 
#  RES = 384 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13085 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  82 | OPB = 184 
#  time =                13085 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13085 | monitor_results_stored = 110000000z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13085 ns Started: 12985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 184 1 0  3 0
#    Time: 13085 ns Started: 13075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13095 ns Started: 12995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222  48 1 2  3 1
#    Time: 13095 ns Started: 13085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13105 ns Started: 13005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222  48 1 2  3 1
#    Time: 13105 ns Started: 13095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =   8 | OPB =  20 
# Monitor @ 13115 
#  RES =  99 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 13115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 222 | OPB =  48 |
# time :                13115 | monitor_results_stored = 0011000110zzzzz
# Scoreboard :reference input: @ 13115 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 222 | OPB =  48 
#  time =                13115 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13115 ns Started: 13015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 222  48 1 2  3 1
#    Time: 13115 ns Started: 13105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13125 ns Started: 13025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8  20 1 2  3 1
#    Time: 13125 ns Started: 13115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13135 ns Started: 13035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8  20 1 2  3 1
#    Time: 13135 ns Started: 13125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 13145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 153 | OPB = 126 
# Monitor @ 13145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA =   8 | OPB =  20 |
# Monitor @ 13145 
#  RES = 127 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13145 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA =   8 | OPB =  20 
#  time =                13145 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13145 | monitor_results_stored = 0011111110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13145 ns Started: 13045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   8  20 1 2  3 1
#    Time: 13145 ns Started: 13135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13155 ns Started: 13055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 126 1 2  3 0
#    Time: 13155 ns Started: 13145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13165 ns Started: 13065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 126 1 2  3 0
#    Time: 13165 ns Started: 13155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 13175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 214 | OPB =  17 
# Monitor @ 13175 
#  RES =  22 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 13175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 0 | OPA = 153 | OPB = 126 |
# time :                13175 | monitor_results_stored = 0000101100zzzzz
# Scoreboard :reference input: @ 13175 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 153 | OPB = 126 
#  time =                13175 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13175 ns Started: 13075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 153 126 1 2  3 0
#    Time: 13175 ns Started: 13165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13185 ns Started: 13085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214  17 1 1  3 1
#    Time: 13185 ns Started: 13175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13195 ns Started: 13095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214  17 1 1  3 1
#    Time: 13195 ns Started: 13185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 13205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 139 | OPB =   0 
# Monitor @ 13205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 214 | OPB =  17 |
# Monitor @ 13205 
#  RES =  87 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13205 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 214 | OPB =  17 
#  time =                13205 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13205 | monitor_results_stored = 0010101110zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13205 ns Started: 13105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214  17 1 1  3 1
#    Time: 13205 ns Started: 13195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13215 ns Started: 13115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139   0 1 3  3 0
#    Time: 13215 ns Started: 13205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13225 ns Started: 13125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139   0 1 3  3 0
#    Time: 13225 ns Started: 13215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13235 
#  RES = 139 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 13235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 0 | OPA = 139 | OPB =   0 |
# time :                13235 | monitor_results_stored = 0100010110zzzzz
# Scoreboard :reference input: @ 13235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 0 | OPA = 139 | OPB =   0 
#  time =                13235 | reference_results_stored = 0100010110zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13235 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 164 | OPB =   9 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13235 ns Started: 13135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 139   0 1 3  3 0
#    Time: 13235 ns Started: 13225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13245 ns Started: 13145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   9 1 2  8 0
#    Time: 13245 ns Started: 13235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13255 ns Started: 13155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   9 1 2  8 0
#    Time: 13255 ns Started: 13245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 100 | OPB = 218 
# Monitor @ 13265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 2 | CIN = 0 | OPA = 164 | OPB =   9 |
# Monitor @ 13265 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13265 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 2 | CIN = 0 | OPA = 164 | OPB =   9 
#  time =                13265 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13265 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13265 ns Started: 13165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 164   9 1 2  8 0
#    Time: 13265 ns Started: 13255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13275 ns Started: 13175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 218 1 1  8 1
#    Time: 13275 ns Started: 13265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13285 ns Started: 13185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 218 1 1  8 1
#    Time: 13285 ns Started: 13275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB =  41 
# Monitor @ 13295 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 13295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 1 | CIN = 1 | OPA = 100 | OPB = 218 |
# time :                13295 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 13295 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 1 | CIN = 1 | OPA = 100 | OPB = 218 
#  time =                13295 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13295 ns Started: 13195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 100 218 1 1  8 1
#    Time: 13295 ns Started: 13285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13305 ns Started: 13205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 1 0  8 0
#    Time: 13305 ns Started: 13295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13315 ns Started: 13215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 1 0  8 0
#    Time: 13315 ns Started: 13305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 13325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 190 | OPB =  60 
# Monitor @ 13325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB =  41 |
# Monitor @ 13325 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13325 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 0 | CIN = 0 | OPA = 249 | OPB =  41 
#  time =                13325 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13325 | monitor_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13325 ns Started: 13225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249  41 1 0  8 0
#    Time: 13325 ns Started: 13315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13335 ns Started: 13235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190  60 1 3  8 1
#    Time: 13335 ns Started: 13325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13345 ns Started: 13245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190  60 1 3  8 1
#    Time: 13345 ns Started: 13335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13355 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 13355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 1 | OPA = 190 | OPB =  60 |
# time :                13355 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 13355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 1 | OPA = 190 | OPB =  60 
#  time =                13355 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13355 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB = 111 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13355 ns Started: 13255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190  60 1 3  8 1
#    Time: 13355 ns Started: 13345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13365 ns Started: 13265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 111 1 2  0 1
#    Time: 13365 ns Started: 13355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13375 ns Started: 13275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 111 1 2  0 1
#    Time: 13375 ns Started: 13365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 151 | OPB = 253 
# Monitor @ 13385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB = 111 |
# Monitor @ 13385 
#  RES = 301 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13385 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 205 | OPB = 111 
#  time =                13385 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13385 | monitor_results_stored = 100101101z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13385 ns Started: 13285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 205 111 1 2  0 1
#    Time: 13385 ns Started: 13375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13395 ns Started: 13295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 253 1 1  0 1
#    Time: 13395 ns Started: 13385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13405 ns Started: 13305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 253 1 1  0 1
#    Time: 13405 ns Started: 13395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 246 | OPB = 247 
# Monitor @ 13415 
#  RES = 262 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 13415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 1 | OPA = 151 | OPB = 253 |
# time :                13415 | monitor_results_stored = 100000110z1zzzz
# Scoreboard :reference input: @ 13415 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 151 | OPB = 253 
#  time =                13415 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13415 ns Started: 13315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 253 1 1  0 1
#    Time: 13415 ns Started: 13405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13425 ns Started: 13325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 247 1 2  0 1
#    Time: 13425 ns Started: 13415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13435 ns Started: 13335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 247 1 2  0 1
#    Time: 13435 ns Started: 13425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 13445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 122 
# Monitor @ 13445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 2 | CIN = 1 | OPA = 246 | OPB = 247 |
# Monitor @ 13445 
#  RES = 398 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13445 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 246 | OPB = 247 
#  time =                13445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13445 | monitor_results_stored = 110001110z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13445 ns Started: 13345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 246 247 1 2  0 1
#    Time: 13445 ns Started: 13435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13455 ns Started: 13355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 122 1 2  0 0
#    Time: 13455 ns Started: 13445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13465 ns Started: 13365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 122 1 2  0 0
#    Time: 13465 ns Started: 13455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 13475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  72 | OPB =  82 
# Monitor @ 13475 
#  RES = 273 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 13475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 122 |
# time :                13475 | monitor_results_stored = 100010001z1zzzz
# Scoreboard :reference input: @ 13475 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 122 
#  time =                13475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13475 ns Started: 13375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 122 1 2  0 0
#    Time: 13475 ns Started: 13465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13485 ns Started: 13385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72  82 1 3  0 1
#    Time: 13485 ns Started: 13475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13495 ns Started: 13395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72  82 1 3  0 1
#    Time: 13495 ns Started: 13485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 1 | OPA =  72 | OPB =  82 |
# Monitor @ 13505 
#  RES = 154 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 1 | OPA =  72 | OPB =  82 
#  time =                13505 | reference_results_stored = 010011010z0zzzz
# time :                13505 | monitor_results_stored = 010011010z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13505 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 151 | OPB = 208 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13505 ns Started: 13405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72  82 1 3  0 1
#    Time: 13505 ns Started: 13495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13515 ns Started: 13415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 208 1 0 10 0
#    Time: 13515 ns Started: 13505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13525 ns Started: 13425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 208 1 0 10 0
#    Time: 13525 ns Started: 13515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13535 ns Started: 13435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 208 1 0 10 0
#    Time: 13535 ns Started: 13525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 122 | OPB = 212 
# Monitor @ 13545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA = 151 | OPB = 208 |
# Monitor @ 13545 
#  RES = 154 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13545 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 151 | OPB = 208 
#  time =                13545 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13545 | monitor_results_stored = 010011010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13545 ns Started: 13445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 151 208 1 0 10 0
#    Time: 13545 ns Started: 13535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13555 ns Started: 13455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 212 1 0 10 0
#    Time: 13555 ns Started: 13545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13565 ns Started: 13465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 212 1 0 10 0
#    Time: 13565 ns Started: 13555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13575 ns Started: 13475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 212 1 0 10 0
#    Time: 13575 ns Started: 13565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 130 | OPB =  48 
# Monitor @ 13585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA = 122 | OPB = 212 |
# Monitor @ 13585 
#  RES = 154 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 122 | OPB = 212 
#  time =                13585 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13585 | monitor_results_stored = 010011010z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13585 ns Started: 13485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122 212 1 0 10 0
#    Time: 13585 ns Started: 13575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13595 ns Started: 13495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  48 1 2 10 1
#    Time: 13595 ns Started: 13585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13605 ns Started: 13505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  48 1 2 10 1
#    Time: 13605 ns Started: 13595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13615 ns Started: 13515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  48 1 2 10 1
#    Time: 13615 ns Started: 13605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 13625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB = 244 
# Monitor @ 13625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 2 | CIN = 1 | OPA = 130 | OPB =  48 |
# Monitor @ 13625 
#  RES =  96 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13625 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 2 | CIN = 1 | OPA = 130 | OPB =  48 
#  time =                13625 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13625 | monitor_results_stored = 001100000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13625 ns Started: 13525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  48 1 2 10 1
#    Time: 13625 ns Started: 13615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13635 ns Started: 13535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 244 1 1 10 1
#    Time: 13635 ns Started: 13625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13645 ns Started: 13545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 244 1 1 10 1
#    Time: 13645 ns Started: 13635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13655 ns Started: 13555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 244 1 1 10 1
#    Time: 13655 ns Started: 13645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 13665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB =  26 
# Monitor @ 13665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB = 244 |
# Monitor @ 13665 
#  RES = 464 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13665 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 1 | CIN = 1 | OPA =   0 | OPB = 244 
#  time =                13665 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13665 | monitor_results_stored = 111010000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13665 ns Started: 13565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   0 244 1 1 10 1
#    Time: 13665 ns Started: 13655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13675 ns Started: 13575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  26 1 0 10 0
#    Time: 13675 ns Started: 13665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13685 ns Started: 13585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  26 1 0 10 0
#    Time: 13685 ns Started: 13675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13695 ns Started: 13595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  26 1 0 10 0
#    Time: 13695 ns Started: 13685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 13705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  22 
# Monitor @ 13705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB =  26 |
# Monitor @ 13705 
#  RES = 464 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 0 | CIN = 0 | OPA = 172 | OPB =  26 
#  time =                13705 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13705 | monitor_results_stored = 111010000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13705 ns Started: 13605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 172  26 1 0 10 0
#    Time: 13705 ns Started: 13695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13715 ns Started: 13615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  22 1 3 10 0
#    Time: 13715 ns Started: 13705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13725 ns Started: 13625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  22 1 3 10 0
#    Time: 13725 ns Started: 13715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13735 ns Started: 13635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  22 1 3 10 0
#    Time: 13735 ns Started: 13725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_MUL | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  22 |
# Monitor @ 13745 
#  RES = 146 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = 10 | INP_VALID = 3 | CIN = 0 | OPA = 212 | OPB =  22 
#  time =                13745 | reference_results_stored = 001110000zzzzzz
# time :                13745 | monitor_results_stored = 010010010zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 13745 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 209 | OPB = 175 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13745 ns Started: 13645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 212  22 1 3 10 0
#    Time: 13745 ns Started: 13735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13755 ns Started: 13655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 175 1 1  1 1
#    Time: 13755 ns Started: 13745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13765 ns Started: 13665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 175 1 1  1 1
#    Time: 13765 ns Started: 13755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 249 
# Monitor @ 13775 
#  RES = 187 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 13775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 1 | CIN = 1 | OPA = 209 | OPB = 175 |
# time :                13775 | monitor_results_stored = 0101110110zzzzz
# Scoreboard :reference input: @ 13775 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 1 | OPA = 209 | OPB = 175 
#  time =                13775 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13775 ns Started: 13675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 175 1 1  1 1
#    Time: 13775 ns Started: 13765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13785 ns Started: 13685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 249 1 2  1 1
#    Time: 13785 ns Started: 13775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13795 ns Started: 13695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 249 1 2  1 1
#    Time: 13795 ns Started: 13785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB =  43 
# Monitor @ 13805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 249 |
# Monitor @ 13805 
#  RES = 472 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13805 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 249 
#  time =                13805 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13805 | monitor_results_stored = 1110110001zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13805 ns Started: 13705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 249 1 2  1 1
#    Time: 13805 ns Started: 13795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13815 ns Started: 13715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148  43 1 3  1 1
#    Time: 13815 ns Started: 13805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13825 ns Started: 13725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148  43 1 3  1 1
#    Time: 13825 ns Started: 13815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13835 
#  RES = 105 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 13835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB =  43 |
# time :                13835 | monitor_results_stored = 0011010010zzzzz
# Scoreboard :reference input: @ 13835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 148 | OPB =  43 
#  time =                13835 | reference_results_stored = 0011010010zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13835 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 241 | OPB = 188 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13835 ns Started: 13735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 148  43 1 3  1 1
#    Time: 13835 ns Started: 13825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13845 ns Started: 13745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 188 1 2  0 1
#    Time: 13845 ns Started: 13835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13855 ns Started: 13755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 188 1 2  0 1
#    Time: 13855 ns Started: 13845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 13865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  47 | OPB =  10 
# Monitor @ 13865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 2 | CIN = 1 | OPA = 241 | OPB = 188 |
# Monitor @ 13865 
#  RES = 336 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13865 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 241 | OPB = 188 
#  time =                13865 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13865 | monitor_results_stored = 101010000z1zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13865 ns Started: 13765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 241 188 1 2  0 1
#    Time: 13865 ns Started: 13855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13875 ns Started: 13775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  10 1 1  0 1
#    Time: 13875 ns Started: 13865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13885 ns Started: 13785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  10 1 1  0 1
#    Time: 13885 ns Started: 13875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 13895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 196 | OPB =  47 
# Monitor @ 13895 
#  RES = 235 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 13895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 1 | OPA =  47 | OPB =  10 |
# time :                13895 | monitor_results_stored = 011101011z0zzzz
# Scoreboard :reference input: @ 13895 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  47 | OPB =  10 
#  time =                13895 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13895 ns Started: 13795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  10 1 1  0 1
#    Time: 13895 ns Started: 13885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13905 ns Started: 13805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196  47 1 0  0 0
#    Time: 13905 ns Started: 13895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13915 ns Started: 13815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196  47 1 0  0 0
#    Time: 13915 ns Started: 13905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 13925 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  91 
# Monitor @ 13925 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 0 | CIN = 0 | OPA = 196 | OPB =  47 |
# Monitor @ 13925 
#  RES = 235 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13925 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA = 196 | OPB =  47 
#  time =                13925 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                13925 | monitor_results_stored = 011101011z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13925 ns Started: 13825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 196  47 1 0  0 0
#    Time: 13925 ns Started: 13915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13935 ns Started: 13835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  91 1 1  0 1
#    Time: 13935 ns Started: 13925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13945 ns Started: 13845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  91 1 1  0 1
#    Time: 13945 ns Started: 13935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 13955 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 103 | OPB =  51 
# Monitor @ 13955 
#  RES = 433 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 13955 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  91 |
# time :                13955 | monitor_results_stored = 110110001z1zzzz
# Scoreboard :reference input: @ 13955 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  91 
#  time =                13955 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13955 ns Started: 13855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  91 1 1  0 1
#    Time: 13955 ns Started: 13945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13965 ns Started: 13865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  51 1 3  0 0
#    Time: 13965 ns Started: 13955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13975 ns Started: 13875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  51 1 3  0 0
#    Time: 13975 ns Started: 13965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 13985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD | INP_VALID = 3 | CIN = 0 | OPA = 103 | OPB =  51 |
# Monitor @ 13985 
#  RES = 154 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 13985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 103 | OPB =  51 
#  time =                13985 | reference_results_stored = 010011010z0zzzz
# time :                13985 | monitor_results_stored = 010011010z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 13985 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB =  83 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13985 ns Started: 13885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103  51 1 3  0 0
#    Time: 13985 ns Started: 13975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 13995 ns Started: 13895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  83 1 2  1 1
#    Time: 13995 ns Started: 13985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14005 ns Started: 13905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  83 1 2  1 1
#    Time: 14005 ns Started: 13995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 14015 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  79 | OPB = 160 
# Monitor @ 14015 
#  RES =  20 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14015 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB =  83 |
# time :                14015 | monitor_results_stored = 0000101000zzzzz
# Scoreboard :reference input: @ 14015 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 2 | CIN = 1 | OPA = 132 | OPB =  83 
#  time =                14015 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14015 ns Started: 13915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 132  83 1 2  1 1
#    Time: 14015 ns Started: 14005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14025 ns Started: 13925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 160 1 1  1 0
#    Time: 14025 ns Started: 14015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14035 ns Started: 13935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 160 1 1  1 0
#    Time: 14035 ns Started: 14025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 14045 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 204 | OPB = 100 
# Monitor @ 14045 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 1 | CIN = 0 | OPA =  79 | OPB = 160 |
# Monitor @ 14045 
#  RES = 508 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14045 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 1 | CIN = 0 | OPA =  79 | OPB = 160 
#  time =                14045 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14045 | monitor_results_stored = 1111111001zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14045 ns Started: 13945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  79 160 1 1  1 0
#    Time: 14045 ns Started: 14035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14055 ns Started: 13955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204 100 1 3  1 1
#    Time: 14055 ns Started: 14045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14065 ns Started: 13965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204 100 1 3  1 1
#    Time: 14065 ns Started: 14055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 14075 
#  RES = 104 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14075 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB | INP_VALID = 3 | CIN = 1 | OPA = 204 | OPB = 100 |
# time :                14075 | monitor_results_stored = 0011010000zzzzz
# Scoreboard :reference input: @ 14075 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  1 | INP_VALID = 3 | CIN = 1 | OPA = 204 | OPB = 100 
#  time =                14075 | reference_results_stored = 0011010000zzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 14075 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 103 | OPB = 178 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14075 ns Started: 13975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 204 100 1 3  1 1
#    Time: 14075 ns Started: 14065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14085 ns Started: 13985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103 178 1 3  3 1
#    Time: 14085 ns Started: 14075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14095 ns Started: 13995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103 178 1 3  3 1
#    Time: 14095 ns Started: 14085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 14105 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 1 | OPA = 103 | OPB = 178 |
# Monitor @ 14105 
#  RES = 436 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14105 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 103 | OPB = 178 
#  time =                14105 | reference_results_stored = 0101101001zzzzz
# time :                14105 | monitor_results_stored = 1101101001zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 14105 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 141 | OPB = 248 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14105 ns Started: 14005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 103 178 1 3  3 1
#    Time: 14105 ns Started: 14095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14115 ns Started: 14015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 141 248 1 1  3 1
#    Time: 14115 ns Started: 14105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14125 ns Started: 14025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 141 248 1 1  3 1
#    Time: 14125 ns Started: 14115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 14135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 214 | OPB = 203 
# Monitor @ 14135 
#  RES = 474 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 141 | OPB = 248 |
# time :                14135 | monitor_results_stored = 1110110101zzzzz
# Scoreboard :reference input: @ 14135 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 141 | OPB = 248 
#  time =                14135 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14135 ns Started: 14035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 141 248 1 1  3 1
#    Time: 14135 ns Started: 14125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14145 ns Started: 14045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 203 1 0  3 1
#    Time: 14145 ns Started: 14135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14155 ns Started: 14055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 203 1 0  3 1
#    Time: 14155 ns Started: 14145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 14165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 182 | OPB =  20 
# Monitor @ 14165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 214 | OPB = 203 |
# Monitor @ 14165 
#  RES = 474 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14165 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 214 | OPB = 203 
#  time =                14165 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14165 | monitor_results_stored = 1110110101zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14165 ns Started: 14065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 214 203 1 0  3 1
#    Time: 14165 ns Started: 14155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14175 ns Started: 14075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  20 1 1  3 1
#    Time: 14175 ns Started: 14165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14185 ns Started: 14085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  20 1 1  3 1
#    Time: 14185 ns Started: 14175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 14195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB = 106 
# Monitor @ 14195 
#  RES =   3 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 182 | OPB =  20 |
# time :                14195 | monitor_results_stored = 0000000110zzzzz
# Scoreboard :reference input: @ 14195 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 182 | OPB =  20 
#  time =                14195 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14195 ns Started: 14095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 182  20 1 1  3 1
#    Time: 14195 ns Started: 14185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14205 ns Started: 14105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 106 1 1  3 1
#    Time: 14205 ns Started: 14195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14215 ns Started: 14115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 106 1 1  3 1
#    Time: 14215 ns Started: 14205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 14225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 189 | OPB =  93 
# Monitor @ 14225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB = 106 |
# Monitor @ 14225 
#  RES =  66 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14225 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB = 106 
#  time =                14225 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14225 | monitor_results_stored = 0010000100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14225 ns Started: 14125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245 106 1 1  3 1
#    Time: 14225 ns Started: 14215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14235 ns Started: 14135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  93 1 1  3 1
#    Time: 14235 ns Started: 14225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14245 ns Started: 14145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  93 1 1  3 1
#    Time: 14245 ns Started: 14235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 14255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 129 | OPB = 195 
# Monitor @ 14255 
#  RES =  10 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 189 | OPB =  93 |
# time :                14255 | monitor_results_stored = 0000010100zzzzz
# Scoreboard :reference input: @ 14255 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 189 | OPB =  93 
#  time =                14255 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14255 ns Started: 14155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 189  93 1 1  3 1
#    Time: 14255 ns Started: 14245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14265 ns Started: 14165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129 195 1 1  3 1
#    Time: 14265 ns Started: 14255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14275 ns Started: 14175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129 195 1 1  3 1
#    Time: 14275 ns Started: 14265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 14285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  13 | OPB = 242 
# Monitor @ 14285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 129 | OPB = 195 |
# Monitor @ 14285 
#  RES = 462 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14285 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 129 | OPB = 195 
#  time =                14285 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14285 | monitor_results_stored = 1110011101zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14285 ns Started: 14185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129 195 1 1  3 1
#    Time: 14285 ns Started: 14275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14295 ns Started: 14195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 242 1 1  3 0
#    Time: 14295 ns Started: 14285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14305 ns Started: 14205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 242 1 1  3 0
#    Time: 14305 ns Started: 14295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 14315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 200 | OPB = 232 
# Monitor @ 14315 
#  RES = 347 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 0 | OPA =  13 | OPB = 242 |
# time :                14315 | monitor_results_stored = 1010110111zzzzz
# Scoreboard :reference input: @ 14315 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA =  13 | OPB = 242 
#  time =                14315 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14315 ns Started: 14215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 242 1 1  3 0
#    Time: 14315 ns Started: 14305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14325 ns Started: 14225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 232 1 0  3 1
#    Time: 14325 ns Started: 14315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14335 ns Started: 14235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 232 1 0  3 1
#    Time: 14335 ns Started: 14325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 14345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  83 | OPB = 189 
# Monitor @ 14345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 200 | OPB = 232 |
# Monitor @ 14345 
#  RES = 346 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14345 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 200 | OPB = 232 
#  time =                14345 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14345 | monitor_results_stored = 1010110101zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14345 ns Started: 14245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 200 232 1 0  3 1
#    Time: 14345 ns Started: 14335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14355 ns Started: 14255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83 189 1 2  3 0
#    Time: 14355 ns Started: 14345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14365 ns Started: 14265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83 189 1 2  3 0
#    Time: 14365 ns Started: 14355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 14375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 215 | OPB =  73 
# Monitor @ 14375 
#  RES = 336 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 0 | OPA =  83 | OPB = 189 |
# time :                14375 | monitor_results_stored = 1010100001zzzzz
# Scoreboard :reference input: @ 14375 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  83 | OPB = 189 
#  time =                14375 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14375 ns Started: 14275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  83 189 1 2  3 0
#    Time: 14375 ns Started: 14365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14385 ns Started: 14285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215  73 1 1  3 0
#    Time: 14385 ns Started: 14375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14395 ns Started: 14295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215  73 1 1  3 0
#    Time: 14395 ns Started: 14385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 14405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  58 
# Monitor @ 14405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 0 | OPA = 215 | OPB =  73 |
# Monitor @ 14405 
#  RES =  26 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14405 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 0 | OPA = 215 | OPB =  73 
#  time =                14405 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14405 | monitor_results_stored = 0000110100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14405 ns Started: 14305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 215  73 1 1  3 0
#    Time: 14405 ns Started: 14395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14415 ns Started: 14315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  58 1 1  3 1
#    Time: 14415 ns Started: 14405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14425 ns Started: 14325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  58 1 1  3 1
#    Time: 14425 ns Started: 14415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 14435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  30 | OPB =  55 
# Monitor @ 14435 
#  RES =  55 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  58 |
# time :                14435 | monitor_results_stored = 0001101110zzzzz
# Scoreboard :reference input: @ 14435 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA = 245 | OPB =  58 
#  time =                14435 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14435 ns Started: 14335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 245  58 1 1  3 1
#    Time: 14435 ns Started: 14425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14445 ns Started: 14345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30  55 1 2  3 0
#    Time: 14445 ns Started: 14435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14455 ns Started: 14355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30  55 1 2  3 0
#    Time: 14455 ns Started: 14445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          13 
# Driver @ 14465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 188 | OPB =  37 
# Monitor @ 14465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 0 | OPA =  30 | OPB =  55 |
# Monitor @ 14465 
#  RES = 190 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14465 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  30 | OPB =  55 
#  time =                14465 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14465 | monitor_results_stored = 0101111100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14465 ns Started: 14365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  30  55 1 2  3 0
#    Time: 14465 ns Started: 14455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14475 ns Started: 14375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188  37 1 2  3 1
#    Time: 14475 ns Started: 14465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14485 ns Started: 14385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188  37 1 2  3 1
#    Time: 14485 ns Started: 14475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          14 
# Driver @ 14495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 150 | OPB = 175 
# Monitor @ 14495 
#  RES = 207 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 188 | OPB =  37 |
# time :                14495 | monitor_results_stored = 0110011110zzzzz
# Scoreboard :reference input: @ 14495 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 188 | OPB =  37 
#  time =                14495 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14495 ns Started: 14395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 188  37 1 2  3 1
#    Time: 14495 ns Started: 14485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14505 ns Started: 14405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 175 1 2  3 1
#    Time: 14505 ns Started: 14495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14515 ns Started: 14415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 175 1 2  3 1
#    Time: 14515 ns Started: 14505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          15 
# Driver @ 14525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  75 
# Monitor @ 14525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 150 | OPB = 175 |
# Monitor @ 14525 
#  RES =  69 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14525 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 150 | OPB = 175 
#  time =                14525 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14525 | monitor_results_stored = 0010001010zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14525 ns Started: 14425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 175 1 2  3 1
#    Time: 14525 ns Started: 14515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14535 ns Started: 14435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  75 1 2  3 0
#    Time: 14535 ns Started: 14525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14545 ns Started: 14445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  75 1 2  3 0
#    Time: 14545 ns Started: 14535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          16 
# Driver @ 14555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 140 | OPB =  60 
# Monitor @ 14555 
#  RES = 170 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  75 |
# time :                14555 | monitor_results_stored = 0101010100zzzzz
# Scoreboard :reference input: @ 14555 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA = 149 | OPB =  75 
#  time =                14555 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14555 ns Started: 14455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 149  75 1 2  3 0
#    Time: 14555 ns Started: 14545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14565 ns Started: 14465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  60 1 0  3 1
#    Time: 14565 ns Started: 14555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14575 ns Started: 14475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  60 1 0  3 1
#    Time: 14575 ns Started: 14565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 14585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA = 140 | OPB =  60 |
# Monitor @ 14585 
#  RES = 169 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA = 140 | OPB =  60 
#  time =                14585 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14585 | monitor_results_stored = 0101010010zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 14585 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  43 | OPB =  75 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14585 ns Started: 14485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 140  60 1 0  3 1
#    Time: 14585 ns Started: 14575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14595 ns Started: 14495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 1  2 1
#    Time: 14595 ns Started: 14585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14605 ns Started: 14505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 1  2 1
#    Time: 14605 ns Started: 14595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 14615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 106 
# Monitor @ 14615 
#  RES = 119 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 14615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 1 | OPA =  43 | OPB =  75 |
# time :                14615 | monitor_results_stored = 001110111z0zzzz
# Scoreboard :reference input: @ 14615 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 1 | OPA =  43 | OPB =  75 
#  time =                14615 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14615 ns Started: 14515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  43  75 1 1  2 1
#    Time: 14615 ns Started: 14605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14625 ns Started: 14525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 106 1 0  2 0
#    Time: 14625 ns Started: 14615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14635 ns Started: 14535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 106 1 0  2 0
#    Time: 14635 ns Started: 14625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 14645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  25 | OPB = 104 
# Monitor @ 14645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 106 |
# Monitor @ 14645 
#  RES = 118 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14645 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 161 | OPB = 106 
#  time =                14645 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14645 | monitor_results_stored = 001110110z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14645 ns Started: 14545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 161 106 1 0  2 0
#    Time: 14645 ns Started: 14635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14655 ns Started: 14555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 104 1 1  2 0
#    Time: 14655 ns Started: 14645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14665 ns Started: 14565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 104 1 1  2 0
#    Time: 14665 ns Started: 14655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 14675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  42 
# Monitor @ 14675 
#  RES = 100 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 14675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 1 | CIN = 0 | OPA =  25 | OPB = 104 |
# time :                14675 | monitor_results_stored = 001100100z0zzzz
# Scoreboard :reference input: @ 14675 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  25 | OPB = 104 
#  time =                14675 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14675 ns Started: 14575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 104 1 1  2 0
#    Time: 14675 ns Started: 14665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14685 ns Started: 14585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  42 1 0  2 1
#    Time: 14685 ns Started: 14675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14695 ns Started: 14595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  42 1 0  2 1
#    Time: 14695 ns Started: 14685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 14705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB =  93 
# Monitor @ 14705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  42 |
# Monitor @ 14705 
#  RES = 101 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14705 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 130 | OPB =  42 
#  time =                14705 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14705 | monitor_results_stored = 001100101z0zzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14705 ns Started: 14605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 130  42 1 0  2 1
#    Time: 14705 ns Started: 14695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14715 ns Started: 14615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  93 1 3  2 1
#    Time: 14715 ns Started: 14705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14725 ns Started: 14625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  93 1 3  2 1
#    Time: 14725 ns Started: 14715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 14735 
#  RES = 342 | OFLOW = z | COUT = 1 | G = z | L = z | E = z | ERR = z |
# Monitor @ 14735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB =  93 |
# time :                14735 | monitor_results_stored = 101010110z1zzzz
# Scoreboard :reference input: @ 14735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 1 | OPA = 248 | OPB =  93 
#  time =                14735 | reference_results_stored = 101010110z1zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 14735 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 136 | OPB =  61 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14735 ns Started: 14635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 248  93 1 3  2 1
#    Time: 14735 ns Started: 14725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14745 ns Started: 14645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136  61 1 2  3 1
#    Time: 14745 ns Started: 14735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14755 ns Started: 14655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136  61 1 2  3 1
#    Time: 14755 ns Started: 14745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 14765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB =  77 
# Monitor @ 14765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 136 | OPB =  61 |
# Monitor @ 14765 
#  RES = 186 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14765 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 136 | OPB =  61 
#  time =                14765 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14765 | monitor_results_stored = 0101110100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14765 ns Started: 14665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 136  61 1 2  3 1
#    Time: 14765 ns Started: 14755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14775 ns Started: 14675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29  77 1 0  3 1
#    Time: 14775 ns Started: 14765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14785 ns Started: 14685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29  77 1 0  3 1
#    Time: 14785 ns Started: 14775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 14795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 184 | OPB =  53 
# Monitor @ 14795 
#  RES = 186 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB =  77 |
# time :                14795 | monitor_results_stored = 0101110100zzzzz
# Scoreboard :reference input: @ 14795 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB =  77 
#  time =                14795 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14795 ns Started: 14695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29  77 1 0  3 1
#    Time: 14795 ns Started: 14785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14805 ns Started: 14705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  53 1 2  3 1
#    Time: 14805 ns Started: 14795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14815 ns Started: 14715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  53 1 2  3 1
#    Time: 14815 ns Started: 14805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 14825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  63 
# Monitor @ 14825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 184 | OPB =  53 |
# Monitor @ 14825 
#  RES = 194 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14825 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 184 | OPB =  53 
#  time =                14825 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14825 | monitor_results_stored = 0110000100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14825 ns Started: 14725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 184  53 1 2  3 1
#    Time: 14825 ns Started: 14815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14835 ns Started: 14735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  63 1 0  3 0
#    Time: 14835 ns Started: 14825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14845 ns Started: 14745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  63 1 0  3 0
#    Time: 14845 ns Started: 14835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 14855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB = 241 
# Monitor @ 14855 
#  RES = 195 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  63 |
# time :                14855 | monitor_results_stored = 0110000110zzzzz
# Scoreboard :reference input: @ 14855 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 0 | CIN = 0 | OPA =  47 | OPB =  63 
#  time =                14855 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14855 ns Started: 14755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  47  63 1 0  3 0
#    Time: 14855 ns Started: 14845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14865 ns Started: 14765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187 241 1 2  3 1
#    Time: 14865 ns Started: 14855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14875 ns Started: 14775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187 241 1 2  3 1
#    Time: 14875 ns Started: 14865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 14885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 247 | OPB = 107 
# Monitor @ 14885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB = 241 |
# Monitor @ 14885 
#  RES =   6 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14885 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 187 | OPB = 241 
#  time =                14885 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14885 | monitor_results_stored = 0000001100zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14885 ns Started: 14785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 187 241 1 2  3 1
#    Time: 14885 ns Started: 14875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14895 ns Started: 14795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 107 1 2  3 1
#    Time: 14895 ns Started: 14885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14905 ns Started: 14805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 107 1 2  3 1
#    Time: 14905 ns Started: 14895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 14915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  48 | OPB = 164 
# Monitor @ 14915 
#  RES = 140 | OFLOW = 0 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 2 | CIN = 1 | OPA = 247 | OPB = 107 |
# time :                14915 | monitor_results_stored = 0100011000zzzzz
# Scoreboard :reference input: @ 14915 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 2 | CIN = 1 | OPA = 247 | OPB = 107 
#  time =                14915 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14915 ns Started: 14815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 247 107 1 2  3 1
#    Time: 14915 ns Started: 14905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14925 ns Started: 14825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 164 1 1  3 1
#    Time: 14925 ns Started: 14915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14935 ns Started: 14835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 164 1 1  3 1
#    Time: 14935 ns Started: 14925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 14945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB = 228 
# Monitor @ 14945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 1 | CIN = 1 | OPA =  48 | OPB = 164 |
# Monitor @ 14945 
#  RES = 452 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 14945 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 1 | CIN = 1 | OPA =  48 | OPB = 164 
#  time =                14945 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                14945 | monitor_results_stored = 1110001001zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14945 ns Started: 14845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  48 164 1 1  3 1
#    Time: 14945 ns Started: 14935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14955 ns Started: 14855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111 228 1 3  3 1
#    Time: 14955 ns Started: 14945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14965 ns Started: 14865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111 228 1 3  3 1
#    Time: 14965 ns Started: 14955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 14975 
#  RES = 394 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 14975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = SUB_CIN | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB = 228 |
# time :                14975 | monitor_results_stored = 1100010101zzzzz
# Scoreboard :reference input: @ 14975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 111 | OPB = 228 
#  time =                14975 | reference_results_stored = 0100010101zzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 14975 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 162 | OPB =   0 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14975 ns Started: 14875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 111 228 1 3  3 1
#    Time: 14975 ns Started: 14965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14985 ns Started: 14885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162   0 1 0  2 1
#    Time: 14985 ns Started: 14975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 14995 ns Started: 14895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162   0 1 0  2 1
#    Time: 14995 ns Started: 14985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 104 | OPB =  30 
# Monitor @ 15005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 0 | CIN = 1 | OPA = 162 | OPB =   0 |
# Monitor @ 15005 
#  RES = 394 | OFLOW = 1 | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15005 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 162 | OPB =   0 
#  time =                15005 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15005 | monitor_results_stored = 1100010101zzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15005 ns Started: 14905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 162   0 1 0  2 1
#    Time: 15005 ns Started: 14995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15015 ns Started: 14915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  30 1 3  2 0
#    Time: 15015 ns Started: 15005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15025 ns Started: 14925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  30 1 3  2 0
#    Time: 15025 ns Started: 15015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15035 
#  RES = 134 | OFLOW = z | COUT = 0 | G = z | L = z | E = z | ERR = z |
# Monitor @ 15035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = ADD_CIN | INP_VALID = 3 | CIN = 0 | OPA = 104 | OPB =  30 |
# time :                15035 | monitor_results_stored = 010000110z0zzzz
# Scoreboard :reference input: @ 15035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 104 | OPB =  30 
#  time =                15035 | reference_results_stored = 010000110z0zzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15035 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 189 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15035 ns Started: 14935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 104  30 1 3  2 0
#    Time: 15035 ns Started: 15025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15045 ns Started: 14945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 189 1 3  8 0
#    Time: 15045 ns Started: 15035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15055 ns Started: 14955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 189 1 3  8 0
#    Time: 15055 ns Started: 15045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 189 |
# Monitor @ 15065 
#  RES =   z | OFLOW = z | COUT = z | G = z | L = 1 | E = z | ERR = z |
# Scoreboard :reference input: @ 15065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA = 168 | OPB = 189 
#  time =                15065 | reference_results_stored = zzzzzzzzzzzz1zz
# time :                15065 | monitor_results_stored = zzzzzzzzzzzz1zz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15065 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  91 | OPB =  20 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15065 ns Started: 14965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 168 189 1 3  8 0
#    Time: 15065 ns Started: 15055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15075 ns Started: 14975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91  20 1 3  8 0
#    Time: 15075 ns Started: 15065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15085 ns Started: 14985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91  20 1 3  8 0
#    Time: 15085 ns Started: 15075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15095 
#  RES =   z | OFLOW = z | COUT = z | G = 1 | L = z | E = z | ERR = z |
# Monitor @ 15095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD = CMP | INP_VALID = 3 | CIN = 0 | OPA =  91 | OPB =  20 |
# time :                15095 | monitor_results_stored = zzzzzzzzzzz1zzz
# Scoreboard :reference input: @ 15095 
#  RST = 0 | CE = 1 | MODE = 1 | CMD =  8 | INP_VALID = 3 | CIN = 0 | OPA =  91 | OPB =  20 
#  time =                15095 | reference_results_stored = zzzzzzzzzzz1zzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15095 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB = 142 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15095 ns Started: 14995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  91  20 1 3  8 0
#    Time: 15095 ns Started: 15085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15105 ns Started: 15005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 142 0 1  2 0
#    Time: 15105 ns Started: 15095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15115 ns Started: 15015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 142 0 1  2 0
#    Time: 15115 ns Started: 15105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  82 | OPB =  73 
# Monitor @ 15125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB = 142 |
# Monitor @ 15125 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15125 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 1 | CIN = 0 | OPA =  82 | OPB = 142 
#  time =                15125 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15125 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15125 ns Started: 15025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82 142 0 1  2 0
#    Time: 15125 ns Started: 15115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15135 ns Started: 15035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  73 0 2  2 0
#    Time: 15135 ns Started: 15125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15145 ns Started: 15045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  73 0 2  2 0
#    Time: 15145 ns Started: 15135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 15155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB = 247 
# Monitor @ 15155 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 2 | CIN = 0 | OPA =  82 | OPB =  73 |
# time :                15155 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 15155 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 0 | OPA =  82 | OPB =  73 
#  time =                15155 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15155 ns Started: 15055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  73 0 2  2 0
#    Time: 15155 ns Started: 15145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15165 ns Started: 15065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 247 0 0  2 0
#    Time: 15165 ns Started: 15155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15175 ns Started: 15075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 247 0 0  2 0
#    Time: 15175 ns Started: 15165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 15185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 157 | OPB = 136 
# Monitor @ 15185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB = 247 |
# Monitor @ 15185 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15185 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA =  64 | OPB = 247 
#  time =                15185 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15185 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15185 ns Started: 15085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  64 247 0 0  2 0
#    Time: 15185 ns Started: 15175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15195 ns Started: 15095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 136 0 2  2 1
#    Time: 15195 ns Started: 15185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15205 ns Started: 15105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 136 0 2  2 1
#    Time: 15205 ns Started: 15195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 15215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 252 | OPB =  82 
# Monitor @ 15215 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 2 | CIN = 1 | OPA = 157 | OPB = 136 |
# time :                15215 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 15215 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 157 | OPB = 136 
#  time =                15215 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15215 ns Started: 15115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 157 136 0 2  2 1
#    Time: 15215 ns Started: 15205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15225 ns Started: 15125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  82 0 0  2 0
#    Time: 15225 ns Started: 15215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15235 ns Started: 15135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  82 0 0  2 0
#    Time: 15235 ns Started: 15225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 15245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 206 | OPB =  90 
# Monitor @ 15245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 0 | OPA = 252 | OPB =  82 |
# Monitor @ 15245 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15245 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 252 | OPB =  82 
#  time =                15245 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15245 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15245 ns Started: 15145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252  82 0 0  2 0
#    Time: 15245 ns Started: 15235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15255 ns Started: 15155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  90 0 0  2 1
#    Time: 15255 ns Started: 15245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15265 ns Started: 15165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  90 0 0  2 1
#    Time: 15265 ns Started: 15255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 15275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB = 173 
# Monitor @ 15275 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 1 | OPA = 206 | OPB =  90 |
# time :                15275 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 15275 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 1 | OPA = 206 | OPB =  90 
#  time =                15275 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15275 ns Started: 15175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 206  90 0 0  2 1
#    Time: 15275 ns Started: 15265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15285 ns Started: 15185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 173 0 2  2 1
#    Time: 15285 ns Started: 15275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15295 ns Started: 15195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 173 0 2  2 1
#    Time: 15295 ns Started: 15285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 15305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 243 | OPB = 205 
# Monitor @ 15305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB = 173 |
# Monitor @ 15305 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15305 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 2 | CIN = 1 | OPA = 249 | OPB = 173 
#  time =                15305 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15305 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15305 ns Started: 15205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 249 173 0 2  2 1
#    Time: 15305 ns Started: 15295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15315 ns Started: 15215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 205 0 0  2 0
#    Time: 15315 ns Started: 15305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15325 ns Started: 15225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 205 0 0  2 0
#    Time: 15325 ns Started: 15315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 15335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB = 198 
# Monitor @ 15335 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 0 | CIN = 0 | OPA = 243 | OPB = 205 |
# time :                15335 | monitor_results_stored = 000000001zzzzzz
# Scoreboard :reference input: @ 15335 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 0 | CIN = 0 | OPA = 243 | OPB = 205 
#  time =                15335 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15335 ns Started: 15235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 243 205 0 0  2 0
#    Time: 15335 ns Started: 15325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15345 ns Started: 15245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166 198 0 3  2 0
#    Time: 15345 ns Started: 15335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15355 ns Started: 15255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166 198 0 3  2 0
#    Time: 15355 ns Started: 15345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = OR | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB = 198 |
# Monitor @ 15365 
#  RES =   1 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  2 | INP_VALID = 3 | CIN = 0 | OPA = 166 | OPB = 198 
#  time =                15365 | reference_results_stored = 011100110zzzzzz
# time :                15365 | monitor_results_stored = 000000001zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 15365 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  83 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15365 ns Started: 15265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 166 198 0 3  2 0
#    Time: 15365 ns Started: 15355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15375 ns Started: 15275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  83 0 3 13 1
#    Time: 15375 ns Started: 15365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15385 ns Started: 15285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  83 0 3 13 1
#    Time: 15385 ns Started: 15375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15395 
#  RES = 143 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Monitor @ 15395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  83 |
# time :                15395 | monitor_results_stored = 010001111zzzzz0
# Scoreboard :reference input: @ 15395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 124 | OPB =  83 
#  time =                15395 | reference_results_stored = 010001111zzzzz1
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 15395 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB =  23 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15395 ns Started: 15295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 124  83 0 3 13 1
#    Time: 15395 ns Started: 15385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15405 ns Started: 15305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  23 0 0 12 0
#    Time: 15405 ns Started: 15395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15415 ns Started: 15315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  23 0 0 12 0
#    Time: 15415 ns Started: 15405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB = 161 
# Monitor @ 15425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB =  23 |
# Monitor @ 15425 
#  RES = 143 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 15425 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA = 233 | OPB =  23 
#  time =                15425 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15425 | monitor_results_stored = 010001111zzzzz0
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15425 ns Started: 15325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 233  23 0 0 12 0
#    Time: 15425 ns Started: 15415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15435 ns Started: 15335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 161 0 1 12 1
#    Time: 15435 ns Started: 15425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15445 ns Started: 15345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 161 0 1 12 1
#    Time: 15445 ns Started: 15435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 15455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 251 | OPB =  12 
# Monitor @ 15455 
#  RES = 180 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 15455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB = 161 |
# time :                15455 | monitor_results_stored = 010110100zzzzz1
# Scoreboard :reference input: @ 15455 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 1 | CIN = 1 | OPA = 150 | OPB = 161 
#  time =                15455 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15455 ns Started: 15355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 150 161 0 1 12 1
#    Time: 15455 ns Started: 15445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15465 ns Started: 15365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  12 0 3 12 0
#    Time: 15465 ns Started: 15455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15475 ns Started: 15375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  12 0 3 12 0
#    Time: 15475 ns Started: 15465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 251 | OPB =  12 |
# Monitor @ 15485 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 251 | OPB =  12 
#  time =                15485 | reference_results_stored = 010111111zzzzz0
# time :                15485 | monitor_results_stored = 010111111zzzzzz
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 15485 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  77 | OPB = 172 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15485 ns Started: 15385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 251  12 0 3 12 0
#    Time: 15485 ns Started: 15475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15495 ns Started: 15395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  77 172 0 0 12 0
#    Time: 15495 ns Started: 15485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15505 ns Started: 15405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  77 172 0 0 12 0
#    Time: 15505 ns Started: 15495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 144 
# Monitor @ 15515 
#  RES = 191 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 0 | CIN = 0 | OPA =  77 | OPB = 172 |
# time :                15515 | monitor_results_stored = 010111111zzzzzz
# Scoreboard :reference input: @ 15515 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 0 | CIN = 0 | OPA =  77 | OPB = 172 
#  time =                15515 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15515 ns Started: 15415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  77 172 0 0 12 0
#    Time: 15515 ns Started: 15505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15525 ns Started: 15425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 144 0 3 12 0
#    Time: 15525 ns Started: 15515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15535 ns Started: 15435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 144 0 3 12 0
#    Time: 15535 ns Started: 15525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 144 |
# Monitor @ 15545 
#  RES = 160 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 15545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 160 | OPB = 144 
#  time =                15545 | reference_results_stored = 010100000zzzzz1
# time :                15545 | monitor_results_stored = 010100000zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15545 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB =  97 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15545 ns Started: 15445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 144 0 3 12 0
#    Time: 15545 ns Started: 15535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15555 ns Started: 15455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  97 0 3 12 0
#    Time: 15555 ns Started: 15545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15565 ns Started: 15465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  97 0 3 12 0
#    Time: 15565 ns Started: 15555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15575 
#  RES = 244 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 15575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB =  97 |
# time :                15575 | monitor_results_stored = 011110100zzzzz1
# Scoreboard :reference input: @ 15575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 0 | OPA = 122 | OPB =  97 
#  time =                15575 | reference_results_stored = 011110100zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15575 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 134 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15575 ns Started: 15475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 122  97 0 3 12 0
#    Time: 15575 ns Started: 15565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15585 ns Started: 15485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 134 0 3 13 1
#    Time: 15585 ns Started: 15575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15595 ns Started: 15495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 134 0 3 13 1
#    Time: 15595 ns Started: 15585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 134 |
# Monitor @ 15605 
#  RES =  58 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 15605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 142 | OPB = 134 
#  time =                15605 | reference_results_stored = 000111010zzzzz1
# time :                15605 | monitor_results_stored = 000111010zzzzz0
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 15605 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB = 187 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15605 ns Started: 15505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 142 134 0 3 13 1
#    Time: 15605 ns Started: 15595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15615 ns Started: 15515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 187 0 2  4 1
#    Time: 15615 ns Started: 15605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15625 ns Started: 15525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 187 0 2  4 1
#    Time: 15625 ns Started: 15615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 225 | OPB =  11 
# Monitor @ 15635 
#  RES =  53 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB = 187 |
# time :                15635 | monitor_results_stored = 000110101zzzzzz
# Scoreboard :reference input: @ 15635 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA =  13 | OPB = 187 
#  time =                15635 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15635 ns Started: 15535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  13 187 0 2  4 1
#    Time: 15635 ns Started: 15625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15645 ns Started: 15545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225  11 0 1  4 0
#    Time: 15645 ns Started: 15635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15655 ns Started: 15555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225  11 0 1  4 0
#    Time: 15655 ns Started: 15645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 15665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA = 252 | OPB = 142 
# Monitor @ 15665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 0 | OPA = 225 | OPB =  11 |
# Monitor @ 15665 
#  RES =  90 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15665 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 225 | OPB =  11 
#  time =                15665 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15665 | monitor_results_stored = 001011010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15665 ns Started: 15565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 225  11 0 1  4 0
#    Time: 15665 ns Started: 15655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15675 ns Started: 15575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 142 0 2  4 1
#    Time: 15675 ns Started: 15665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15685 ns Started: 15585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 142 0 2  4 1
#    Time: 15685 ns Started: 15675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 15695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  19 | OPB = 152 
# Monitor @ 15695 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 1 | OPA = 252 | OPB = 142 |
# time :                15695 | monitor_results_stored = 001101111zzzzzz
# Scoreboard :reference input: @ 15695 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA = 252 | OPB = 142 
#  time =                15695 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15695 ns Started: 15595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 252 142 0 2  4 1
#    Time: 15695 ns Started: 15685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15705 ns Started: 15605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 152 0 0  4 0
#    Time: 15705 ns Started: 15695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15715 ns Started: 15615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 152 0 0  4 0
#    Time: 15715 ns Started: 15705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 15725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA = 118 | OPB =  49 
# Monitor @ 15725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 0 | OPA =  19 | OPB = 152 |
# Monitor @ 15725 
#  RES = 111 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15725 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 0 | OPA =  19 | OPB = 152 
#  time =                15725 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15725 | monitor_results_stored = 001101111zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15725 ns Started: 15625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  19 152 0 0  4 0
#    Time: 15725 ns Started: 15715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15735 ns Started: 15635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118  49 0 3  4 0
#    Time: 15735 ns Started: 15725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15745 ns Started: 15645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118  49 0 3  4 0
#    Time: 15745 ns Started: 15735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15755 
#  RES =  71 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 0 | OPA = 118 | OPB =  49 |
# time :                15755 | monitor_results_stored = 001000111zzzzzz
# Scoreboard :reference input: @ 15755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 0 | OPA = 118 | OPB =  49 
#  time =                15755 | reference_results_stored = 001000111zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15755 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 224 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15755 ns Started: 15655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 118  49 0 3  4 0
#    Time: 15755 ns Started: 15745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15765 ns Started: 15665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 224 0 1  0 1
#    Time: 15765 ns Started: 15755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15775 ns Started: 15675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 224 0 1  0 1
#    Time: 15775 ns Started: 15765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 221 | OPB = 172 
# Monitor @ 15785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 224 |
# Monitor @ 15785 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15785 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  80 | OPB = 224 
#  time =                15785 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15785 | monitor_results_stored = 000010000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15785 ns Started: 15685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  80 224 0 1  0 1
#    Time: 15785 ns Started: 15775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15795 ns Started: 15695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 172 0 3  0 0
#    Time: 15795 ns Started: 15785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15805 ns Started: 15705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 172 0 3  0 0
#    Time: 15805 ns Started: 15795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15815 
#  RES = 140 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA = 221 | OPB = 172 |
# time :                15815 | monitor_results_stored = 010001100zzzzzz
# Scoreboard :reference input: @ 15815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 221 | OPB = 172 
#  time =                15815 | reference_results_stored = 010001100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15815 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 160 | OPB = 224 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15815 ns Started: 15715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 221 172 0 3  0 0
#    Time: 15815 ns Started: 15805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15825 ns Started: 15725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 224 0 3 12 1
#    Time: 15825 ns Started: 15815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15835 ns Started: 15735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 224 0 3 12 1
#    Time: 15835 ns Started: 15825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA = 160 | OPB = 224 |
# Monitor @ 15845 
#  RES = 160 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 15845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA = 160 | OPB = 224 
#  time =                15845 | reference_results_stored = 010100000zzzzz1
# time :                15845 | monitor_results_stored = 010100000zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15845 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  65 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15845 ns Started: 15745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 160 224 0 3 12 1
#    Time: 15845 ns Started: 15835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15855 ns Started: 15755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  65 0 0 13 1
#    Time: 15855 ns Started: 15845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15865 ns Started: 15765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  65 0 0 13 1
#    Time: 15865 ns Started: 15855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 210 | OPB = 245 
# Monitor @ 15875 
#  RES = 160 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 15875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  65 |
# time :                15875 | monitor_results_stored = 010100000zzzzz1
# Scoreboard :reference input: @ 15875 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 0 | CIN = 1 | OPA =   2 | OPB =  65 
#  time =                15875 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15875 ns Started: 15775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   2  65 0 0 13 1
#    Time: 15875 ns Started: 15865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15885 ns Started: 15785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 245 0 3 13 1
#    Time: 15885 ns Started: 15875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15895 ns Started: 15795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 245 0 3 13 1
#    Time: 15895 ns Started: 15885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROR_A_B | INP_VALID = 3 | CIN = 1 | OPA = 210 | OPB = 245 |
# Monitor @ 15905 
#  RES = 150 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 0 |
# Scoreboard :reference input: @ 15905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 13 | INP_VALID = 3 | CIN = 1 | OPA = 210 | OPB = 245 
#  time =                15905 | reference_results_stored = 010010110zzzzz1
# time :                15905 | monitor_results_stored = 010010110zzzzz0
# <-----------------------------FAIL----------------------------->
#  count =           1 
# Driver @ 15905 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 143 | OPB =  13 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15905 ns Started: 15805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 210 245 0 3 13 1
#    Time: 15905 ns Started: 15895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15915 ns Started: 15815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  13 0 3  3 1
#    Time: 15915 ns Started: 15905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15925 ns Started: 15825 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  13 0 3  3 1
#    Time: 15925 ns Started: 15915 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15935 
#  RES = 112 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA = 143 | OPB =  13 |
# time :                15935 | monitor_results_stored = 001110000zzzzzz
# Scoreboard :reference input: @ 15935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 143 | OPB =  13 
#  time =                15935 | reference_results_stored = 001110000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15935 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 217 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15935 ns Started: 15835 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  13 0 3  3 1
#    Time: 15935 ns Started: 15925 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15945 ns Started: 15845 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 217 0 2  0 1
#    Time: 15945 ns Started: 15935 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15955 ns Started: 15855 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 217 0 2  0 1
#    Time: 15955 ns Started: 15945 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 15965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 199 | OPB =  45 
# Monitor @ 15965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 217 |
# Monitor @ 15965 
#  RES = 137 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 15965 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 2 | CIN = 1 | OPA = 209 | OPB = 217 
#  time =                15965 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                15965 | monitor_results_stored = 010001001zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15965 ns Started: 15865 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 209 217 0 2  0 1
#    Time: 15965 ns Started: 15955 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15975 ns Started: 15875 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  45 0 3  0 0
#    Time: 15975 ns Started: 15965 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15985 ns Started: 15885 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  45 0 3  0 0
#    Time: 15985 ns Started: 15975 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 15995 
#  RES =   5 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 15995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA = 199 | OPB =  45 |
# time :                15995 | monitor_results_stored = 000000101zzzzzz
# Scoreboard :reference input: @ 15995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA = 199 | OPB =  45 
#  time =                15995 | reference_results_stored = 000000101zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 15995 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 110 | OPB = 205 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 15995 ns Started: 15895 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 199  45 0 3  0 0
#    Time: 15995 ns Started: 15985 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16005 ns Started: 15905 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 205 0 3  3 1
#    Time: 16005 ns Started: 15995 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16015 ns Started: 15915 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 205 0 3  3 1
#    Time: 16015 ns Started: 16005 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA = 110 | OPB = 205 |
# Monitor @ 16025 
#  RES =  16 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA = 110 | OPB = 205 
#  time =                16025 | reference_results_stored = 000010000zzzzzz
# time :                16025 | monitor_results_stored = 000010000zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16025 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 0 | OPA =  16 | OPB =  12 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16025 ns Started: 15925 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 110 205 0 3  3 1
#    Time: 16025 ns Started: 16015 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16035 ns Started: 15935 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16  12 0 2 12 0
#    Time: 16035 ns Started: 16025 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16045 ns Started: 15945 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16  12 0 2 12 0
#    Time: 16045 ns Started: 16035 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 1 | OPA = 217 | OPB =  62 
# Monitor @ 16055 
#  RES = 230 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 2 | CIN = 0 | OPA =  16 | OPB =  12 |
# time :                16055 | monitor_results_stored = 011100110zzzzzz
# Scoreboard :reference input: @ 16055 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 0 | OPA =  16 | OPB =  12 
#  time =                16055 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16055 ns Started: 15955 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16  12 0 2 12 0
#    Time: 16055 ns Started: 16045 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16065 ns Started: 15965 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  62 0 2 12 1
#    Time: 16065 ns Started: 16055 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16075 ns Started: 15975 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  62 0 2 12 1
#    Time: 16075 ns Started: 16065 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 16085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 1 | OPA = 155 | OPB = 254 
# Monitor @ 16085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 2 | CIN = 1 | OPA = 217 | OPB =  62 |
# Monitor @ 16085 
#  RES = 155 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 16085 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 1 | OPA = 217 | OPB =  62 
#  time =                16085 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16085 | monitor_results_stored = 010011011zzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16085 ns Started: 15985 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 217  62 0 2 12 1
#    Time: 16085 ns Started: 16075 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16095 ns Started: 15995 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 155 254 0 2 12 1
#    Time: 16095 ns Started: 16085 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16105 ns Started: 16005 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 155 254 0 2 12 1
#    Time: 16105 ns Started: 16095 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 16115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   9 | OPB =  36 
# Monitor @ 16115 
#  RES = 155 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 16115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 2 | CIN = 1 | OPA = 155 | OPB = 254 |
# time :                16115 | monitor_results_stored = 010011011zzzzz1
# Scoreboard :reference input: @ 16115 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 2 | CIN = 1 | OPA = 155 | OPB = 254 
#  time =                16115 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16115 ns Started: 16015 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 155 254 0 2 12 1
#    Time: 16115 ns Started: 16105 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16125 ns Started: 16025 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   9  36 0 3 12 1
#    Time: 16125 ns Started: 16115 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16135 ns Started: 16035 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   9  36 0 3 12 1
#    Time: 16135 ns Started: 16125 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = ROL_A_B | INP_VALID = 3 | CIN = 1 | OPA =   9 | OPB =  36 |
# Monitor @ 16145 
#  RES = 144 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Scoreboard :reference input: @ 16145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = 12 | INP_VALID = 3 | CIN = 1 | OPA =   9 | OPB =  36 
#  time =                16145 | reference_results_stored = 010010000zzzzz1
# time :                16145 | monitor_results_stored = 010010000zzzzz1
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16145 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  72 | OPB = 121 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16145 ns Started: 16045 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1   9  36 0 3 12 1
#    Time: 16145 ns Started: 16135 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16155 ns Started: 16055 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 121 0 0  1 1
#    Time: 16155 ns Started: 16145 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16165 ns Started: 16065 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 121 0 0  1 1
#    Time: 16165 ns Started: 16155 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 185 
# Monitor @ 16175 
#  RES = 144 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = 1 |
# Monitor @ 16175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 0 | CIN = 1 | OPA =  72 | OPB = 121 |
# time :                16175 | monitor_results_stored = 010010000zzzzz1
# Scoreboard :reference input: @ 16175 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 0 | CIN = 1 | OPA =  72 | OPB = 121 
#  time =                16175 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16175 ns Started: 16075 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  72 121 0 0  1 1
#    Time: 16175 ns Started: 16165 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16185 ns Started: 16085 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 185 0 3  1 0
#    Time: 16185 ns Started: 16175 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16195 ns Started: 16095 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 185 0 3  1 0
#    Time: 16195 ns Started: 16185 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NAND | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 185 |
# Monitor @ 16205 
#  RES = 214 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  1 | INP_VALID = 3 | CIN = 0 | OPA = 107 | OPB = 185 
#  time =                16205 | reference_results_stored = 011010110zzzzzz
# time :                16205 | monitor_results_stored = 011010110zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16205 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  42 | OPB = 191 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16205 ns Started: 16105 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 107 185 0 3  1 0
#    Time: 16205 ns Started: 16195 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16215 ns Started: 16115 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42 191 0 1  5 0
#    Time: 16215 ns Started: 16205 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16225 ns Started: 16125 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42 191 0 1  5 0
#    Time: 16225 ns Started: 16215 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 226 
# Monitor @ 16235 
#  RES = 108 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 1 | CIN = 0 | OPA =  42 | OPB = 191 |
# time :                16235 | monitor_results_stored = 001101100zzzzzz
# Scoreboard :reference input: @ 16235 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 1 | CIN = 0 | OPA =  42 | OPB = 191 
#  time =                16235 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16235 ns Started: 16135 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  42 191 0 1  5 0
#    Time: 16235 ns Started: 16225 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16245 ns Started: 16145 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 226 0 3  5 0
#    Time: 16245 ns Started: 16235 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16255 ns Started: 16155 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 226 0 3  5 0
#    Time: 16255 ns Started: 16245 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 226 |
# Monitor @ 16265 
#  RES =   4 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 0 | OPA =  25 | OPB = 226 
#  time =                16265 | reference_results_stored = 000000100zzzzzz
# time :                16265 | monitor_results_stored = 000000100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16265 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  61 | OPB =  38 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16265 ns Started: 16165 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  25 226 0 3  5 0
#    Time: 16265 ns Started: 16255 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16275 ns Started: 16175 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  38 0 2  3 0
#    Time: 16275 ns Started: 16265 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16285 ns Started: 16185 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  38 0 2  3 0
#    Time: 16285 ns Started: 16275 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB = 247 
# Monitor @ 16295 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 2 | CIN = 0 | OPA =  61 | OPB =  38 |
# time :                16295 | monitor_results_stored = 011000000zzzzzz
# Scoreboard :reference input: @ 16295 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 2 | CIN = 0 | OPA =  61 | OPB =  38 
#  time =                16295 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16295 ns Started: 16195 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  61  38 0 2  3 0
#    Time: 16295 ns Started: 16285 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16305 ns Started: 16205 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 247 0 0  3 1
#    Time: 16305 ns Started: 16295 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16315 ns Started: 16215 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 247 0 0  3 1
#    Time: 16315 ns Started: 16305 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 16325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 138 
# Monitor @ 16325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB = 247 |
# Monitor @ 16325 
#  RES = 192 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16325 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 0 | CIN = 1 | OPA =  93 | OPB = 247 
#  time =                16325 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16325 | monitor_results_stored = 011000000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16325 ns Started: 16225 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 247 0 0  3 1
#    Time: 16325 ns Started: 16315 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16335 ns Started: 16235 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 138 0 3  3 1
#    Time: 16335 ns Started: 16325 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16345 ns Started: 16245 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 138 0 3  3 1
#    Time: 16345 ns Started: 16335 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16355 
#  RES = 101 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = NOR | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 138 |
# time :                16355 | monitor_results_stored = 001100101zzzzzz
# Scoreboard :reference input: @ 16355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  3 | INP_VALID = 3 | CIN = 1 | OPA =  16 | OPB = 138 
#  time =                16355 | reference_results_stored = 001100101zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16355 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB =  97 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16355 ns Started: 16255 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  16 138 0 3  3 1
#    Time: 16355 ns Started: 16345 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16365 ns Started: 16265 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35  97 0 3  5 1
#    Time: 16365 ns Started: 16355 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16375 ns Started: 16275 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35  97 0 3  5 1
#    Time: 16375 ns Started: 16365 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XNOR | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB =  97 |
# Monitor @ 16385 
#  RES = 189 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  5 | INP_VALID = 3 | CIN = 1 | OPA =  35 | OPB =  97 
#  time =                16385 | reference_results_stored = 010111101zzzzzz
# time :                16385 | monitor_results_stored = 010111101zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16385 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 174 | OPB = 222 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16385 ns Started: 16285 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  35  97 0 3  5 1
#    Time: 16385 ns Started: 16375 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16395 ns Started: 16295 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 222 0 1  4 1
#    Time: 16395 ns Started: 16385 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16405 ns Started: 16305 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 222 0 1  4 1
#    Time: 16405 ns Started: 16395 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 129 | OPB =   4 
# Monitor @ 16415 
#  RES = 207 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 1 | OPA = 174 | OPB = 222 |
# time :                16415 | monitor_results_stored = 011001111zzzzzz
# Scoreboard :reference input: @ 16415 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 174 | OPB = 222 
#  time =                16415 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16415 ns Started: 16315 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 174 222 0 1  4 1
#    Time: 16415 ns Started: 16405 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16425 ns Started: 16325 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129   4 0 1  4 0
#    Time: 16425 ns Started: 16415 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16435 ns Started: 16335 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129   4 0 1  4 0
#    Time: 16435 ns Started: 16425 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 16445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB =  42 
# Monitor @ 16445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 0 | OPA = 129 | OPB =   4 |
# Monitor @ 16445 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16445 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA = 129 | OPB =   4 
#  time =                16445 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16445 | monitor_results_stored = 011100000zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16445 ns Started: 16345 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 129   4 0 1  4 0
#    Time: 16445 ns Started: 16435 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16455 ns Started: 16355 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92  42 0 0  4 1
#    Time: 16455 ns Started: 16445 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16465 ns Started: 16365 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92  42 0 0  4 1
#    Time: 16465 ns Started: 16455 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 16475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB = 252 
# Monitor @ 16475 
#  RES = 224 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB =  42 |
# time :                16475 | monitor_results_stored = 011100000zzzzzz
# Scoreboard :reference input: @ 16475 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA =  92 | OPB =  42 
#  time =                16475 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16475 ns Started: 16375 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  92  42 0 0  4 1
#    Time: 16475 ns Started: 16465 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16485 ns Started: 16385 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 252 0 1  4 0
#    Time: 16485 ns Started: 16475 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16495 ns Started: 16395 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 252 0 1  4 0
#    Time: 16495 ns Started: 16485 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 16505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 153 
# Monitor @ 16505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB = 252 |
# Monitor @ 16505 
#  RES =   2 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16505 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  99 | OPB = 252 
#  time =                16505 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16505 | monitor_results_stored = 000000010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16505 ns Started: 16405 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  99 252 0 1  4 0
#    Time: 16505 ns Started: 16495 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16515 ns Started: 16415 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 153 0 1  4 0
#    Time: 16515 ns Started: 16505 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16525 ns Started: 16425 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 153 0 1  4 0
#    Time: 16525 ns Started: 16515 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 16535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 126 | OPB =  10 
# Monitor @ 16535 
#  RES =  94 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 153 |
# time :                16535 | monitor_results_stored = 001011110zzzzzz
# Scoreboard :reference input: @ 16535 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 0 | OPA =  63 | OPB = 153 
#  time =                16535 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16535 ns Started: 16435 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  63 153 0 1  4 0
#    Time: 16535 ns Started: 16525 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16545 ns Started: 16445 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  10 0 0  4 1
#    Time: 16545 ns Started: 16535 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16555 ns Started: 16455 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  10 0 0  4 1
#    Time: 16555 ns Started: 16545 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           7 
# Driver @ 16565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 115 
# Monitor @ 16565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 1 | OPA = 126 | OPB =  10 |
# Monitor @ 16565 
#  RES =  94 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16565 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 126 | OPB =  10 
#  time =                16565 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16565 | monitor_results_stored = 001011110zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16565 ns Started: 16465 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 126  10 0 0  4 1
#    Time: 16565 ns Started: 16555 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16575 ns Started: 16475 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 115 0 2  4 0
#    Time: 16575 ns Started: 16565 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16585 ns Started: 16485 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 115 0 2  4 0
#    Time: 16585 ns Started: 16575 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           8 
# Driver @ 16595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 226 | OPB =  11 
# Monitor @ 16595 
#  RES =  76 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 115 |
# time :                16595 | monitor_results_stored = 001001100zzzzzz
# Scoreboard :reference input: @ 16595 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 190 | OPB = 115 
#  time =                16595 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16595 ns Started: 16495 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 190 115 0 2  4 0
#    Time: 16595 ns Started: 16585 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16605 ns Started: 16505 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  11 0 2  4 0
#    Time: 16605 ns Started: 16595 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16615 ns Started: 16515 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  11 0 2  4 0
#    Time: 16615 ns Started: 16605 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           9 
# Driver @ 16625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA =  14 | OPB = 226 
# Monitor @ 16625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 0 | OPA = 226 | OPB =  11 |
# Monitor @ 16625 
#  RES =  52 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16625 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 0 | OPA = 226 | OPB =  11 
#  time =                16625 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16625 | monitor_results_stored = 000110100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16625 ns Started: 16525 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 226  11 0 2  4 0
#    Time: 16625 ns Started: 16615 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16635 ns Started: 16535 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 226 0 2  4 1
#    Time: 16635 ns Started: 16625 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16645 ns Started: 16545 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 226 0 2  4 1
#    Time: 16645 ns Started: 16635 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          10 
# Driver @ 16655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 203 | OPB = 218 
# Monitor @ 16655 
#  RES = 221 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 2 | CIN = 1 | OPA =  14 | OPB = 226 |
# time :                16655 | monitor_results_stored = 011011101zzzzzz
# Scoreboard :reference input: @ 16655 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 2 | CIN = 1 | OPA =  14 | OPB = 226 
#  time =                16655 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16655 ns Started: 16555 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  14 226 0 2  4 1
#    Time: 16655 ns Started: 16645 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16665 ns Started: 16565 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 218 0 0  4 1
#    Time: 16665 ns Started: 16655 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16675 ns Started: 16575 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 218 0 0  4 1
#    Time: 16675 ns Started: 16665 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          11 
# Driver @ 16685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 154 | OPB =  76 
# Monitor @ 16685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 0 | CIN = 1 | OPA = 203 | OPB = 218 |
# Monitor @ 16685 
#  RES = 221 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16685 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 0 | CIN = 1 | OPA = 203 | OPB = 218 
#  time =                16685 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16685 | monitor_results_stored = 011011101zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16685 ns Started: 16585 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 203 218 0 0  4 1
#    Time: 16685 ns Started: 16675 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16695 ns Started: 16595 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  76 0 1  4 1
#    Time: 16695 ns Started: 16685 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16705 ns Started: 16605 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  76 0 1  4 1
#    Time: 16705 ns Started: 16695 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =          12 
# Driver @ 16715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 102 
# Monitor @ 16715 
#  RES = 120 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 1 | CIN = 1 | OPA = 154 | OPB =  76 |
# time :                16715 | monitor_results_stored = 001111000zzzzzz
# Scoreboard :reference input: @ 16715 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 1 | CIN = 1 | OPA = 154 | OPB =  76 
#  time =                16715 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16715 ns Started: 16615 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 154  76 0 1  4 1
#    Time: 16715 ns Started: 16705 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16725 ns Started: 16625 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 102 0 3  4 1
#    Time: 16725 ns Started: 16715 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16735 ns Started: 16635 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 102 0 3  4 1
#    Time: 16735 ns Started: 16725 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = XOR | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 102 |
# Monitor @ 16745 
#  RES = 244 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  4 | INP_VALID = 3 | CIN = 1 | OPA = 146 | OPB = 102 
#  time =                16745 | reference_results_stored = 011110100zzzzzz
# time :                16745 | monitor_results_stored = 011110100zzzzzz
# <-----------------------------PASS----------------------------->
#  count =           1 
# Driver @ 16745 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB = 207 
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16745 ns Started: 16645 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 146 102 0 3  4 1
#    Time: 16745 ns Started: 16735 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16755 ns Started: 16655 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 207 0 0  0 1
#    Time: 16755 ns Started: 16745 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16765 ns Started: 16665 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 207 0 0  0 1
#    Time: 16765 ns Started: 16755 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           2 
# Driver @ 16775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  27 | OPB = 245 
# Monitor @ 16775 
#  RES = 244 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB = 207 |
# time :                16775 | monitor_results_stored = 011110100zzzzzz
# Scoreboard :reference input: @ 16775 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA =  29 | OPB = 207 
#  time =                16775 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16775 ns Started: 16675 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  29 207 0 0  0 1
#    Time: 16775 ns Started: 16765 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16785 ns Started: 16685 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 245 0 0  0 0
#    Time: 16785 ns Started: 16775 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16795 ns Started: 16695 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 245 0 0  0 0
#    Time: 16795 ns Started: 16785 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           3 
# Driver @ 16805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB = 182 
# Monitor @ 16805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 0 | OPA =  27 | OPB = 245 |
# Monitor @ 16805 
#  RES = 244 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16805 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 0 | OPA =  27 | OPB = 245 
#  time =                16805 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16805 | monitor_results_stored = 011110100zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16805 ns Started: 16705 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  27 245 0 0  0 0
#    Time: 16805 ns Started: 16795 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16815 ns Started: 16715 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 182 0 1  0 1
#    Time: 16815 ns Started: 16805 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16825 ns Started: 16725 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 182 0 1  0 1
#    Time: 16825 ns Started: 16815 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           4 
# Driver @ 16835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 202 | OPB =  84 
# Monitor @ 16835 
#  RES =  68 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB = 182 |
# time :                16835 | monitor_results_stored = 001000100zzzzzz
# Scoreboard :reference input: @ 16835 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA =  93 | OPB = 182 
#  time =                16835 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16835 ns Started: 16735 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  93 182 0 1  0 1
#    Time: 16835 ns Started: 16825 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16845 ns Started: 16745 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 1  0 1
#    Time: 16845 ns Started: 16835 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16855 ns Started: 16755 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 1  0 1
#    Time: 16855 ns Started: 16845 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           5 
# Driver @ 16865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 143 | OPB =  43 
# Monitor @ 16865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 1 | CIN = 1 | OPA = 202 | OPB =  84 |
# Monitor @ 16865 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16865 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 1 | CIN = 1 | OPA = 202 | OPB =  84 
#  time =                16865 | reference_results_stored = zzzzzzzzzzzzzz1
# time :                16865 | monitor_results_stored = 001000010zzzzzz
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16865 ns Started: 16765 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 202  84 0 1  0 1
#    Time: 16865 ns Started: 16855 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16875 ns Started: 16775 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  43 0 0  0 1
#    Time: 16875 ns Started: 16865 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16885 ns Started: 16785 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  43 0 0  0 1
#    Time: 16885 ns Started: 16875 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
#  count =           6 
# Driver @ 16895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  62 
# Monitor @ 16895 
#  RES =  66 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Monitor @ 16895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 0 | CIN = 1 | OPA = 143 | OPB =  43 |
# time :                16895 | monitor_results_stored = 001000010zzzzzz
# Scoreboard :reference input: @ 16895 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 0 | CIN = 1 | OPA = 143 | OPB =  43 
#  time =                16895 | reference_results_stored = zzzzzzzzzzzzzz1
# <-----------------------------FAIL----------------------------->
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16895 ns Started: 16795 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1 143  43 0 0  0 1
#    Time: 16895 ns Started: 16885 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16905 ns Started: 16805 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  62 0 3  0 0
#    Time: 16905 ns Started: 16895 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# ** Info: RESET IS NOT TRIGGERED
#    Time: 16915 ns Started: 16815 ns  Scope: top.vif.ASSERT.ALU_RESET File: alu_assertions.sv Line: 28
# ** Info: INPUTS SIGNALS ARE KNOWN: 0 1  82  62 0 3  0 0
#    Time: 16915 ns Started: 16905 ns  Scope: top.vif.ASSERT.ALU_KNOWN File: alu_assertions.sv Line: 24
# SENDING RESPONSE 
# Monitor @ 16925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD = AND | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  62 |
# Monitor @ 16925 
#  RES =  18 | OFLOW = z | COUT = z | G = z | L = z | E = z | ERR = z |
# Scoreboard :reference input: @ 16925 
#  RST = 0 | CE = 1 | MODE = 0 | CMD =  0 | INP_VALID = 3 | CIN = 0 | OPA =  82 | OPB =  62 
#  time =                16925 | reference_results_stored = 000010010zzzzzz
# time :                16925 | monitor_results_stored = 000010010zzzzzz
# <-----------------------------PASS----------------------------->
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 16925: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO alu_coverage.sv(97) @ 16925: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [ACTIVE_MONITOR] Coverage ------> 100.00%,
# UVM_INFO alu_coverage.sv(98) @ 16925: uvm_test_top.alu_environment.alu_coverage [alu_coverage] [PASSIVE_MONITOR] Coverage ------> 78.57%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [alu_coverage]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 16925 ns  Iteration: 67  Instance: /top
# Saving coverage database on exit...
# End time: 01:32:03 on Aug 22,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 9
