// Seed: 1296390493
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_12 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd98
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output supply0 id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  initial begin : LABEL_0
    $clog2(26);
    ;
  end
  assign id_4 = id_2 == ('b0);
  logic [-1 : -1  +  id_1  &&  1] id_6;
  wand  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ;
  uwire id_65, id_66;
  wire id_67;
  localparam id_68 = 1 + 1;
  logic id_69;
  assign id_62 = 1;
  module_0 modCall_1 (
      id_41,
      id_30,
      id_22
  );
  assign id_66 = 1'b0;
endmodule
