
Lab 4 README
==========================================================

Student Name & Email 
Austin Tung
atung003@ucr.edu

==========================================================
REMARKS

(a) My design works as described in the specs . Its simulation matches the simulation image described in the spec.
(b) Sometimes the write_reg_addr signal does not match correctly, but it was confirmed as negligible.
(c) 3 extra modules on top of the given components and main file, created was an adder, a mux to handle 5 bit inputs, and a sign extender.
   
==========================================================
BUGS IF ANY

(a) No known bugs 

==========================================================

ORIGINAL WORK STATEMENT
- I certify that this submission represents my own original work. This submission was not done in collaboration nor was any substanial portion of the code obtained from third parties, including websites and the like.
