<stg><name>mmult</name>


<trans_list>

<trans id="864" from="1" to="2">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="2" to="4">
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="2" to="3">
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="3" to="2">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="4" to="6">
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="4" to="5">
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="5" to="4">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="6" to="173">
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="6" to="7">
<condition id="622">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="7" to="8">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="8" to="9">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="9" to="10">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="10" to="11">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="11" to="12">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="12" to="13">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="13" to="14">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="14" to="15">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="15" to="16">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="16" to="17">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="17" to="18">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="18" to="19">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="19" to="20">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="20" to="21">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="21" to="22">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="22" to="23">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="23" to="24">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="24" to="25">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="25" to="26">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="26" to="27">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="27" to="28">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="28" to="29">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="29" to="30">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="30" to="31">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="31" to="32">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="32" to="33">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="33" to="34">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="34" to="35">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="35" to="36">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="36" to="37">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="37" to="38">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="38" to="39">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="39" to="40">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="40" to="41">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="41" to="42">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="42" to="43">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="43" to="44">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="44" to="45">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="45" to="46">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="46" to="47">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="47" to="48">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="48" to="49">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="49" to="50">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="50" to="51">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="51" to="52">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="52" to="53">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="53" to="54">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="54" to="55">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="55" to="56">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="56" to="57">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="57" to="58">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="58" to="59">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="59" to="60">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="60" to="61">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="61" to="62">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="62" to="63">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="63" to="64">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="64" to="65">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="65" to="66">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="66" to="67">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="67" to="68">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="68" to="69">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="69" to="70">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="70" to="71">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="71" to="72">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="72" to="73">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="73" to="74">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="74" to="75">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="75" to="76">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="76" to="77">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="77" to="78">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="78" to="79">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="79" to="80">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="80" to="81">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="81" to="82">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="82" to="83">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="83" to="84">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="84" to="85">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="85" to="86">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="86" to="87">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="87" to="88">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="88" to="89">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="89" to="90">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="90" to="91">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="91" to="92">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="92" to="93">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="93" to="94">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="94" to="95">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="95" to="96">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="96" to="97">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="97" to="98">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="98" to="99">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="99" to="100">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="100" to="101">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="101" to="102">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="102" to="103">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="103" to="104">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="104" to="105">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="105" to="106">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="106" to="107">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="107" to="108">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="108" to="109">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="109" to="110">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="110" to="111">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="111" to="112">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="112" to="113">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="113" to="114">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="114" to="115">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="115" to="116">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="116" to="117">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="117" to="118">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="118" to="119">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="119" to="120">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="120" to="121">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="121" to="122">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="122" to="123">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="123" to="124">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="124" to="125">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="125" to="126">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="126" to="127">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="127" to="128">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="128" to="129">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="129" to="130">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="130" to="131">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="131" to="132">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="132" to="133">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="133" to="134">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="134" to="135">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="135" to="136">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="136" to="137">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="137" to="138">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="138" to="139">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="139" to="140">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="140" to="141">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="141" to="142">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="142" to="143">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="143" to="144">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="144" to="145">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="145" to="146">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="146" to="147">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="147" to="148">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="148" to="149">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="149" to="150">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="150" to="151">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="151" to="152">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="152" to="153">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="153" to="154">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="154" to="155">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="155" to="156">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="156" to="157">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="157" to="158">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="158" to="159">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="159" to="160">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="160" to="161">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="161" to="162">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="162" to="163">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="163" to="164">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="164" to="165">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="165" to="166">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="166" to="167">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="167" to="168">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="168" to="169">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="169" to="170">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="170" to="171">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="171" to="172">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="172" to="6">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_A), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_B), !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_C), !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %a_buf_0 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %a_buf_1 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %a_buf_2 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_2"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7  %a_buf_3 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8  %a_buf_4 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_4"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %a_buf_5 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_5"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10  %a_buf_6 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11  %a_buf_7 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_7"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:12  %a_buf_8 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_8"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:13  %a_buf_9 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_9"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
:14  %a_buf_10 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_10"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15  %a_buf_11 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_11"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="64">
<![CDATA[
:16  %a_buf_12 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_12"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
:17  %a_buf_13 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_13"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="64">
<![CDATA[
:18  %a_buf_14 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_14"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
:19  %a_buf_15 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="a_buf_15"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
:20  %b_buf_0 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="64">
<![CDATA[
:21  %b_buf_1 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:22  %b_buf_2 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:23  %b_buf_3 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_3"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:24  %b_buf_4 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_4"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:25  %b_buf_5 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_5"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
:26  %b_buf_6 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_6"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="64">
<![CDATA[
:27  %b_buf_7 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
:28  %b_buf_8 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_8"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:29  %b_buf_9 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_9"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
:30  %b_buf_10 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_10"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:31  %b_buf_11 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_11"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:32  %b_buf_12 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_12"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:33  %b_buf_13 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_13"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="64">
<![CDATA[
:34  %b_buf_14 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="64">
<![CDATA[
:35  %b_buf_15 = alloca [64 x float], align 4

]]></node>
<StgValue><ssdm name="b_buf_15"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(float* %in_A, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(float* %in_B, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(float* %out_C, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader5:1  %i = phi i6 [ 0, %0 ], [ %i_mid2, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader5:2  %j = phi i6 [ 0, %0 ], [ %j_2, %1 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond_flatten, label %.preheader, label %.preheader5.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:1  %exitcond = icmp eq i6 %j, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5.preheader:2  %j_mid2 = select i1 %exitcond, i6 0, i6 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:3  %i_s = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5.preheader:4  %i_mid2 = select i1 %exitcond, i6 %i_s, i6 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader5.preheader:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:8  %arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_mid2, i32 1, i32 5)

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:9  %tmp_4 = trunc i6 %j_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader5.preheader:28  switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_2 = add i6 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader5.preheader:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:7  %in_A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_A)

]]></node>
<StgValue><ssdm name="in_A_read"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader5.preheader:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_mid2, i1 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:11  %tmp_1 = zext i7 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:12  %a_buf_0_addr = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_0_addr"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:13  %a_buf_1_addr = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_1_addr"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %a_buf_2_addr = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_2_addr"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:15  %a_buf_3_addr = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_3_addr"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:16  %a_buf_4_addr = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_4_addr"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17  %a_buf_5_addr = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_5_addr"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:18  %a_buf_6_addr = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_6_addr"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:19  %a_buf_7_addr = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_7_addr"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %a_buf_8_addr = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_8_addr"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:21  %a_buf_9_addr = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_9_addr"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:22  %a_buf_10_addr = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_10_addr"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %a_buf_11_addr = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_11_addr"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:24  %a_buf_12_addr = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_12_addr"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:25  %a_buf_13_addr = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_13_addr"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %a_buf_14_addr = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_14_addr"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:27  %a_buf_15_addr = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="a_buf_15_addr"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float %in_A_read, float* %a_buf_14_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float %in_A_read, float* %a_buf_13_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float %in_A_read, float* %a_buf_12_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float %in_A_read, float* %a_buf_11_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float %in_A_read, float* %a_buf_10_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float %in_A_read, float* %a_buf_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float %in_A_read, float* %a_buf_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %in_A_read, float* %a_buf_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %in_A_read, float* %a_buf_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %in_A_read, float* %a_buf_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %in_A_read, float* %a_buf_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %in_A_read, float* %a_buf_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %in_A_read, float* %a_buf_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %in_A_read, float* %a_buf_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %in_A_read, float* %a_buf_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="arrayNo_cast" val="!14"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float %in_A_read, float* %a_buf_15_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="arrayNo_cast" val="!14"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i6 [ %i_1_mid2, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %j_1 = phi i6 [ %j_3, %2 ], [ 0, %.preheader5 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:3  %exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024

]]></node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:4  %indvar_flatten_next7 = add i11 %indvar_flatten6, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten8, label %.preheader.i, label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:1  %exitcond1 = icmp eq i6 %j_1, -32

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader4:2  %j_1_mid2 = select i1 %exitcond1, i6 0, i6 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:3  %i_2 = add i6 %i_1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader4:4  %i_1_mid2 = select i1 %exitcond1, i6 %i_2, i6 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4:5  %arrayNo1_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_1_mid2, i32 1, i32 5)

]]></node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader4:6  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="6">
<![CDATA[
.preheader4:9  %tmp_trn_cast = zext i6 %j_1_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4:10  %tmp_5 = shl i6 %i_1_mid2, 5

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="6">
<![CDATA[
.preheader4:11  %p_addr_cast = zext i6 %tmp_5 to i7

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:12  %p_addr1 = add i7 %p_addr_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader4:30  switch i5 %arrayNo1_cast, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_3 = add i6 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader4:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:8  %in_B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_B)

]]></node>
<StgValue><ssdm name="in_B_read"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="7">
<![CDATA[
.preheader4:13  %tmp_6 = zext i7 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:14  %b_buf_0_addr = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_0_addr"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:15  %b_buf_1_addr = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_1_addr"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:16  %b_buf_2_addr = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_2_addr"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:17  %b_buf_3_addr = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_3_addr"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:18  %b_buf_4_addr = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_4_addr"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:19  %b_buf_5_addr = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_5_addr"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:20  %b_buf_6_addr = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_6_addr"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:21  %b_buf_7_addr = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_7_addr"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:22  %b_buf_8_addr = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_8_addr"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:23  %b_buf_9_addr = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_9_addr"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:24  %b_buf_10_addr = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_10_addr"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:25  %b_buf_11_addr = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_11_addr"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:26  %b_buf_12_addr = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_12_addr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:27  %b_buf_13_addr = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_13_addr"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:28  %b_buf_14_addr = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_14_addr"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4:29  %b_buf_15_addr = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="b_buf_15_addr"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="arrayNo1_cast" val="14"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store float %in_B_read, float* %b_buf_14_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="arrayNo1_cast" val="14"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="arrayNo1_cast" val="13"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:0  store float %in_B_read, float* %b_buf_13_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="arrayNo1_cast" val="13"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="arrayNo1_cast" val="12"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:0  store float %in_B_read, float* %b_buf_12_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="arrayNo1_cast" val="12"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="arrayNo1_cast" val="11"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:0  store float %in_B_read, float* %b_buf_11_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="arrayNo1_cast" val="11"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="arrayNo1_cast" val="10"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:0  store float %in_B_read, float* %b_buf_10_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="arrayNo1_cast" val="10"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="arrayNo1_cast" val="9"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:0  store float %in_B_read, float* %b_buf_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="arrayNo1_cast" val="9"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="arrayNo1_cast" val="8"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:0  store float %in_B_read, float* %b_buf_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="arrayNo1_cast" val="8"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="arrayNo1_cast" val="7"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0  store float %in_B_read, float* %b_buf_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="arrayNo1_cast" val="7"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="arrayNo1_cast" val="6"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store float %in_B_read, float* %b_buf_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="arrayNo1_cast" val="6"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="arrayNo1_cast" val="5"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:0  store float %in_B_read, float* %b_buf_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="arrayNo1_cast" val="5"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="arrayNo1_cast" val="4"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:0  store float %in_B_read, float* %b_buf_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="arrayNo1_cast" val="4"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="arrayNo1_cast" val="3"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:0  store float %in_B_read, float* %b_buf_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="arrayNo1_cast" val="3"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="arrayNo1_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:0  store float %in_B_read, float* %b_buf_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="arrayNo1_cast" val="2"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="arrayNo1_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:0  store float %in_B_read, float* %b_buf_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="arrayNo1_cast" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="arrayNo1_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0  store float %in_B_read, float* %b_buf_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="arrayNo1_cast" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="arrayNo1_cast" val="!14"/>
<literal name="arrayNo1_cast" val="!13"/>
<literal name="arrayNo1_cast" val="!12"/>
<literal name="arrayNo1_cast" val="!11"/>
<literal name="arrayNo1_cast" val="!10"/>
<literal name="arrayNo1_cast" val="!9"/>
<literal name="arrayNo1_cast" val="!8"/>
<literal name="arrayNo1_cast" val="!7"/>
<literal name="arrayNo1_cast" val="!6"/>
<literal name="arrayNo1_cast" val="!5"/>
<literal name="arrayNo1_cast" val="!4"/>
<literal name="arrayNo1_cast" val="!3"/>
<literal name="arrayNo1_cast" val="!2"/>
<literal name="arrayNo1_cast" val="!1"/>
<literal name="arrayNo1_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0  store float %in_B_read, float* %b_buf_15_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="arrayNo1_cast" val="!14"/>
<literal name="arrayNo1_cast" val="!13"/>
<literal name="arrayNo1_cast" val="!12"/>
<literal name="arrayNo1_cast" val="!11"/>
<literal name="arrayNo1_cast" val="!10"/>
<literal name="arrayNo1_cast" val="!9"/>
<literal name="arrayNo1_cast" val="!8"/>
<literal name="arrayNo1_cast" val="!7"/>
<literal name="arrayNo1_cast" val="!6"/>
<literal name="arrayNo1_cast" val="!5"/>
<literal name="arrayNo1_cast" val="!4"/>
<literal name="arrayNo1_cast" val="!3"/>
<literal name="arrayNo1_cast" val="!2"/>
<literal name="arrayNo1_cast" val="!1"/>
<literal name="arrayNo1_cast" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader1131 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:1  %index_a_0_i = phi i6 [ %index_a_0_i_mid2, %.preheader1131 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="index_a_0_i"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:2  %index_b_0_i = phi i6 [ %index_b, %.preheader1131 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="index_b_0_i"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:4  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_flatten1, label %mmult_kernel.exit, label %.preheader1131

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1131:1  %exitcond1_i = icmp eq i6 %index_b_0_i, -32

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1131:2  %index_b_0_i_mid2 = select i1 %exitcond1_i, i6 0, i6 %index_b_0_i

]]></node>
<StgValue><ssdm name="index_b_0_i_mid2"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1131:3  %index_a = add i6 %index_a_0_i, 1

]]></node>
<StgValue><ssdm name="index_a"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1131:4  %index_a_0_i_mid2 = select i1 %exitcond1_i, i6 %index_a, i6 %index_a_0_i

]]></node>
<StgValue><ssdm name="index_a_0_i_mid2"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader1131:5  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %index_a_0_i_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="64" op_0_bw="7">
<![CDATA[
.preheader1131:6  %tmp_9 = zext i7 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:7  %a_buf_0_addr_1 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_0_addr_1"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_0_load"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="64" op_0_bw="6">
<![CDATA[
.preheader1131:77  %tmp_11 = zext i6 %index_b_0_i_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:78  %b_buf_0_addr_1 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_0_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:79  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1131:210  %index_b = add i6 %index_b_0_i_mid2, 1

]]></node>
<StgValue><ssdm name="index_b"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="375" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:8  %a_buf_0_load = load float* %a_buf_0_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_0_load"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:79  %b_buf_0_load = load float* %b_buf_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="377" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="378" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="379" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1131:9  %tmp_s = or i7 %tmp_8, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader1131:10  %p_addr2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="64" op_0_bw="32">
<![CDATA[
.preheader1131:11  %tmp_10 = zext i32 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:12  %a_buf_0_addr_2 = getelementptr [64 x float]* %a_buf_0, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_0_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_1"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="7" op_0_bw="6">
<![CDATA[
.preheader1131:76  %tmp_4_trn_cast = zext i6 %index_b_0_i_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:80  %product_term = fmul float %a_buf_0_load, %b_buf_0_load

]]></node>
<StgValue><ssdm name="product_term"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1131:82  %p_addr3 = add i7 %tmp_4_trn_cast, 32

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="7">
<![CDATA[
.preheader1131:83  %tmp_12 = zext i7 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:84  %b_buf_0_addr_2 = getelementptr [64 x float]* %b_buf_0, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_0_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:85  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="391" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:13  %a_buf_0_load_1 = load float* %a_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_0_load_1"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:85  %b_buf_0_load_1 = load float* %b_buf_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_0_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="394" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="396" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="398" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:14  %a_buf_1_addr_1 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_1_addr_1"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:15  %a_buf_1_load = load float* %a_buf_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_1_load"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:81  %result = fadd float %product_term, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:86  %product_term_1 = fmul float %a_buf_0_load_1, %b_buf_0_load_1

]]></node>
<StgValue><ssdm name="product_term_1"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:88  %b_buf_1_addr_1 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_1_addr_1"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:89  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="406" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:15  %a_buf_1_load = load float* %a_buf_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_1_load"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:89  %b_buf_1_load = load float* %b_buf_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="409" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="411" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="413" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:16  %a_buf_1_addr_2 = getelementptr [64 x float]* %a_buf_1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_1_addr_2"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:17  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_1"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:87  %result_1 = fadd float %result, %product_term_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:90  %product_term_2 = fmul float %a_buf_1_load, %b_buf_1_load

]]></node>
<StgValue><ssdm name="product_term_2"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:92  %b_buf_1_addr_2 = getelementptr [64 x float]* %b_buf_1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_1_addr_2"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:93  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="421" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:17  %a_buf_1_load_1 = load float* %a_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_1_load_1"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:93  %b_buf_1_load_1 = load float* %b_buf_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_1_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="424" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="426" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="428" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="430" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:18  %a_buf_2_addr_1 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_2_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:19  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_2_load"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:91  %result_2 = fadd float %result_1, %product_term_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:94  %product_term_3 = fmul float %a_buf_1_load_1, %b_buf_1_load_1

]]></node>
<StgValue><ssdm name="product_term_3"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:96  %b_buf_2_addr_1 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_2_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:97  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="436" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:19  %a_buf_2_load = load float* %a_buf_2_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_2_load"/></StgValue>
</operation>

<operation id="437" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="438" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:97  %b_buf_2_load = load float* %b_buf_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="439" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="443" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:20  %a_buf_2_addr_2 = getelementptr [64 x float]* %a_buf_2, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_2_addr_2"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:21  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_1"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:95  %result_3 = fadd float %result_2, %product_term_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:98  %product_term_4 = fmul float %a_buf_2_load, %b_buf_2_load

]]></node>
<StgValue><ssdm name="product_term_4"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:100  %b_buf_2_addr_2 = getelementptr [64 x float]* %b_buf_2, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_2_addr_2"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:101  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="451" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:21  %a_buf_2_load_1 = load float* %a_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_2_load_1"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:101  %b_buf_2_load_1 = load float* %b_buf_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_2_load_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="454" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="455" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="456" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="458" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:22  %a_buf_3_addr_1 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_3_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:23  %a_buf_3_load = load float* %a_buf_3_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_3_load"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:99  %result_4 = fadd float %result_3, %product_term_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:102  %product_term_5 = fmul float %a_buf_2_load_1, %b_buf_2_load_1

]]></node>
<StgValue><ssdm name="product_term_5"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:104  %b_buf_3_addr_1 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_3_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:105  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="466" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:23  %a_buf_3_load = load float* %a_buf_3_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_3_load"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:105  %b_buf_3_load = load float* %b_buf_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="469" st_id="38" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="471" st_id="39" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="473" st_id="40" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="474" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:24  %a_buf_3_addr_2 = getelementptr [64 x float]* %a_buf_3, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_3_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:25  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_1"/></StgValue>
</operation>

<operation id="477" st_id="41" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:103  %result_5 = fadd float %result_4, %product_term_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="478" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:106  %product_term_6 = fmul float %a_buf_3_load, %b_buf_3_load

]]></node>
<StgValue><ssdm name="product_term_6"/></StgValue>
</operation>

<operation id="479" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:108  %b_buf_3_addr_2 = getelementptr [64 x float]* %b_buf_3, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_3_addr_2"/></StgValue>
</operation>

<operation id="480" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:109  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="481" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:25  %a_buf_3_load_1 = load float* %a_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_3_load_1"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:109  %b_buf_3_load_1 = load float* %b_buf_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_3_load_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="484" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="486" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="488" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="490" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:26  %a_buf_4_addr_1 = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_4_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:27  %a_buf_4_load = load float* %a_buf_4_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_4_load"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:107  %result_6 = fadd float %result_5, %product_term_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:110  %product_term_7 = fmul float %a_buf_3_load_1, %b_buf_3_load_1

]]></node>
<StgValue><ssdm name="product_term_7"/></StgValue>
</operation>

<operation id="494" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:112  %b_buf_4_addr_1 = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_4_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:113  %b_buf_4_load = load float* %b_buf_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_4_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="496" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:27  %a_buf_4_load = load float* %a_buf_4_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_4_load"/></StgValue>
</operation>

<operation id="497" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="498" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:113  %b_buf_4_load = load float* %b_buf_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_4_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="499" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="501" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="503" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="504" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="505" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:28  %a_buf_4_addr_2 = getelementptr [64 x float]* %a_buf_4, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_4_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:29  %a_buf_4_load_1 = load float* %a_buf_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_4_load_1"/></StgValue>
</operation>

<operation id="507" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:111  %result_7 = fadd float %result_6, %product_term_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="508" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:114  %product_term_8 = fmul float %a_buf_4_load, %b_buf_4_load

]]></node>
<StgValue><ssdm name="product_term_8"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:116  %b_buf_4_addr_2 = getelementptr [64 x float]* %b_buf_4, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_4_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:117  %b_buf_4_load_1 = load float* %b_buf_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_4_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="511" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:29  %a_buf_4_load_1 = load float* %a_buf_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_4_load_1"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:117  %b_buf_4_load_1 = load float* %b_buf_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_4_load_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="514" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="515" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="516" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="518" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="520" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:30  %a_buf_5_addr_1 = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_5_addr_1"/></StgValue>
</operation>

<operation id="521" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:31  %a_buf_5_load = load float* %a_buf_5_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_5_load"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:115  %result_8 = fadd float %result_7, %product_term_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:118  %product_term_9 = fmul float %a_buf_4_load_1, %b_buf_4_load_1

]]></node>
<StgValue><ssdm name="product_term_9"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:120  %b_buf_5_addr_1 = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_5_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:121  %b_buf_5_load = load float* %b_buf_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_5_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="526" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:31  %a_buf_5_load = load float* %a_buf_5_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_5_load"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:121  %b_buf_5_load = load float* %b_buf_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_5_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="529" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="530" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="531" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="532" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="533" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="534" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="535" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:32  %a_buf_5_addr_2 = getelementptr [64 x float]* %a_buf_5, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_5_addr_2"/></StgValue>
</operation>

<operation id="536" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:33  %a_buf_5_load_1 = load float* %a_buf_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_5_load_1"/></StgValue>
</operation>

<operation id="537" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:119  %result_9 = fadd float %result_8, %product_term_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="538" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:122  %product_term_s = fmul float %a_buf_5_load, %b_buf_5_load

]]></node>
<StgValue><ssdm name="product_term_s"/></StgValue>
</operation>

<operation id="539" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:124  %b_buf_5_addr_2 = getelementptr [64 x float]* %b_buf_5, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_5_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:125  %b_buf_5_load_1 = load float* %b_buf_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_5_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="541" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:33  %a_buf_5_load_1 = load float* %a_buf_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_5_load_1"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:125  %b_buf_5_load_1 = load float* %b_buf_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_5_load_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="544" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="545" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="546" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="547" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="548" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="549" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:34  %a_buf_6_addr_1 = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_6_addr_1"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:35  %a_buf_6_load = load float* %a_buf_6_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_6_load"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:123  %result_s = fadd float %result_9, %product_term_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:126  %product_term_10 = fmul float %a_buf_5_load_1, %b_buf_5_load_1

]]></node>
<StgValue><ssdm name="product_term_10"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:128  %b_buf_6_addr_1 = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_6_addr_1"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:129  %b_buf_6_load = load float* %b_buf_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_6_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="556" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:35  %a_buf_6_load = load float* %a_buf_6_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_6_load"/></StgValue>
</operation>

<operation id="557" st_id="67" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="558" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:129  %b_buf_6_load = load float* %b_buf_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_6_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="559" st_id="68" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="560" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="561" st_id="69" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="563" st_id="70" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="565" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:36  %a_buf_6_addr_2 = getelementptr [64 x float]* %a_buf_6, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_6_addr_2"/></StgValue>
</operation>

<operation id="566" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:37  %a_buf_6_load_1 = load float* %a_buf_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_6_load_1"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:127  %result_10 = fadd float %result_s, %product_term_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:130  %product_term_11 = fmul float %a_buf_6_load, %b_buf_6_load

]]></node>
<StgValue><ssdm name="product_term_11"/></StgValue>
</operation>

<operation id="569" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:132  %b_buf_6_addr_2 = getelementptr [64 x float]* %b_buf_6, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_6_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:133  %b_buf_6_load_1 = load float* %b_buf_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_6_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="571" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:37  %a_buf_6_load_1 = load float* %a_buf_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_6_load_1"/></StgValue>
</operation>

<operation id="572" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="573" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:133  %b_buf_6_load_1 = load float* %b_buf_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_6_load_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="574" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="575" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="576" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="577" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="578" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="579" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="580" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:38  %a_buf_7_addr_1 = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_7_addr_1"/></StgValue>
</operation>

<operation id="581" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:39  %a_buf_7_load = load float* %a_buf_7_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_7_load"/></StgValue>
</operation>

<operation id="582" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:131  %result_11 = fadd float %result_10, %product_term_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="583" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:134  %product_term_12 = fmul float %a_buf_6_load_1, %b_buf_6_load_1

]]></node>
<StgValue><ssdm name="product_term_12"/></StgValue>
</operation>

<operation id="584" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:136  %b_buf_7_addr_1 = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_7_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:137  %b_buf_7_load = load float* %b_buf_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_7_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="586" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:39  %a_buf_7_load = load float* %a_buf_7_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_7_load"/></StgValue>
</operation>

<operation id="587" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="588" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:137  %b_buf_7_load = load float* %b_buf_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_7_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="589" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="590" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="591" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="592" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="593" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="594" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="595" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:40  %a_buf_7_addr_2 = getelementptr [64 x float]* %a_buf_7, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_7_addr_2"/></StgValue>
</operation>

<operation id="596" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:41  %a_buf_7_load_1 = load float* %a_buf_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_7_load_1"/></StgValue>
</operation>

<operation id="597" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:135  %result_12 = fadd float %result_11, %product_term_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="598" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:138  %product_term_13 = fmul float %a_buf_7_load, %b_buf_7_load

]]></node>
<StgValue><ssdm name="product_term_13"/></StgValue>
</operation>

<operation id="599" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:140  %b_buf_7_addr_2 = getelementptr [64 x float]* %b_buf_7, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_7_addr_2"/></StgValue>
</operation>

<operation id="600" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:141  %b_buf_7_load_1 = load float* %b_buf_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_7_load_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="601" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:41  %a_buf_7_load_1 = load float* %a_buf_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_7_load_1"/></StgValue>
</operation>

<operation id="602" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="603" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:141  %b_buf_7_load_1 = load float* %b_buf_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_7_load_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="604" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="605" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="606" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="607" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="608" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="609" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="610" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:42  %a_buf_8_addr_1 = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_8_addr_1"/></StgValue>
</operation>

<operation id="611" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:43  %a_buf_8_load = load float* %a_buf_8_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_8_load"/></StgValue>
</operation>

<operation id="612" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:139  %result_13 = fadd float %result_12, %product_term_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="613" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:142  %product_term_14 = fmul float %a_buf_7_load_1, %b_buf_7_load_1

]]></node>
<StgValue><ssdm name="product_term_14"/></StgValue>
</operation>

<operation id="614" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:144  %b_buf_8_addr_1 = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_8_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:145  %b_buf_8_load = load float* %b_buf_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_8_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="616" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:43  %a_buf_8_load = load float* %a_buf_8_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_8_load"/></StgValue>
</operation>

<operation id="617" st_id="87" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="618" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:145  %b_buf_8_load = load float* %b_buf_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_8_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="619" st_id="88" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="620" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load

]]></node>
<StgValue><ssdm name="product_term_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="621" st_id="89" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="622" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load

]]></node>
<StgValue><ssdm name="product_term_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="623" st_id="90" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="624" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load

]]></node>
<StgValue><ssdm name="product_term_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="625" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:44  %a_buf_8_addr_2 = getelementptr [64 x float]* %a_buf_8, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_8_addr_2"/></StgValue>
</operation>

<operation id="626" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:45  %a_buf_8_load_1 = load float* %a_buf_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_8_load_1"/></StgValue>
</operation>

<operation id="627" st_id="91" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:143  %result_14 = fadd float %result_13, %product_term_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="628" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:146  %product_term_15 = fmul float %a_buf_8_load, %b_buf_8_load

]]></node>
<StgValue><ssdm name="product_term_15"/></StgValue>
</operation>

<operation id="629" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:148  %b_buf_8_addr_2 = getelementptr [64 x float]* %b_buf_8, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_8_addr_2"/></StgValue>
</operation>

<operation id="630" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:149  %b_buf_8_load_1 = load float* %b_buf_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_8_load_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="631" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:45  %a_buf_8_load_1 = load float* %a_buf_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_8_load_1"/></StgValue>
</operation>

<operation id="632" st_id="92" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="633" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:149  %b_buf_8_load_1 = load float* %b_buf_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_8_load_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="634" st_id="93" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="635" st_id="93" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1

]]></node>
<StgValue><ssdm name="product_term_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="636" st_id="94" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="637" st_id="94" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1

]]></node>
<StgValue><ssdm name="product_term_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="638" st_id="95" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="639" st_id="95" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1

]]></node>
<StgValue><ssdm name="product_term_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="640" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:46  %a_buf_9_addr_1 = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_9_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:47  %a_buf_9_load = load float* %a_buf_9_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_9_load"/></StgValue>
</operation>

<operation id="642" st_id="96" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:147  %result_15 = fadd float %result_14, %product_term_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="643" st_id="96" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:150  %product_term_16 = fmul float %a_buf_8_load_1, %b_buf_8_load_1

]]></node>
<StgValue><ssdm name="product_term_16"/></StgValue>
</operation>

<operation id="644" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:152  %b_buf_9_addr_1 = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_9_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:153  %b_buf_9_load = load float* %b_buf_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_9_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="646" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:47  %a_buf_9_load = load float* %a_buf_9_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_9_load"/></StgValue>
</operation>

<operation id="647" st_id="97" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="648" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:153  %b_buf_9_load = load float* %b_buf_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_9_load"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="649" st_id="98" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="650" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load

]]></node>
<StgValue><ssdm name="product_term_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="651" st_id="99" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="652" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load

]]></node>
<StgValue><ssdm name="product_term_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="653" st_id="100" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="654" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load

]]></node>
<StgValue><ssdm name="product_term_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="655" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:48  %a_buf_9_addr_2 = getelementptr [64 x float]* %a_buf_9, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_9_addr_2"/></StgValue>
</operation>

<operation id="656" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:49  %a_buf_9_load_1 = load float* %a_buf_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_9_load_1"/></StgValue>
</operation>

<operation id="657" st_id="101" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:151  %result_16 = fadd float %result_15, %product_term_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="658" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:154  %product_term_17 = fmul float %a_buf_9_load, %b_buf_9_load

]]></node>
<StgValue><ssdm name="product_term_17"/></StgValue>
</operation>

<operation id="659" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:156  %b_buf_9_addr_2 = getelementptr [64 x float]* %b_buf_9, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_9_addr_2"/></StgValue>
</operation>

<operation id="660" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:157  %b_buf_9_load_1 = load float* %b_buf_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_9_load_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="661" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:49  %a_buf_9_load_1 = load float* %a_buf_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_9_load_1"/></StgValue>
</operation>

<operation id="662" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="663" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:157  %b_buf_9_load_1 = load float* %b_buf_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_9_load_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="664" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="665" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1

]]></node>
<StgValue><ssdm name="product_term_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="666" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="667" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1

]]></node>
<StgValue><ssdm name="product_term_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="668" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="669" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1

]]></node>
<StgValue><ssdm name="product_term_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="670" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:50  %a_buf_10_addr_1 = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_10_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:51  %a_buf_10_load = load float* %a_buf_10_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_10_load"/></StgValue>
</operation>

<operation id="672" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:155  %result_17 = fadd float %result_16, %product_term_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="673" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:158  %product_term_18 = fmul float %a_buf_9_load_1, %b_buf_9_load_1

]]></node>
<StgValue><ssdm name="product_term_18"/></StgValue>
</operation>

<operation id="674" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:160  %b_buf_10_addr_1 = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_10_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:161  %b_buf_10_load = load float* %b_buf_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_10_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="676" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:51  %a_buf_10_load = load float* %a_buf_10_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_10_load"/></StgValue>
</operation>

<operation id="677" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="678" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:161  %b_buf_10_load = load float* %b_buf_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_10_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="679" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="680" st_id="108" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load

]]></node>
<StgValue><ssdm name="product_term_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="681" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="682" st_id="109" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load

]]></node>
<StgValue><ssdm name="product_term_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="683" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="684" st_id="110" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load

]]></node>
<StgValue><ssdm name="product_term_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="685" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:52  %a_buf_10_addr_2 = getelementptr [64 x float]* %a_buf_10, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_10_addr_2"/></StgValue>
</operation>

<operation id="686" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:53  %a_buf_10_load_1 = load float* %a_buf_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_10_load_1"/></StgValue>
</operation>

<operation id="687" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:159  %result_18 = fadd float %result_17, %product_term_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="688" st_id="111" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:162  %product_term_19 = fmul float %a_buf_10_load, %b_buf_10_load

]]></node>
<StgValue><ssdm name="product_term_19"/></StgValue>
</operation>

<operation id="689" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:164  %b_buf_10_addr_2 = getelementptr [64 x float]* %b_buf_10, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_10_addr_2"/></StgValue>
</operation>

<operation id="690" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:165  %b_buf_10_load_1 = load float* %b_buf_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_10_load_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="691" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:53  %a_buf_10_load_1 = load float* %a_buf_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_10_load_1"/></StgValue>
</operation>

<operation id="692" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="693" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:165  %b_buf_10_load_1 = load float* %b_buf_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_10_load_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="694" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="695" st_id="113" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1

]]></node>
<StgValue><ssdm name="product_term_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="696" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="697" st_id="114" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1

]]></node>
<StgValue><ssdm name="product_term_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="698" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="699" st_id="115" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1

]]></node>
<StgValue><ssdm name="product_term_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="700" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:54  %a_buf_11_addr_1 = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_11_addr_1"/></StgValue>
</operation>

<operation id="701" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:55  %a_buf_11_load = load float* %a_buf_11_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_11_load"/></StgValue>
</operation>

<operation id="702" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:163  %result_19 = fadd float %result_18, %product_term_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="703" st_id="116" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:166  %product_term_20 = fmul float %a_buf_10_load_1, %b_buf_10_load_1

]]></node>
<StgValue><ssdm name="product_term_20"/></StgValue>
</operation>

<operation id="704" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:168  %b_buf_11_addr_1 = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_11_addr_1"/></StgValue>
</operation>

<operation id="705" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:169  %b_buf_11_load = load float* %b_buf_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_11_load"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="706" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:55  %a_buf_11_load = load float* %a_buf_11_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_11_load"/></StgValue>
</operation>

<operation id="707" st_id="117" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="708" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:169  %b_buf_11_load = load float* %b_buf_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_11_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="709" st_id="118" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="710" st_id="118" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load

]]></node>
<StgValue><ssdm name="product_term_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="711" st_id="119" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="712" st_id="119" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load

]]></node>
<StgValue><ssdm name="product_term_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="713" st_id="120" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="714" st_id="120" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load

]]></node>
<StgValue><ssdm name="product_term_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="715" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:56  %a_buf_11_addr_2 = getelementptr [64 x float]* %a_buf_11, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_11_addr_2"/></StgValue>
</operation>

<operation id="716" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:57  %a_buf_11_load_1 = load float* %a_buf_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_11_load_1"/></StgValue>
</operation>

<operation id="717" st_id="121" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:167  %result_20 = fadd float %result_19, %product_term_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="718" st_id="121" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:170  %product_term_21 = fmul float %a_buf_11_load, %b_buf_11_load

]]></node>
<StgValue><ssdm name="product_term_21"/></StgValue>
</operation>

<operation id="719" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:172  %b_buf_11_addr_2 = getelementptr [64 x float]* %b_buf_11, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_11_addr_2"/></StgValue>
</operation>

<operation id="720" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:173  %b_buf_11_load_1 = load float* %b_buf_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_11_load_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="721" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:57  %a_buf_11_load_1 = load float* %a_buf_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_11_load_1"/></StgValue>
</operation>

<operation id="722" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="723" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:173  %b_buf_11_load_1 = load float* %b_buf_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_11_load_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="724" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="725" st_id="123" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1

]]></node>
<StgValue><ssdm name="product_term_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="726" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="727" st_id="124" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1

]]></node>
<StgValue><ssdm name="product_term_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="728" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="729" st_id="125" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1

]]></node>
<StgValue><ssdm name="product_term_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="730" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:58  %a_buf_12_addr_1 = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_12_addr_1"/></StgValue>
</operation>

<operation id="731" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:59  %a_buf_12_load = load float* %a_buf_12_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_12_load"/></StgValue>
</operation>

<operation id="732" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:62  %a_buf_13_addr_1 = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_13_addr_1"/></StgValue>
</operation>

<operation id="733" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:63  %a_buf_13_load = load float* %a_buf_13_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_13_load"/></StgValue>
</operation>

<operation id="734" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:66  %a_buf_14_addr_1 = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_14_addr_1"/></StgValue>
</operation>

<operation id="735" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:67  %a_buf_14_load = load float* %a_buf_14_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_14_load"/></StgValue>
</operation>

<operation id="736" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:70  %a_buf_15_addr_1 = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="a_buf_15_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:71  %a_buf_15_load = load float* %a_buf_15_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_15_load"/></StgValue>
</operation>

<operation id="738" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:171  %result_21 = fadd float %result_20, %product_term_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="739" st_id="126" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:174  %product_term_22 = fmul float %a_buf_11_load_1, %b_buf_11_load_1

]]></node>
<StgValue><ssdm name="product_term_22"/></StgValue>
</operation>

<operation id="740" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:176  %b_buf_12_addr_1 = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_12_addr_1"/></StgValue>
</operation>

<operation id="741" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:177  %b_buf_12_load = load float* %b_buf_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_12_load"/></StgValue>
</operation>

<operation id="742" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:184  %b_buf_13_addr_1 = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_13_addr_1"/></StgValue>
</operation>

<operation id="743" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:185  %b_buf_13_load = load float* %b_buf_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_13_load"/></StgValue>
</operation>

<operation id="744" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:192  %b_buf_14_addr_1 = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_14_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:193  %b_buf_14_load = load float* %b_buf_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_14_load"/></StgValue>
</operation>

<operation id="746" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:200  %b_buf_15_addr_1 = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="b_buf_15_addr_1"/></StgValue>
</operation>

<operation id="747" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:201  %b_buf_15_load = load float* %b_buf_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_15_load"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="748" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:59  %a_buf_12_load = load float* %a_buf_12_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_12_load"/></StgValue>
</operation>

<operation id="749" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:63  %a_buf_13_load = load float* %a_buf_13_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_13_load"/></StgValue>
</operation>

<operation id="750" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:67  %a_buf_14_load = load float* %a_buf_14_addr_1, align 16

]]></node>
<StgValue><ssdm name="a_buf_14_load"/></StgValue>
</operation>

<operation id="751" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:71  %a_buf_15_load = load float* %a_buf_15_addr_1, align 8

]]></node>
<StgValue><ssdm name="a_buf_15_load"/></StgValue>
</operation>

<operation id="752" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="753" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:177  %b_buf_12_load = load float* %b_buf_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_12_load"/></StgValue>
</operation>

<operation id="754" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:185  %b_buf_13_load = load float* %b_buf_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_13_load"/></StgValue>
</operation>

<operation id="755" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:193  %b_buf_14_load = load float* %b_buf_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_14_load"/></StgValue>
</operation>

<operation id="756" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:201  %b_buf_15_load = load float* %b_buf_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="b_buf_15_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="757" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="758" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

]]></node>
<StgValue><ssdm name="product_term_23"/></StgValue>
</operation>

<operation id="759" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

]]></node>
<StgValue><ssdm name="product_term_25"/></StgValue>
</operation>

<operation id="760" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

]]></node>
<StgValue><ssdm name="product_term_27"/></StgValue>
</operation>

<operation id="761" st_id="128" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load

]]></node>
<StgValue><ssdm name="product_term_29"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="762" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="763" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

]]></node>
<StgValue><ssdm name="product_term_23"/></StgValue>
</operation>

<operation id="764" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

]]></node>
<StgValue><ssdm name="product_term_25"/></StgValue>
</operation>

<operation id="765" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

]]></node>
<StgValue><ssdm name="product_term_27"/></StgValue>
</operation>

<operation id="766" st_id="129" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load

]]></node>
<StgValue><ssdm name="product_term_29"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="767" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="768" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

]]></node>
<StgValue><ssdm name="product_term_23"/></StgValue>
</operation>

<operation id="769" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

]]></node>
<StgValue><ssdm name="product_term_25"/></StgValue>
</operation>

<operation id="770" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

]]></node>
<StgValue><ssdm name="product_term_27"/></StgValue>
</operation>

<operation id="771" st_id="130" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load

]]></node>
<StgValue><ssdm name="product_term_29"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="772" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:60  %a_buf_12_addr_2 = getelementptr [64 x float]* %a_buf_12, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_12_addr_2"/></StgValue>
</operation>

<operation id="773" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:61  %a_buf_12_load_1 = load float* %a_buf_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_12_load_1"/></StgValue>
</operation>

<operation id="774" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:64  %a_buf_13_addr_2 = getelementptr [64 x float]* %a_buf_13, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_13_addr_2"/></StgValue>
</operation>

<operation id="775" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:65  %a_buf_13_load_1 = load float* %a_buf_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_13_load_1"/></StgValue>
</operation>

<operation id="776" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:68  %a_buf_14_addr_2 = getelementptr [64 x float]* %a_buf_14, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_14_addr_2"/></StgValue>
</operation>

<operation id="777" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:69  %a_buf_14_load_1 = load float* %a_buf_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_14_load_1"/></StgValue>
</operation>

<operation id="778" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:72  %a_buf_15_addr_2 = getelementptr [64 x float]* %a_buf_15, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="a_buf_15_addr_2"/></StgValue>
</operation>

<operation id="779" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:73  %a_buf_15_load_1 = load float* %a_buf_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_15_load_1"/></StgValue>
</operation>

<operation id="780" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:175  %result_22 = fadd float %result_21, %product_term_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="781" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:178  %product_term_23 = fmul float %a_buf_12_load, %b_buf_12_load

]]></node>
<StgValue><ssdm name="product_term_23"/></StgValue>
</operation>

<operation id="782" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:180  %b_buf_12_addr_2 = getelementptr [64 x float]* %b_buf_12, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_12_addr_2"/></StgValue>
</operation>

<operation id="783" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:181  %b_buf_12_load_1 = load float* %b_buf_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_12_load_1"/></StgValue>
</operation>

<operation id="784" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:186  %product_term_25 = fmul float %a_buf_13_load, %b_buf_13_load

]]></node>
<StgValue><ssdm name="product_term_25"/></StgValue>
</operation>

<operation id="785" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:188  %b_buf_13_addr_2 = getelementptr [64 x float]* %b_buf_13, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_13_addr_2"/></StgValue>
</operation>

<operation id="786" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:189  %b_buf_13_load_1 = load float* %b_buf_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_13_load_1"/></StgValue>
</operation>

<operation id="787" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:194  %product_term_27 = fmul float %a_buf_14_load, %b_buf_14_load

]]></node>
<StgValue><ssdm name="product_term_27"/></StgValue>
</operation>

<operation id="788" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:196  %b_buf_14_addr_2 = getelementptr [64 x float]* %b_buf_14, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_14_addr_2"/></StgValue>
</operation>

<operation id="789" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:197  %b_buf_14_load_1 = load float* %b_buf_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_14_load_1"/></StgValue>
</operation>

<operation id="790" st_id="131" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:202  %product_term_29 = fmul float %a_buf_15_load, %b_buf_15_load

]]></node>
<StgValue><ssdm name="product_term_29"/></StgValue>
</operation>

<operation id="791" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1131:204  %b_buf_15_addr_2 = getelementptr [64 x float]* %b_buf_15, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="b_buf_15_addr_2"/></StgValue>
</operation>

<operation id="792" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:205  %b_buf_15_load_1 = load float* %b_buf_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_15_load_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="793" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:61  %a_buf_12_load_1 = load float* %a_buf_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_12_load_1"/></StgValue>
</operation>

<operation id="794" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:65  %a_buf_13_load_1 = load float* %a_buf_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_13_load_1"/></StgValue>
</operation>

<operation id="795" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:69  %a_buf_14_load_1 = load float* %a_buf_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_14_load_1"/></StgValue>
</operation>

<operation id="796" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:73  %a_buf_15_load_1 = load float* %a_buf_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="a_buf_15_load_1"/></StgValue>
</operation>

<operation id="797" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="798" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:181  %b_buf_12_load_1 = load float* %b_buf_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_12_load_1"/></StgValue>
</operation>

<operation id="799" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:189  %b_buf_13_load_1 = load float* %b_buf_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_13_load_1"/></StgValue>
</operation>

<operation id="800" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:197  %b_buf_14_load_1 = load float* %b_buf_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_14_load_1"/></StgValue>
</operation>

<operation id="801" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="6">
<![CDATA[
.preheader1131:205  %b_buf_15_load_1 = load float* %b_buf_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="b_buf_15_load_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="802" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="803" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

]]></node>
<StgValue><ssdm name="product_term_24"/></StgValue>
</operation>

<operation id="804" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

]]></node>
<StgValue><ssdm name="product_term_26"/></StgValue>
</operation>

<operation id="805" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

]]></node>
<StgValue><ssdm name="product_term_28"/></StgValue>
</operation>

<operation id="806" st_id="133" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1

]]></node>
<StgValue><ssdm name="product_term_30"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="807" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="808" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

]]></node>
<StgValue><ssdm name="product_term_24"/></StgValue>
</operation>

<operation id="809" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

]]></node>
<StgValue><ssdm name="product_term_26"/></StgValue>
</operation>

<operation id="810" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

]]></node>
<StgValue><ssdm name="product_term_28"/></StgValue>
</operation>

<operation id="811" st_id="134" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1

]]></node>
<StgValue><ssdm name="product_term_30"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="812" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="813" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

]]></node>
<StgValue><ssdm name="product_term_24"/></StgValue>
</operation>

<operation id="814" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

]]></node>
<StgValue><ssdm name="product_term_26"/></StgValue>
</operation>

<operation id="815" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

]]></node>
<StgValue><ssdm name="product_term_28"/></StgValue>
</operation>

<operation id="816" st_id="135" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1

]]></node>
<StgValue><ssdm name="product_term_30"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="817" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:179  %result_23 = fadd float %result_22, %product_term_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="818" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:182  %product_term_24 = fmul float %a_buf_12_load_1, %b_buf_12_load_1

]]></node>
<StgValue><ssdm name="product_term_24"/></StgValue>
</operation>

<operation id="819" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:190  %product_term_26 = fmul float %a_buf_13_load_1, %b_buf_13_load_1

]]></node>
<StgValue><ssdm name="product_term_26"/></StgValue>
</operation>

<operation id="820" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:198  %product_term_28 = fmul float %a_buf_14_load_1, %b_buf_14_load_1

]]></node>
<StgValue><ssdm name="product_term_28"/></StgValue>
</operation>

<operation id="821" st_id="136" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:206  %product_term_30 = fmul float %a_buf_15_load_1, %b_buf_15_load_1

]]></node>
<StgValue><ssdm name="product_term_30"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="822" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="823" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="824" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="825" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="826" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:183  %result_24 = fadd float %result_23, %product_term_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="827" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="828" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="829" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="830" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="831" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:187  %result_25 = fadd float %result_24, %product_term_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="832" st_id="147" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="833" st_id="148" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="834" st_id="149" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="835" st_id="150" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="836" st_id="151" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:191  %result_26 = fadd float %result_25, %product_term_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="837" st_id="152" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="838" st_id="153" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="839" st_id="154" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="840" st_id="155" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="841" st_id="156" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:195  %result_27 = fadd float %result_26, %product_term_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="842" st_id="157" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="843" st_id="158" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="844" st_id="159" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="845" st_id="160" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="846" st_id="161" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:199  %result_28 = fadd float %result_27, %product_term_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="847" st_id="162" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="848" st_id="163" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="849" st_id="164" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="850" st_id="165" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="851" st_id="166" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:203  %result_29 = fadd float %result_28, %product_term_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="852" st_id="167" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="853" st_id="168" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="854" st_id="169" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="855" st_id="170" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="856" st_id="171" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1131:207  %result_30 = fadd float %result_29, %product_term_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="857" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1131:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="858" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1131:74  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="859" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader1131:75  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="172" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1131:208  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_C, float %result_30)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1131:209  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="862" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="0">
<![CDATA[
.preheader1131:211  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="863" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="0">
<![CDATA[
mmult_kernel.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
