{"version":"1.1.0","info":[["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/alu.sv",[[[[[["alu",[[33,0],[39,6]],[[33,7],[33,10]],[],["module"]],[73,9]],[[["a",[[34,4],[34,18]],[[34,17],[34,18]],["alu"],["port","input"]],["b",[[35,4],[35,18]],[[35,17],[35,18]],["alu"],["port","input"]],["alu_op",[[36,4],[36,22]],[[36,16],[36,22]],["alu"],["port","input"]],["r",[[37,4],[37,23]],[[37,22],[37,23]],["alu"],["port","reg"]],["zero",[[38,4],[38,15]],[[38,11],[38,15]],["alu"],["port","output"]],["r_shift",[[42,4],[42,23]],[[42,16],[42,23]],["alu"],["variable","wire"]],["right_shift",[[43,4],[43,20]],[[43,9],[43,20]],["alu"],["variable","wire"]],["arith_right_shift",[[44,4],[44,26]],[[44,9],[44,26]],["alu"],["variable","wire"]],["shamt",[[45,4],[45,20]],[[45,15],[45,20]],["alu"],["variable","wire"]],["shift_0",[[50,4],[56,5]],[[50,10],[50,17]],["alu"],["instance","shift"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/data_path.sv",[[[[[["data_path",[[3,0],[12,4]],[[3,7],[3,16]],[],["module"]],[132,9]],[[["clk",[[4,2],[4,17]],[[4,14],[4,17]],["data_path"],["port","input"]],["alu_op",[[7,2],[7,20]],[[7,14],[7,20]],["data_path"],["port","input"]],["main_alu_a_sel",[[8,2],[8,28]],[[8,14],[8,28]],["data_path"],["port","input"]],["main_alu_n_sel",[[9,2],[9,28]],[[9,14],[9,28]],["data_path"],["port","input"]],["pc",[[15,3],[15,16]],[[15,14],[15,16]],["data_path"],["variable","reg"]],["instr",[[18,3],[18,13]],[[18,8],[18,13]],["data_path"],["variable","wire"]],["a",[[29,3],[29,16]],[[29,15],[29,16]],["data_path"],["variable","wire"]],["b",[[29,3],[29,19]],[[29,18],[29,19]],["data_path"],["variable","a"]],["data_mem_addr",[[32,3],[32,28]],[[32,15],[32,28]],["data_path"],["variable","wire"]],["data_mem_width",[[33,3],[33,29]],[[33,15],[33,29]],["data_path"],["variable","wire"]],["data_mem_wdata",[[34,3],[34,29]],[[34,15],[34,29]],["data_path"],["variable","wire"]],["data_mem_write_en",[[35,3],[35,32]],[[35,15],[35,32]],["data_path"],["variable","wire"]],["data_mem_rdata",[[36,3],[36,29]],[[36,15],[36,29]],["data_path"],["variable","wire"]],["data_mem_claim",[[37,3],[37,29]],[[37,15],[37,29]],["data_path"],["variable","wire"]],["csr_addr",[[40,3],[40,23]],[[40,15],[40,23]],["data_path"],["variable","wire"]],["csr_wdata",[[41,3],[41,24]],[[41,15],[41,24]],["data_path"],["variable","wire"]],["csr_write_en",[[42,3],[42,27]],[[42,15],[42,27]],["data_path"],["variable","wire"]],["csr_rdata",[[43,3],[43,24]],[[43,15],[43,24]],["data_path"],["variable","wire"]],["csr_claim",[[44,3],[44,24]],[[44,15],[44,24]],["data_path"],["variable","wire"]],["trap_ctrl_0",[[47,3],[75,6]],[[47,13],[47,24]],["data_path"],["instance","trap_ctrl"]],["instr_mem_0",[[78,3],[82,6]],[[78,13],[78,24]],["data_path"],["instance","instr_mem"]],["register_file_rd_data_sel_0",[[85,3],[92,6]],[[85,29],[85,56]],["data_path"],["instance","register_file_rd_data_sel"]],["register_file_0",[[95,3],[104,6]],[[95,17],[95,32]],["data_path"],["instance","register_file"]],["main_alu_a_sel_0",[[107,3],[113,6]],[[107,18],[107,34]],["data_path"],["instance","main_alu_a_sel"]],["main_alu_b_sel_0",[[116,3],[121,6]],[[116,18],[116,34]],["data_path"],["instance","main_alu_b_sel"]],["main_alu",[[124,3],[130,6]],[[124,7],[124,15]],["data_path"],["instance","alu"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/main_alu_a_sel.sv",[[[[[["main_alu_a_sel",[[16,0],[22,3]],[[16,7],[16,21]],[],["module"]],[24,8]],[[["sel",[[17,1],[17,16]],[[17,13],[17,16]],["main_alu_a_sel"],["port","input"]],["rs1_data",[[18,1],[18,22]],[[18,14],[18,22]],["main_alu_a_sel"],["port","input"]],["pc",[[19,1],[19,16]],[[19,14],[19,16]],["main_alu_a_sel"],["port","input"]],["uimm",[[20,1],[20,17]],[[20,13],[20,17]],["main_alu_a_sel"],["port","input"]],["a",[[21,1],[21,9]],[[21,8],[21,9]],["main_alu_a_sel"],["port","output"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/main_alu_b_sel.sv",[[[[[["main_alu_b_sel",[[12,0],[17,4]],[[12,7],[12,21]],[],["module"]],[19,9]],[[["sel",[[13,2],[13,18]],[[13,15],[13,18]],["main_alu_b_sel"],["port","input"]],["rs2_data",[[14,2],[14,23]],[[14,15],[14,23]],["main_alu_b_sel"],["port","input"]],["imm",[[15,2],[15,18]],[[15,15],[15,18]],["main_alu_b_sel"],["port","input"]],["b",[[16,2],[16,16]],[[16,15],[16,16]],["main_alu_b_sel"],["port","output"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/register_file.sv",[[[[[["register_file",[[13,0],[22,6]],[[13,7],[13,20]],[],["module"]],[32,9]],[[["clk",[[14,4],[14,13]],[[14,10],[14,13]],["register_file"],["port","input"]],["write_en",[[15,4],[15,18]],[[15,10],[15,18]],["register_file"],["port","input"]],["rd_data",[[16,1],[16,21]],[[16,14],[16,21]],["register_file"],["port","input"]],["rd",[[17,4],[17,18]],[[17,16],[17,18]],["register_file"],["port","input"]],["rs1",[[18,4],[18,19]],[[18,16],[18,19]],["register_file"],["port","input"]],["rs2",[[19,4],[19,19]],[[19,16],[19,19]],["register_file"],["port","input"]],["rs1_data",[[20,4],[20,26]],[[20,18],[20,26]],["register_file"],["port","output"]],["rs2_data",[[21,4],[21,26]],[[21,18],[21,26]],["register_file"],["port","output"]],["register",[[24,4],[24,47]],[[24,15],[24,23]],["register_file"],["variable","reg"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/shift.sv",[[[[[["shift",[[9,0],[15,6]],[[9,7],[9,12]],[],["module"]],[27,9]],[[["d",[[10,4],[10,18]],[[10,17],[10,18]],["shift"],["port","input"]],["shamt",[[11,4],[11,21]],[[11,16],[11,21]],["shift"],["port","input"]],["right",[[12,4],[12,15]],[[12,10],[12,15]],["shift"],["port","input"]],["arith",[[13,4],[13,15]],[[13,10],[13,15]],["shift"],["port","input"]],["shifted",[[14,4],[14,29]],[[14,22],[14,29]],["shift"],["port","reg"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/instr_mem.sv",[[],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/trap_ctrl.sv",[[[[[["trap_ctrl",[[92,0],[123,4]],[[92,7],[92,16]],[],["module"]],[125,9]],[[["clk",[[93,2],[93,5]],[[93,2],[93,5]],["trap_ctrl"],["port"]],["meie",[[95,2],[95,13]],[[95,9],[95,13]],["trap_ctrl"],["port","input"]],["mret",[[96,2],[96,13]],[[96,9],[96,13]],["trap_ctrl"],["port","input"]],["exception",[[97,2],[97,18]],[[97,9],[97,18]],["trap_ctrl"],["port","input"]],["mcause",[[98,2],[98,22]],[[98,16],[98,22]],["trap_ctrl"],["port","input"]],["pc",[[99,2],[99,18]],[[99,16],[99,18]],["trap_ctrl"],["port","input"]],["pc_plus_4",[[100,2],[100,25]],[[100,16],[100,25]],["trap_ctrl"],["port","input"]],["trap",[[102,2],[102,14]],[[102,10],[102,14]],["trap_ctrl"],["port","output"]],["interrupt",[[103,2],[103,19]],[[103,10],[103,19]],["trap_ctrl"],["port","output"]],["mepc",[[104,2],[104,20]],[[104,16],[104,20]],["trap_ctrl"],["port","output"]],["exception_vector",[[105,2],[105,32]],[[105,16],[105,32]],["trap_ctrl"],["port","output"]],["interrupt_offset",[[106,2],[106,32]],[[106,16],[106,32]],["trap_ctrl"],["port","output"]],["data_mem_addr",[[109,2],[109,29]],[[109,16],[109,29]],["trap_ctrl"],["port","input"]],["data_mem_width",[[110,2],[110,29]],[[110,15],[110,29]],["trap_ctrl"],["port","input"]],["data_mem_wdata",[[111,2],[111,30]],[[111,16],[111,30]],["trap_ctrl"],["port","input"]],["data_mem_write_en",[[112,2],[112,26]],[[112,9],[112,26]],["trap_ctrl"],["port","input"]],["data_mem_rdata",[[113,2],[113,30]],[[113,16],[113,30]],["trap_ctrl"],["port","output"]],["data_mem_claim",[[114,2],[114,24]],[[114,10],[114,24]],["trap_ctrl"],["port","output"]],["csr_addr",[[117,2],[117,24]],[[117,16],[117,24]],["trap_ctrl"],["port","input"]],["csr_wdata",[[118,2],[118,25]],[[118,16],[118,25]],["trap_ctrl"],["port","input"]],["csr_write_en",[[119,2],[119,21]],[[119,9],[119,21]],["trap_ctrl"],["port","input"]],["csr_rdata",[[120,2],[120,19]],[[120,10],[120,19]],["trap_ctrl"],["port","output"]],["csr_claim",[[121,2],[121,19]],[[121,10],[121,19]],["trap_ctrl"],["port","output"]],["illegal_instr",[[122,2],[122,23]],[[122,10],[122,23]],["trap_ctrl"],["port","output"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/exception_encoder.sv",[[[[[["exception_encoder",[[1,0],[13,4]],[[1,7],[1,24]],[],["module"]],[15,9]],[[["instr_addr_mis",[[2,2],[2,23]],[[2,9],[2,23]],["exception_encoder"],["port","input"]],["instr_access_fault",[[3,2],[3,27]],[[3,9],[3,27]],["exception_encoder"],["port","input"]],["illegal_instr",[[4,2],[4,22]],[[4,9],[4,22]],["exception_encoder"],["port","input"]],["breakpoint",[[5,2],[5,19]],[[5,9],[5,19]],["exception_encoder"],["port","input"]],["load_access_fault",[[7,2],[7,26]],[[7,9],[7,26]],["exception_encoder"],["port","input"]],["store_access_fault",[[9,2],[9,27]],[[9,9],[9,27]],["exception_encoder"],["port","input"]],["ecall_mmode",[[10,2],[10,20]],[[10,9],[10,20]],["exception_encoder"],["port","input"]],["exception",[[11,2],[11,18]],[[11,9],[11,18]],["exception_encoder"],["port","output"]],["mcause",[[12,2],[12,15]],[[12,9],[12,15]],["exception_encoder"],["port","output"]]]]]]],null,0]],["/home/jrs/Documents/git/rv0/rv32i/rv32i.srcs/sources_1/new/register_file_rd_data_sel.sv",[[],null,0]]]}