Analysis & Synthesis report for soc_system
Sat Aug 10 15:51:44 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 13. State Machine - |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 23. Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 25. Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 26. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 27. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 28. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 29. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 30. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 35. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 36. Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 37. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 39. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 41. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated
 46. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0
 47. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i
 48. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg
 49. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 50. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 51. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 52. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec
 53. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 54. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 55. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 56. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 57. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 58. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 59. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 60. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 61. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 62. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 63. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 64. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|twoportbram:Bram
 65. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft
 66. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512
 67. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly
 68. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 69. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
 70. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
 71. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
 72. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256
 73. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly
 74. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 75. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
 76. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
 77. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
 78. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128
 79. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly
 80. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 81. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
 82. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
 83. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
 84. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64
 85. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly
 86. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 87. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
 88. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
 89. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
 90. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32
 91. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly
 92. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 93. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
 94. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
 95. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
 96. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16
 97. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly
 98. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
 99. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
100. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
101. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
102. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8
103. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly
104. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r
105. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i
106. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r
107. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i
108. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4
109. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_sum_r
110. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_sum_i
111. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_diff_r
112. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_diff_i
113. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2
114. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2|convround:do_rnd_r
115. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2|convround:do_rnd_i
116. Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|bitreverse:revstage
117. Parameter Settings for User Entity Instance: soc_system:soc_system0|twoportbram:bram_0
118. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0
119. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
120. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
121. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
122. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
123. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
124. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
125. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
126. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
127. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
128. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
129. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
130. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
131. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
132. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
133. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
134. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
135. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
136. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
137. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
138. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
139. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
140. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
141. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
142. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
143. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
144. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
145. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
146. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
147. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
148. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
149. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
150. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
151. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
152. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
153. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
154. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
155. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
156. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
157. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
158. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
159. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
160. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
161. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
162. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
163. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
164. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
165. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
166. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
167. Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters
168. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator
169. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator
170. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
171. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
172. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent
173. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo
176. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent
177. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo
180. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
185. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
186. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter
187. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
188. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
189. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
190. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
191. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
192. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
194. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
196. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
198. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
199. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
200. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
201. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
202. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
203. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter
204. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
205. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
206. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
207. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
208. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
209. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
211. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
213. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
215. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
217. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
218. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
219. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
220. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
229. Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
230. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller
231. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
232. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
233. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001
234. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
235. Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
236. Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0
237. scfifo Parameter Settings by Entity Instance
238. altsyncram Parameter Settings by Entity Instance
239. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller_001"
240. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
241. Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller"
242. Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001"
243. Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper"
244. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
245. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
246. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
247. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
248. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
249. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
250. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
251. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
252. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
253. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
254. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
255. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
256. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
257. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo"
258. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo"
259. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent"
260. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo"
261. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo"
262. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent"
263. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
264. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
265. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator"
266. Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator"
267. Port Connectivity Checks: "soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters"
268. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
269. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
270. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
271. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
272. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
273. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
274. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
275. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
276. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
277. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
278. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
279. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
280. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
281. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
282. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
283. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
284. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
285. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
286. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
287. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
288. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
289. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
290. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
291. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
292. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
293. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
294. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
295. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
296. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
297. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
298. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
299. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
300. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
301. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
302. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
303. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
304. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
305. Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0"
306. Port Connectivity Checks: "soc_system:soc_system0|twoportbram:bram_0"
307. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
308. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
309. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
310. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
311. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
312. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
313. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
314. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
315. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
316. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
317. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
318. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
319. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i"
320. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r"
321. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft"
322. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|twoportbram:Bram"
323. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
324. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
325. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
326. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i"
327. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source"
328. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver"
329. Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0"
330. Port Connectivity Checks: "soc_system:soc_system0"
331. Post-Synthesis Netlist Statistics for Top Partition
332. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
333. Elapsed Time Per Partition
334. Analysis & Synthesis Messages
335. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 10 15:51:44 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; soc_system                                     ;
; Top-level Entity Name           ; soc_system_top                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1082                                           ;
; Total pins                      ; 362                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,066,816                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 1                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; soc_system_top     ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 14          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                               ; Library    ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+
; soc_system_top.sv                                                                                 ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system_top.sv                                                                                 ;            ;
; soc_system/synthesis/soc_system.v                                                                 ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v                                                                 ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_controller.v                                         ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/vga_pixel.sv                                                      ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv                                                      ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v                                                       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; yes             ; User Verilog HDL File              ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; soc_system ;
; soc_system/synthesis/submodules/bram.sv                                                           ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/bram.sv                                                           ; soc_system ;
; soc_system/synthesis/submodules/aud.sv                                                            ; yes             ; User SystemVerilog HDL File        ; /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv                                                            ; soc_system ;
; AudioCodecDrivers/xck_generator.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator.v                                                                 ;            ;
; AudioCodecDrivers/xck_generator/xck_generator_0002.v                                              ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator/xck_generator_0002.v                                              ;            ;
; AudioCodecDrivers/Altera_UP_Audio_Bit_Counter.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_Bit_Counter.v                                                   ;            ;
; AudioCodecDrivers/Altera_UP_Audio_In_Deserializer.v                                               ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_In_Deserializer.v                                               ;            ;
; AudioCodecDrivers/Altera_UP_Audio_Out_Serializer.v                                                ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_Out_Serializer.v                                                ;            ;
; AudioCodecDrivers/Altera_UP_Clock_Edge.v                                                          ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Clock_Edge.v                                                          ;            ;
; AudioCodecDrivers/Altera_UP_I2C.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C.v                                                                 ;            ;
; AudioCodecDrivers/Altera_UP_I2C_AV_Auto_Initialize.v                                              ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_AV_Auto_Initialize.v                                              ;            ;
; AudioCodecDrivers/Altera_UP_I2C_DC_Auto_Initialize.v                                              ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_DC_Auto_Initialize.v                                              ;            ;
; AudioCodecDrivers/Altera_UP_I2C_LCM_Auto_Initialize.v                                             ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_LCM_Auto_Initialize.v                                             ;            ;
; AudioCodecDrivers/Altera_UP_Slow_Clock_Generator.v                                                ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Slow_Clock_Generator.v                                                ;            ;
; AudioCodecDrivers/Altera_UP_SYNC_FIFO.v                                                           ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_SYNC_FIFO.v                                                           ;            ;
; AudioCodecDrivers/audio_and_video_config.v                                                        ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v                                                        ;            ;
; AudioCodecDrivers/audio_codec.v                                                                   ; yes             ; Auto-Found Verilog HDL File        ; /home/ycli/4840/hardware/AudioCodecDrivers/audio_codec.v                                                                   ;            ;
; ./AudioCodecDrivers/audio_driver.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/AudioCodecDrivers/audio_driver.sv                                                                 ;            ;
; global_variables.sv                                                                               ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/global_variables.sv                                                                               ;            ;
; altera_pll.v                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altera_pll.v                                                            ;            ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/scfifo.tdf                                                              ;            ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                           ;            ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                            ;            ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                            ;            ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                            ;            ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                            ;            ;
; aglobal231.inc                                                                                    ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/aglobal231.inc                                                          ;            ;
; db/scfifo_8ba1.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/scfifo_8ba1.tdf                                                                                ;            ;
; db/a_dpfifo_r2a1.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf                                                                              ;            ;
; db/altsyncram_p3i1.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf                                                                            ;            ;
; db/cmpr_6l8.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/cmpr_6l8.tdf                                                                                   ;            ;
; db/cntr_h2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/cntr_h2b.tdf                                                                                   ;            ;
; db/cntr_u27.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/cntr_u27.tdf                                                                                   ;            ;
; db/cntr_i2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/cntr_i2b.tdf                                                                                   ;            ;
; fftmain.sv                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/fftmain.sv                                                                                        ;            ;
; fftstage.sv                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/fftstage.sv                                                                                       ;            ;
; hwbfly.sv                                                                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/hwbfly.sv                                                                                         ;            ;
; convround.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/convround.sv                                                                                      ;            ;
; qtrstage.sv                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/qtrstage.sv                                                                                       ;            ;
; laststage.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/laststage.sv                                                                                      ;            ;
; bitreverse.sv                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; /home/ycli/4840/hardware/bitreverse.sv                                                                                     ;            ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altddio_out.tdf                                                         ;            ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/stratix_ddio.inc                                                        ;            ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/cyclone_ddio.inc                                                        ;            ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;            ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/stratix_lcell.inc                                                       ;            ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/ddio_out_uqe.tdf                                                                               ;            ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;            ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;            ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;            ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;            ;
; altrom.inc                                                                                        ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altrom.inc                                                              ;            ;
; altram.inc                                                                                        ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altram.inc                                                              ;            ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                       ; /home/ycli/Quartus/quartus/libraries/megafunctions/altdpram.inc                                                            ;            ;
; db/altsyncram_2gn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/altsyncram_2gn1.tdf                                                                            ;            ;
; db/decode_tma.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/decode_tma.tdf                                                                                 ;            ;
; db/mux_hhb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction        ; /home/ycli/4840/hardware/db/mux_hhb.tdf                                                                                    ;            ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 737            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1160           ;
;     -- 7 input functions                    ; 12             ;
;     -- 6 input functions                    ; 259            ;
;     -- 5 input functions                    ; 166            ;
;     -- 4 input functions                    ; 237            ;
;     -- <=3 input functions                  ; 486            ;
;                                             ;                ;
; Dedicated logic registers                   ; 896            ;
;                                             ;                ;
; I/O pins                                    ; 362            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2066816        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1192           ;
; Total fan-out                               ; 18936          ;
; Average fan-out                             ; 4.83           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |soc_system_top                                                                               ; 1160 (1)            ; 896 (0)                   ; 2066816           ; 0          ; 362  ; 0            ; |soc_system_top                                                                                                                                                                                                                                                                                                                                                             ; soc_system_top                                    ; work         ;
;    |soc_system:soc_system0|                                                                   ; 1159 (0)            ; 896 (0)                   ; 2066816           ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |audio_control:aud_0|                                                                   ; 339 (4)             ; 298 (23)                  ; 9216              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0                                                                                                                                                                                                                                                                                                                  ; audio_control                                     ; soc_system   ;
;          |audio_driver:aDriver|                                                               ; 335 (3)             ; 275 (3)                   ; 9216              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver                                                                                                                                                                                                                                                                                             ; audio_driver                                      ; soc_system   ;
;             |audio_and_video_config:cfg|                                                      ; 93 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg                                                                                                                                                                                                                                                                  ; audio_and_video_config                            ; soc_system   ;
;                |Altera_UP_I2C:I2C_Controller|                                                 ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                                                                     ; Altera_UP_I2C                                     ; soc_system   ;
;                |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|                             ; 58 (58)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                                                                 ; Altera_UP_I2C_AV_Auto_Initialize                  ; soc_system   ;
;                |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|                        ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                                                            ; Altera_UP_Slow_Clock_Generator                    ; soc_system   ;
;             |audio_codec:codec|                                                               ; 239 (10)            ; 207 (2)                   ; 9216              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec                                                                                                                                                                                                                                                                           ; audio_codec                                       ; soc_system   ;
;                |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                        ; 81 (7)              ; 91 (40)                   ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                     ; Altera_UP_Audio_In_Deserializer                   ; soc_system   ;
;                   |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                         ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                                                                   ; Altera_UP_Audio_Bit_Counter                       ; soc_system   ;
;                   |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                            ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                      ; Altera_UP_SYNC_FIFO                               ; soc_system   ;
;                      |scfifo:Sync_FIFO|                                                       ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                     ; scfifo                                            ; work         ;
;                         |scfifo_8ba1:auto_generated|                                          ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                          ; scfifo_8ba1                                       ; work         ;
;                            |a_dpfifo_r2a1:dpfifo|                                             ; 17 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                     ; a_dpfifo_r2a1                                     ; work         ;
;                               |cntr_u27:usedw_counter|                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                              ; cntr_u27                                          ; work         ;
;                   |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                           ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                     ; Altera_UP_SYNC_FIFO                               ; soc_system   ;
;                      |scfifo:Sync_FIFO|                                                       ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                    ; scfifo                                            ; work         ;
;                         |scfifo_8ba1:auto_generated|                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                         ; scfifo_8ba1                                       ; work         ;
;                            |a_dpfifo_r2a1:dpfifo|                                             ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                    ; a_dpfifo_r2a1                                     ; work         ;
;                               |altsyncram_p3i1:FIFOram|                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                            ; altsyncram_p3i1                                   ; work         ;
;                               |cntr_h2b:rd_ptr_msb|                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                ; cntr_h2b                                          ; work         ;
;                               |cntr_i2b:wr_ptr|                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                    ; cntr_i2b                                          ; work         ;
;                               |cntr_u27:usedw_counter|                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                             ; cntr_u27                                          ; work         ;
;                |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                          ; 146 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                       ; Altera_UP_Audio_Out_Serializer                    ; soc_system   ;
;                   |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                           ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                       ; Altera_UP_SYNC_FIFO                               ; soc_system   ;
;                      |scfifo:Sync_FIFO|                                                       ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                      ; scfifo                                            ; work         ;
;                         |scfifo_8ba1:auto_generated|                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                           ; scfifo_8ba1                                       ; work         ;
;                            |a_dpfifo_r2a1:dpfifo|                                             ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                      ; a_dpfifo_r2a1                                     ; work         ;
;                               |altsyncram_p3i1:FIFOram|                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                              ; altsyncram_p3i1                                   ; work         ;
;                               |cntr_h2b:rd_ptr_msb|                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                  ; cntr_h2b                                          ; work         ;
;                               |cntr_i2b:wr_ptr|                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                      ; cntr_i2b                                          ; work         ;
;                               |cntr_u27:usedw_counter|                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                               ; cntr_u27                                          ; work         ;
;                   |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                      ; Altera_UP_SYNC_FIFO                               ; soc_system   ;
;                      |scfifo:Sync_FIFO|                                                       ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                     ; scfifo                                            ; work         ;
;                         |scfifo_8ba1:auto_generated|                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                          ; scfifo_8ba1                                       ; work         ;
;                            |a_dpfifo_r2a1:dpfifo|                                             ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                     ; a_dpfifo_r2a1                                     ; work         ;
;                               |altsyncram_p3i1:FIFOram|                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                             ; altsyncram_p3i1                                   ; work         ;
;                               |cntr_h2b:rd_ptr_msb|                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                 ; cntr_h2b                                          ; work         ;
;                               |cntr_i2b:wr_ptr|                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                     ; cntr_i2b                                          ; work         ;
;                               |cntr_u27:usedw_counter|                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                              ; cntr_u27                                          ; work         ;
;                |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                           ; Altera_UP_Clock_Edge                              ; soc_system   ;
;                |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                      ; Altera_UP_Clock_Edge                              ; soc_system   ;
;                |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                           ; Altera_UP_Clock_Edge                              ; soc_system   ;
;             |xck_generator:xck_source|                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source                                                                                                                                                                                                                                                                    ; xck_generator                                     ; soc_system   ;
;                |xck_generator_0002:xck_generator_inst|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst                                                                                                                                                                                                                              ; xck_generator_0002                                ; soc_system   ;
;                   |altera_pll:altera_pll_i|                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i                                                                                                                                                                                                      ; altera_pll                                        ; work         ;
;       |soc_system_hps_0:hps_0|                                                                ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 572 (0)             ; 389 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|                        ; 28 (28)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|                          ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|                  ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|                    ; 19 (19)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 103 (43)            ; 25 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 60 (60)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|                     ; 138 (0)             ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 138 (137)           ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                  ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|               ; 75 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 75 (74)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|                               ; 25 (10)             ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|                         ; 4 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|                     ; 4 (4)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 11 (8)              ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 51 (47)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;       |vga_pixel:vga_pixel_0|                                                                 ; 247 (37)            ; 167 (88)                  ; 2057600           ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0                                                                                                                                                                                                                                                                                                                ; vga_pixel                                         ; soc_system   ;
;          |hex7seg:h0|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h0                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |hex7seg:h1|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h1                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |hex7seg:h2|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h2                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |hex7seg:h3|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h3                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |hex7seg:h4|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h4                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |hex7seg:h5|                                                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h5                                                                                                                                                                                                                                                                                                     ; hex7seg                                           ; soc_system   ;
;          |memory:mem|                                                                         ; 137 (9)             ; 58 (53)                   ; 2057600           ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem                                                                                                                                                                                                                                                                                                     ; memory                                            ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                            ; 128 (0)             ; 5 (0)                     ; 2057600           ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_2gn1:auto_generated|                                               ; 128 (0)             ; 5 (5)                     ; 2057600           ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_2gn1                                   ; work         ;
;                   |decode_tma:decode2|                                                        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated|decode_tma:decode2                                                                                                                                                                                                                              ; decode_tma                                        ; work         ;
;                   |mux_hhb:mux3|                                                              ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated|mux_hhb:mux3                                                                                                                                                                                                                                    ; mux_hhb                                           ; work         ;
;          |vga_counters:counters|                                                              ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters                                                                                                                                                                                                                                                                                          ; vga_counters                                      ; soc_system   ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 257200       ; 8            ; 257200       ; 8            ; 2057600 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0                                                                                                                                                                                                    ; soc_system.qsys ;
; Altera ; altera_hps                     ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0                                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_hps_io                  ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                              ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                   ; soc_system.qsys ;
; Altera ; altera_irq_mapper              ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001                                                                                                                                                               ; soc_system.qsys ;
; Altera ; altera_mm_interconnect         ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent                                                                                                ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo                                                                                         ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator                                                                                      ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                    ; soc_system.qsys ;
; Altera ; error_adapter                  ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter       ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                ; soc_system.qsys ;
; Altera ; error_adapter                  ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                           ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                          ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_router           ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003                                                                                                  ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent                                                                                          ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo                                                                                   ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo                                                                                     ; soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator                                                                                ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller                                                                                                                                                             ; soc_system.qsys ;
; Altera ; altera_reset_controller        ; 23.1    ; N/A          ; N/A          ; |soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller_001                                                                                                                                                         ; soc_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                         ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57,60]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|audio_control:aud_0|readdata[23..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[23..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[12]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[13]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[14]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[15]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                     ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                     ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                  ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                           ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                           ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                    ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                              ; Merged with soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                                                                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                          ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                       ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                            ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                                                                      ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                 ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                 ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                 ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                 ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                 ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]         ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                              ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]          ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                             ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                   ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                   ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                  ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2..6]                                          ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                    ; Merged with soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18..20]                                                 ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19,20]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..20]                                           ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18..20]                                                     ; Lost fanout                                                                                                                                                                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10..20]                                               ; Lost fanout                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 332                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                ; Stuck at GND              ; soc_system:soc_system0|audio_control:aud_0|readdata[26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|audio_control:aud_0|readdata[25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|audio_control:aud_0|readdata[31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                              ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                           ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                                                                      ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1],                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                               ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg         ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                            ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                             ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                              ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]         ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],         ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],         ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],             ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],             ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]              ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0],                                                                                                ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][29],                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1],                                                                                                    ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                                       ;                           ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]            ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                  ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[1][86],                                                                                                            ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                             ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[15]                                                                                                                                                                                                    ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]             ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                              ; Stuck at VCC              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                          ; Stuck at VCC              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                  ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                      ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                      ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                      ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                       ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[14]                                                                                                                                                                                                    ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]             ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[13]                                                                                                                                                                                                    ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]             ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|v[12]                                                                                                                                                                                                    ; Lost Fanouts              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]             ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]              ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]        ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND              ; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 896   ;
; Number of registers using Synchronous Clear  ; 265   ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 413   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 516   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|waitrequest_reset_override         ; 6       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                              ; 70      ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 643     ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 34      ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|write_ena                                                                                                                  ; 10      ;
; Total number of inverted registers = 11                                                                                                                                 ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                       ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register Name                                                                ; RAM Name                                                          ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[0]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[1]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[2]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[3]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[4]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[5]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[6]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[7]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[8]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[9]  ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[10] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[11] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[12] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[13] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[14] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[15] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[16] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[17] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[18] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[19] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[20] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[21] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[22] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[23] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[24] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[25] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[26] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[27] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[28] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[29] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[30] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[31] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[32] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[33] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[34] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[35] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[36] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[37] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[38] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[39] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[40] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[41] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[42] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[43] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0_bypass[44] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ;
+------------------------------------------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                ;
+------------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                      ; Type ;
+------------------------------------------------------------------+-------------------------------------------------------------------+------+
; soc_system:soc_system0|vga_pixel:vga_pixel_0|address_read[0..17] ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------+-------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|data_out[6]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                    ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |soc_system_top|soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |soc_system_top|soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector8                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                            ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 23.1                  ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                             ;
+---------------------------------------+-----------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                               ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                ;
; IP_TOOL_VERSION                       ; 23.1                             ; -    ; -                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                ;
+---------------------------------------+----------------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                           ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                             ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                              ;
; IP_TOOL_VERSION                       ; 23.1              ; -    ; -                                                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                              ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                             ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                              ;
; IP_TOOL_VERSION                       ; 23.1              ; -    ; -                                                                                                                              ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                              ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                              ;
+---------------------------------------+-------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0|altsyncram_2gn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0 ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; readOutSize    ; 00000000000000001111111111111111 ; Unsigned Binary                     ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                              ;
; fractional_vco_multiplier            ; true                   ; String                                                                                                                              ;
; pll_type                             ; General                ; String                                                                                                                              ;
; pll_subtype                          ; General                ; String                                                                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                                      ;
; operation_mode                       ; direct                 ; String                                                                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                      ;
; output_clock_frequency0              ; 12.288000 MHz          ; String                                                                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                      ;
; clock_name_0                         ;                        ; String                                                                                                                              ;
; clock_name_1                         ;                        ; String                                                                                                                              ;
; clock_name_2                         ;                        ; String                                                                                                                              ;
; clock_name_3                         ;                        ; String                                                                                                                              ;
; clock_name_4                         ;                        ; String                                                                                                                              ;
; clock_name_5                         ;                        ; String                                                                                                                              ;
; clock_name_6                         ;                        ; String                                                                                                                              ;
; clock_name_7                         ;                        ; String                                                                                                                              ;
; clock_name_8                         ;                        ; String                                                                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                      ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                                                                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                                                                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                           ;
; AUD_LINE_IN_LC  ; 000010000 ; Unsigned Binary                                                                                           ;
; AUD_LINE_IN_RC  ; 000010000 ; Unsigned Binary                                                                                           ;
; AUD_LINE_OUT_LC ; 001100001 ; Unsigned Binary                                                                                           ;
; AUD_LINE_OUT_RC ; 001100001 ; Unsigned Binary                                                                                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                           ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                            ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                                                                                 ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                       ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                                                                            ;
; AUD_LINE_IN_LC  ; 000010000 ; Unsigned Binary                                                                                                                                            ;
; AUD_LINE_IN_RC  ; 000010000 ; Unsigned Binary                                                                                                                                            ;
; AUD_LINE_OUT_LC ; 001100001 ; Unsigned Binary                                                                                                                                            ;
; AUD_LINE_OUT_RC ; 001100001 ; Unsigned Binary                                                                                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                            ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                     ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|twoportbram:Bram ;
+----------------+------------------+----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                 ;
+----------------+------------------+----------------------------------------------------------------------+
; RAM_WIDTH      ; 24               ; Signed Integer                                                       ;
; RAM_ADDR_BITS  ; 16               ; Signed Integer                                                       ;
; RAM_WORDS      ; 0000001000000000 ; Unsigned Binary                                                      ;
+----------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; IWIDTH         ; 16    ; Signed Integer                                                                  ;
; OWIDTH         ; 21    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512 ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 16           ; Signed Integer                                                                              ;
; CWIDTH         ; 20           ; Signed Integer                                                                              ;
; OWIDTH         ; 17           ; Signed Integer                                                                              ;
; LGSPAN         ; 8            ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0            ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1            ; Signed Integer                                                                              ;
; CKPCE          ; 1            ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_512.hex ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 16    ; Signed Integer                                                                                                        ;
; CWIDTH         ; 20    ; Signed Integer                                                                                                        ;
; OWIDTH         ; 17    ; Signed Integer                                                                                                        ;
; SHIFT          ; 0     ; Signed Integer                                                                                                        ;
; CKPCE          ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 37    ; Signed Integer                                                                                                                                ;
; OWID           ; 17    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 37    ; Signed Integer                                                                                                                                ;
; OWID           ; 17    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 39    ; Signed Integer                                                                                                                                 ;
; OWID           ; 17    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 39    ; Signed Integer                                                                                                                                 ;
; OWID           ; 17    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256 ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 17           ; Signed Integer                                                                              ;
; CWIDTH         ; 21           ; Signed Integer                                                                              ;
; OWIDTH         ; 18           ; Signed Integer                                                                              ;
; LGSPAN         ; 7            ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0            ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1            ; Signed Integer                                                                              ;
; CKPCE          ; 1            ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_256.hex ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 17    ; Signed Integer                                                                                                        ;
; CWIDTH         ; 21    ; Signed Integer                                                                                                        ;
; OWIDTH         ; 18    ; Signed Integer                                                                                                        ;
; SHIFT          ; 0     ; Signed Integer                                                                                                        ;
; CKPCE          ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 39    ; Signed Integer                                                                                                                                ;
; OWID           ; 18    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 39    ; Signed Integer                                                                                                                                ;
; OWID           ; 18    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                                 ;
; OWID           ; 18    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                                 ;
; OWID           ; 18    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128 ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                        ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 18           ; Signed Integer                                                                              ;
; CWIDTH         ; 22           ; Signed Integer                                                                              ;
; OWIDTH         ; 18           ; Signed Integer                                                                              ;
; LGSPAN         ; 6            ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0            ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1            ; Signed Integer                                                                              ;
; CKPCE          ; 1            ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_128.hex ; String                                                                                      ;
+----------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 18    ; Signed Integer                                                                                                        ;
; CWIDTH         ; 22    ; Signed Integer                                                                                                        ;
; OWIDTH         ; 18    ; Signed Integer                                                                                                        ;
; SHIFT          ; 0     ; Signed Integer                                                                                                        ;
; CKPCE          ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                                ;
; OWID           ; 18    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                                ;
; OWID           ; 18    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                                 ;
; OWID           ; 18    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                                 ;
; OWID           ; 18    ; Signed Integer                                                                                                                                 ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64 ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 18          ; Signed Integer                                                                              ;
; CWIDTH         ; 22          ; Signed Integer                                                                              ;
; OWIDTH         ; 19          ; Signed Integer                                                                              ;
; LGSPAN         ; 5           ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0           ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1           ; Signed Integer                                                                              ;
; CKPCE          ; 1           ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_64.hex ; String                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 18    ; Signed Integer                                                                                                       ;
; CWIDTH         ; 22    ; Signed Integer                                                                                                       ;
; OWIDTH         ; 19    ; Signed Integer                                                                                                       ;
; SHIFT          ; 0     ; Signed Integer                                                                                                       ;
; CKPCE          ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                               ;
; OWID           ; 19    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 41    ; Signed Integer                                                                                                                               ;
; OWID           ; 19    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                                ;
; OWID           ; 19    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                                ;
; OWID           ; 19    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32 ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 19          ; Signed Integer                                                                              ;
; CWIDTH         ; 23          ; Signed Integer                                                                              ;
; OWIDTH         ; 19          ; Signed Integer                                                                              ;
; LGSPAN         ; 4           ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0           ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1           ; Signed Integer                                                                              ;
; CKPCE          ; 1           ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_32.hex ; String                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 19    ; Signed Integer                                                                                                       ;
; CWIDTH         ; 23    ; Signed Integer                                                                                                       ;
; OWIDTH         ; 19    ; Signed Integer                                                                                                       ;
; SHIFT          ; 0     ; Signed Integer                                                                                                       ;
; CKPCE          ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                               ;
; OWID           ; 19    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                               ;
; OWID           ; 19    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                                ;
; OWID           ; 19    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                                ;
; OWID           ; 19    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16 ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 19          ; Signed Integer                                                                              ;
; CWIDTH         ; 23          ; Signed Integer                                                                              ;
; OWIDTH         ; 20          ; Signed Integer                                                                              ;
; LGSPAN         ; 3           ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0           ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1           ; Signed Integer                                                                              ;
; CKPCE          ; 1           ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_16.hex ; String                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 19    ; Signed Integer                                                                                                       ;
; CWIDTH         ; 23    ; Signed Integer                                                                                                       ;
; OWIDTH         ; 20    ; Signed Integer                                                                                                       ;
; SHIFT          ; 0     ; Signed Integer                                                                                                       ;
; CKPCE          ; 1     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                               ;
; OWID           ; 20    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 43    ; Signed Integer                                                                                                                               ;
; OWID           ; 20    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                                ;
; OWID           ; 20    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                                ;
; OWID           ; 20    ; Signed Integer                                                                                                                                ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8 ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                        ;
+----------------+------------+---------------------------------------------------------------------------------------------+
; IWIDTH         ; 20         ; Signed Integer                                                                              ;
; CWIDTH         ; 24         ; Signed Integer                                                                              ;
; OWIDTH         ; 20         ; Signed Integer                                                                              ;
; LGSPAN         ; 2          ; Signed Integer                                                                              ;
; BFLYSHIFT      ; 0          ; Signed Integer                                                                              ;
; OPT_HWMPY      ; 1          ; Signed Integer                                                                              ;
; CKPCE          ; 1          ; Signed Integer                                                                              ;
; COEFFILE       ; cmem_8.hex ; String                                                                                      ;
+----------------+------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IWIDTH         ; 20    ; Signed Integer                                                                                                      ;
; CWIDTH         ; 24    ; Signed Integer                                                                                                      ;
; OWIDTH         ; 20    ; Signed Integer                                                                                                      ;
; SHIFT          ; 0     ; Signed Integer                                                                                                      ;
; CKPCE          ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                              ;
; OWID           ; 20    ; Signed Integer                                                                                                                              ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 45    ; Signed Integer                                                                                                                              ;
; OWID           ; 20    ; Signed Integer                                                                                                                              ;
; SHIFT          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 47    ; Signed Integer                                                                                                                               ;
; OWID           ; 20    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_right_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 47    ; Signed Integer                                                                                                                               ;
; OWID           ; 20    ; Signed Integer                                                                                                                               ;
; SHIFT          ; 4     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; IWIDTH         ; 20    ; Signed Integer                                                                                   ;
; OWIDTH         ; 21    ; Signed Integer                                                                                   ;
; LGWIDTH        ; 9     ; Signed Integer                                                                                   ;
; INVERSE        ; 0     ; Signed Integer                                                                                   ;
; SHIFT          ; 0     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_sum_r ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 21    ; Signed Integer                                                                                                          ;
; OWID           ; 21    ; Signed Integer                                                                                                          ;
; SHIFT          ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_sum_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 21    ; Signed Integer                                                                                                          ;
; OWID           ; 21    ; Signed Integer                                                                                                          ;
; SHIFT          ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_diff_r ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 21    ; Signed Integer                                                                                                           ;
; OWID           ; 21    ; Signed Integer                                                                                                           ;
; SHIFT          ; 0     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_diff_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IWID           ; 21    ; Signed Integer                                                                                                           ;
; OWID           ; 21    ; Signed Integer                                                                                                           ;
; SHIFT          ; 0     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; IWIDTH         ; 21    ; Signed Integer                                                                                    ;
; OWIDTH         ; 21    ; Signed Integer                                                                                    ;
; SHIFT          ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2|convround:do_rnd_r ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IWID           ; 22    ; Signed Integer                                                                                                       ;
; OWID           ; 21    ; Signed Integer                                                                                                       ;
; SHIFT          ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2|convround:do_rnd_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; IWID           ; 22    ; Signed Integer                                                                                                       ;
; OWID           ; 21    ; Signed Integer                                                                                                       ;
; SHIFT          ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|bitreverse:revstage ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; LGSIZE         ; 9     ; Signed Integer                                                                                      ;
; WIDTH          ; 21    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|twoportbram:bram_0 ;
+----------------+--------------------+--------------------------------------------------+
; Parameter Name ; Value              ; Type                                             ;
+----------------+--------------------+--------------------------------------------------+
; RAM_WIDTH      ; 24                 ; Signed Integer                                   ;
; RAM_ADDR_BITS  ; 16                 ; Signed Integer                                   ;
; RAM_WORDS      ; 001111111111111111 ; Unsigned Binary                                  ;
+----------------+--------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                    ;
; S2F_Width      ; 2     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                              ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                            ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                            ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                            ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                            ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                    ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                            ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                            ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                            ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                            ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                            ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                            ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                            ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                            ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                            ;
+----------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                           ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                         ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                         ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                 ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                 ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                 ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                 ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                 ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                 ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                 ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                 ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                 ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                 ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                 ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                 ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                 ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                 ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                 ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                 ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                         ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                         ;
; TB_RATE                              ; FULL             ; String                                                                                                                                         ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                         ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                         ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                         ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                         ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                         ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                         ;
+--------------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                     ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                   ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                   ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                           ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                           ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                           ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                           ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                           ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                           ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                           ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                           ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                           ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                           ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                           ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                           ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                   ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                   ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                   ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                   ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                   ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                   ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                           ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                   ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                           ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                   ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                   ;
+---------------------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                   ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                 ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                         ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                         ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                         ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                 ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                 ;
+---------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                              ;
+-----------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                       ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                   ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                       ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                             ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                             ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                             ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                             ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                   ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                   ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                   ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                   ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                   ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                   ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                   ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                   ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                   ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                   ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                   ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                   ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                   ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                   ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                   ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                           ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                           ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                           ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                           ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                           ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                           ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                           ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                           ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                           ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                           ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                           ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                           ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                           ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                           ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                           ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                           ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                           ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                           ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                           ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                           ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                           ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                           ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                           ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                           ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                           ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                           ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                           ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                           ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                           ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                           ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                           ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                           ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                           ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                           ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                           ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                           ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                           ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                           ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                           ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                           ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                           ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                           ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                           ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                           ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                           ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                           ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                           ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                   ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                   ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                   ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                  ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                  ;
+-----------------------------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                   ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                         ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                             ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                   ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                           ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                   ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                           ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                   ;
+----------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; HACTIVE        ; 10100000000 ; Unsigned Binary                                                                  ;
; HFRONT_PORCH   ; 00000100000 ; Unsigned Binary                                                                  ;
; HSYNC          ; 00011000000 ; Unsigned Binary                                                                  ;
; HBACK_PORCH    ; 00001100000 ; Unsigned Binary                                                                  ;
; HTOTAL         ; 11001000000 ; Unsigned Binary                                                                  ;
; VACTIVE        ; 0111100000  ; Unsigned Binary                                                                  ;
; VFRONT_PORCH   ; 0000001010  ; Unsigned Binary                                                                  ;
; VSYNC          ; 0000000010  ; Unsigned Binary                                                                  ;
; VBACK_PORCH    ; 0000100001  ; Unsigned Binary                                                                  ;
; VTOTAL         ; 1000001101  ; Unsigned Binary                                                                  ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                           ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                           ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                           ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                           ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                           ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                           ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                           ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                           ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                           ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                           ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                         ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_pixel_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:soc_system0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 18                   ; Untyped                                                           ;
; NUMWORDS_A                         ; 257200               ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 18                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 257200               ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_2gn1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                        ;
; Entity Instance            ; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
; Entity Instance            ; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
; Entity Instance            ; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
; Entity Instance            ; soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 8                                                                            ;
;     -- NUMWORDS_A                         ; 257200                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 8                                                                            ;
;     -- NUMWORDS_B                         ; 257200                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+--------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                      ;
+-------+-------+----------+--------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                       ;
; reset ; Input ; Info     ; Explicitly unconnected                                       ;
+-------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                   ;
; reset ; Input ; Info     ; Explicitly unconnected                                   ;
+-------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                          ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_pixel_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_pixel_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters"                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hcount[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                         ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                               ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                 ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                        ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                       ;
+-----------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                 ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|soc_system_hps_0:hps_0" ;
+---------------+--------+----------+---------------------------------------+
; Port          ; Type   ; Severity ; Details                               ;
+---------------+--------+----------+---------------------------------------+
; h2f_user1_clk ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWID      ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWADDR    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWLEN     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWSIZE    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWBURST   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWLOCK    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWCACHE   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWPROT    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWVALID   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_AWREADY   ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_WID       ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WDATA     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WSTRB     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WLAST     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WVALID    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_WREADY    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BID       ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BRESP     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_BREADY    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARID      ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARADDR    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARLEN     ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARSIZE    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARBURST   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARLOCK    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARCACHE   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARPROT    ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARVALID   ; Output ; Info     ; Explicitly unconnected                ;
; h2f_ARREADY   ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RID       ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RDATA     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RRESP     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RLAST     ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; h2f_RREADY    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_AWID      ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWADDR    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWLEN     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWSIZE    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWBURST   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWLOCK    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWCACHE   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWPROT    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWVALID   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_AWREADY   ; Output ; Info     ; Explicitly unconnected                ;
; f2h_AWUSER    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WID       ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WDATA     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WSTRB     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WLAST     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WVALID    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_WREADY    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BID       ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BRESP     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BVALID    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_BREADY    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARID      ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARADDR    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARLEN     ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARSIZE    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARBURST   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARLOCK    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARCACHE   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARPROT    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARVALID   ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_ARREADY   ; Output ; Info     ; Explicitly unconnected                ;
; f2h_ARUSER    ; Input  ; Info     ; Explicitly unconnected                ;
; f2h_RID       ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RDATA     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RRESP     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RLAST     ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RVALID    ; Output ; Info     ; Explicitly unconnected                ;
; f2h_RREADY    ; Input  ; Info     ; Explicitly unconnected                ;
+---------------+--------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|twoportbram:bram_0"                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; i_val[21..0] ; Input ; Info     ; Stuck at GND                                                                                                      ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; i_val[21..0] ; Input ; Info     ; Stuck at GND                                                                                                      ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[20..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[20..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[20..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[20..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[19..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; i_val[19..0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[19..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[19..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[18..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[18..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_i" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[17..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; i_val[17..0] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft"                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_ce            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_sample[15..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|twoportbram:Bram"                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[23..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i"   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver"                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; adc_left ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; advance  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0|audio_control:aud_0"                     ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; HEX1 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; HEX2 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; HEX3 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; HEX0 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; HEX4 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; HEX5 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "soc_system:soc_system0" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC    ;
+---------------+-------+----------+-----------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 860   ;
;     CLR                                              ; 105   ;
;     CLR SCLR                                         ; 11    ;
;     ENA                                              ; 49    ;
;     ENA CLR                                          ; 274   ;
;     ENA CLR SCLR                                     ; 10    ;
;     ENA CLR SLD                                      ; 13    ;
;     ENA SCLR                                         ; 170   ;
;     SCLR                                             ; 66    ;
;     SCLR SLD                                         ; 8     ;
;     plain                                            ; 154   ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_interrupts                      ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 97    ;
; arriav_lcell_comb                                    ; 1168  ;
;     arith                                            ; 181   ;
;         1 data inputs                                ; 118   ;
;         2 data inputs                                ; 38    ;
;         3 data inputs                                ; 11    ;
;         4 data inputs                                ; 13    ;
;         5 data inputs                                ; 1     ;
;     extend                                           ; 12    ;
;         7 data inputs                                ; 12    ;
;     normal                                           ; 951   ;
;         0 data inputs                                ; 1     ;
;         1 data inputs                                ; 17    ;
;         2 data inputs                                ; 72    ;
;         3 data inputs                                ; 213   ;
;         4 data inputs                                ; 224   ;
;         5 data inputs                                ; 165   ;
;         6 data inputs                                ; 259   ;
;     shared                                           ; 24    ;
;         0 data inputs                                ; 1     ;
;         1 data inputs                                ; 2     ;
;         2 data inputs                                ; 13    ;
;         3 data inputs                                ; 8     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 362   ;
; generic_pll                                          ; 1     ;
; stratixv_ram_block                                   ; 328   ;
;                                                      ;       ;
; Max LUT depth                                        ; 7.00  ;
; Average LUT depth                                    ; 2.23  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 72                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 121                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:01     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:00     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Aug 10 15:49:14 2024
Info: Command: quartus_map soc_system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file soc_system_top.sv
    Info (12023): Found entity 1: soc_system_top File: /home/ycli/4840/hardware/soc_system_top.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/vga_pixel.sv
    Info (12023): Found entity 1: vga_pixel File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 10
    Info (12023): Found entity 2: vga_counters File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 72
    Info (12023): Found entity 3: hex7seg File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 149
    Info (12023): Found entity 4: memory File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 176
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/bram.sv
    Info (12023): Found entity 1: twoportbram File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/bram.sv Line: 7
Warning (10229): Verilog HDL Expression warning at audio_and_video_config.v(82): truncated literal to match 9 bits File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v Line: 82
Info (12021): Found 16 design units, including 16 entities, in source file soc_system/synthesis/submodules/aud.sv
    Info (12023): Found entity 1: xck_generator File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator.v Line: 8
    Info (12023): Found entity 2: xck_generator_0002 File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator/xck_generator_0002.v Line: 2
    Info (12023): Found entity 3: Altera_UP_Audio_Bit_Counter File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_Bit_Counter.v Line: 49
    Info (12023): Found entity 4: Altera_UP_Audio_In_Deserializer File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_In_Deserializer.v Line: 47
    Info (12023): Found entity 5: Altera_UP_Audio_Out_Serializer File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_Out_Serializer.v Line: 47
    Info (12023): Found entity 6: Altera_UP_Clock_Edge File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Clock_Edge.v Line: 48
    Info (12023): Found entity 7: Altera_UP_I2C File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C.v Line: 48
    Info (12023): Found entity 8: Altera_UP_I2C_AV_Auto_Initialize File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
    Info (12023): Found entity 9: Altera_UP_I2C_DC_Auto_Initialize File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
    Info (12023): Found entity 10: Altera_UP_I2C_LCM_Auto_Initialize File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
    Info (12023): Found entity 11: Altera_UP_Slow_Clock_Generator File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Slow_Clock_Generator.v Line: 53
    Info (12023): Found entity 12: Altera_UP_SYNC_FIFO File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_SYNC_FIFO.v Line: 47
    Info (12023): Found entity 13: audio_and_video_config File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v Line: 52
    Info (12023): Found entity 14: audio_codec File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_codec.v Line: 49
    Info (12023): Found entity 15: audio_driver File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_driver.sv Line: 63
    Info (12023): Found entity 16: audio_control File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 19
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at aud.sv(80): created implicit net for "advance" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 80
Info (12127): Elaborating entity "soc_system_top" for the top level hierarchy
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:soc_system0" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 297
Info (12128): Elaborating entity "audio_control" for hierarchy "soc_system:soc_system0|audio_control:aud_0" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at aud.sv(132): object "Ctst" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 132
Warning (10036): Verilog HDL or VHDL warning at aud.sv(133): object "cena" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 133
Warning (10036): Verilog HDL or VHDL warning at aud.sv(202): object "bram_writing" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 202
Warning (10036): Verilog HDL or VHDL warning at aud.sv(203): object "bram_reading" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 203
Warning (10036): Verilog HDL or VHDL warning at aud.sv(238): object "sampleBeingTaken" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 238
Warning (10230): Verilog HDL assignment warning at aud.sv(190): truncated value with size 24 to match size of target (21) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 190
Warning (10230): Verilog HDL assignment warning at aud.sv(197): truncated value with size 32 to match size of target (24) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 197
Warning (10230): Verilog HDL assignment warning at aud.sv(208): truncated value with size 32 to match size of target (26) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 208
Warning (10230): Verilog HDL assignment warning at aud.sv(212): truncated value with size 32 to match size of target (16) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 212
Warning (10230): Verilog HDL assignment warning at aud.sv(222): truncated value with size 32 to match size of target (16) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 222
Warning (10034): Output port "bram_wa" at aud.sv(46) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 46
Warning (10034): Output port "bram_ra" at aud.sv(47) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 47
Warning (10034): Output port "bram_data_in" at aud.sv(49) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 49
Warning (10034): Output port "bram_write" at aud.sv(48) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 48
Info (12128): Elaborating entity "audio_driver" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 89
Info (12128): Elaborating entity "xck_generator" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_driver.sv Line: 115
Info (12128): Elaborating entity "xck_generator_0002" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst" File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator/xck_generator_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator/xck_generator_0002.v Line: 85
Info (12133): Instantiated megafunction "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/ycli/4840/hardware/AudioCodecDrivers/xck_generator/xck_generator_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_driver.sv Line: 142
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v Line: 187
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v Line: 212
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_and_video_config.v Line: 259
Info (12128): Elaborating entity "audio_codec" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_driver.sv Line: 163
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: /home/ycli/4840/hardware/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: /home/ycli/Quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: /home/ycli/4840/hardware/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/ycli/4840/hardware/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/ycli/4840/hardware/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/ycli/4840/hardware/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/ycli/4840/hardware/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: /home/ycli/4840/hardware/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: /home/ycli/4840/hardware/AudioCodecDrivers/audio_codec.v Line: 267
Info (12128): Elaborating entity "twoportbram" for hierarchy "soc_system:soc_system0|audio_control:aud_0|twoportbram:Bram" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 115
Warning (12125): Using design file fftmain.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fftmain File: /home/ycli/4840/hardware/fftmain.sv Line: 77
Info (12128): Elaborating entity "fftmain" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/aud.sv Line: 145
Warning (12125): Using design file fftstage.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fftstage File: /home/ycli/4840/hardware/fftstage.sv Line: 65
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512" File: /home/ycli/4840/hardware/fftmain.sv Line: 128
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10335): Unrecognized synthesis attribute "use_dsp48" at hwbfly.sv(120) File: /home/ycli/4840/hardware/hwbfly.sv Line: 120
Warning (12125): Using design file hwbfly.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hwbfly File: /home/ycli/4840/hardware/hwbfly.sv Line: 69
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Warning (12125): Using design file convround.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: convround File: /home/ycli/4840/hardware/convround.sv Line: 49
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_512|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256" File: /home/ycli/4840/hardware/fftmain.sv Line: 155
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(15): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 15
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(16): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 16
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(17): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 17
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(18): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 18
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(19): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 19
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(20): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 20
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(21): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 21
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(22): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 22
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(23): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 23
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(24): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 24
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(25): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 25
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(26): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 26
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(27): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 27
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(28): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 28
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(29): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 29
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(30): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 30
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(31): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 31
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(32): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 32
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(33): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 33
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(34): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 34
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(35): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 35
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(36): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 36
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(37): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 37
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(38): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 38
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(39): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 39
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(40): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 40
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(41): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 41
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(42): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 42
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(43): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 43
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(44): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 44
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(45): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 45
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(46): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 46
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(47): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 47
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(48): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 48
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(49): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 49
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(50): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 50
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(51): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 51
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(52): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 52
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(53): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 53
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(54): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 54
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(55): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 55
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(56): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 56
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(57): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 57
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(58): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 58
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(59): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 59
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(60): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 60
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(61): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 61
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(62): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 62
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(63): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 63
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(64): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 64
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(65): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 65
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(66): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 66
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(67): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 67
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(68): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 68
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(69): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 69
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(70): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 70
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(71): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 71
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(72): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 72
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(73): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 73
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(74): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 74
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(75): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 75
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(76): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 76
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(77): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 77
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(78): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 78
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(79): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 79
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(80): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 80
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(81): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 81
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(82): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 82
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(83): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 83
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(84): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 84
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(85): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 85
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(86): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 86
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(87): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 87
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(88): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 88
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(89): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 89
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(90): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 90
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(91): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 91
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(92): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 92
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(93): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 93
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(94): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 94
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(95): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 95
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(96): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 96
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(97): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 97
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(98): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 98
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(99): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 99
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(100): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 100
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(101): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 101
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(102): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 102
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(103): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 103
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(104): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 104
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(105): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 105
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(106): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 106
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(107): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 107
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(108): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 108
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(109): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 109
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(110): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 110
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(111): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 111
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(112): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 112
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(113): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 113
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(114): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 114
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(115): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 115
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(116): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 116
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(117): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 117
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(118): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 118
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(119): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 119
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(120): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 120
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(121): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 121
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(122): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 122
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(123): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 123
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(124): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 124
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(125): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 125
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(126): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 126
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(127): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 127
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(128): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 128
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(129): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 129
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(130): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 130
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(131): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 131
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(132): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 132
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(133): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 133
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(134): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 134
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(135): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 135
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(136): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 136
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(137): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 137
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(138): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 138
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(139): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 139
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(140): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 140
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(141): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 141
Warning (10230): Verilog HDL assignment warning at cmem_256.hex(142): truncated value with size 44 to match size of target (42) File: /home/ycli/4840/hardware/cmem_256.hex Line: 142
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_256|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128" File: /home/ycli/4840/hardware/fftmain.sv Line: 181
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_128|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64" File: /home/ycli/4840/hardware/fftmain.sv Line: 207
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_64|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32" File: /home/ycli/4840/hardware/fftmain.sv Line: 233
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(15): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 15
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(16): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 16
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(17): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 17
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(18): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 18
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(19): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 19
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(20): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 20
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(21): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 21
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(22): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 22
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(23): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 23
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(24): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 24
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(25): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 25
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(26): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 26
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(27): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 27
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(28): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 28
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(29): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 29
Warning (10230): Verilog HDL assignment warning at cmem_32.hex(30): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_32.hex Line: 30
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_32|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16" File: /home/ycli/4840/hardware/fftmain.sv Line: 259
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(15): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 15
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(16): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 16
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(17): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 17
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(18): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 18
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(19): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 19
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(20): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 20
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(21): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 21
Warning (10230): Verilog HDL assignment warning at cmem_16.hex(22): truncated value with size 48 to match size of target (46) File: /home/ycli/4840/hardware/cmem_16.hex Line: 22
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_16|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Info (12128): Elaborating entity "fftstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8" File: /home/ycli/4840/hardware/fftmain.sv Line: 285
Warning (10030): Net "cmem.data_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.waddr_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Warning (10030): Net "cmem.we_a" at fftstage.sv(121) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/fftstage.sv Line: 121
Info (12128): Elaborating entity "hwbfly" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly" File: /home/ycli/4840/hardware/fftstage.sv Line: 248
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_left_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 310
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|fftstage:stage_8|hwbfly:HWBFLY.bfly|convround:do_rnd_right_r" File: /home/ycli/4840/hardware/hwbfly.sv Line: 316
Warning (12125): Using design file qtrstage.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qtrstage File: /home/ycli/4840/hardware/qtrstage.sv Line: 73
Info (12128): Elaborating entity "qtrstage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4" File: /home/ycli/4840/hardware/fftmain.sv Line: 307
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|qtrstage:stage_4|convround:do_rnd_sum_r" File: /home/ycli/4840/hardware/qtrstage.sv Line: 110
Warning (12125): Using design file laststage.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: laststage File: /home/ycli/4840/hardware/laststage.sv Line: 46
Info (12128): Elaborating entity "laststage" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2" File: /home/ycli/4840/hardware/fftmain.sv Line: 328
Info (12128): Elaborating entity "convround" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|laststage:stage_2|convround:do_rnd_r" File: /home/ycli/4840/hardware/laststage.sv Line: 144
Warning (12125): Using design file bitreverse.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bitreverse File: /home/ycli/4840/hardware/bitreverse.sv Line: 47
Info (12128): Elaborating entity "bitreverse" for hierarchy "soc_system:soc_system0|audio_control:aud_0|fftmain:left_fft|bitreverse:revstage" File: /home/ycli/4840/hardware/fftmain.sv Line: 355
Warning (10230): Verilog HDL assignment warning at bitreverse.sv(99): truncated value with size 32 to match size of target (10) File: /home/ycli/4840/hardware/bitreverse.sv Line: 99
Info (12128): Elaborating entity "twoportbram" for hierarchy "soc_system:soc_system0|twoportbram:bram_0" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 200
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 388
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 341
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 409
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 143
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 406
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/ycli/4840/hardware/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/ycli/Quartus/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "vga_pixel" for hierarchy "soc_system:soc_system0|vga_pixel:vga_pixel_0" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 411
Warning (10230): Verilog HDL assignment warning at vga_pixel.sv(58): truncated value with size 32 to match size of target (20) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 58
Warning (10230): Verilog HDL assignment warning at vga_pixel.sv(63): truncated value with size 32 to match size of target (20) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 63
Warning (10230): Verilog HDL assignment warning at vga_pixel.sv(64): truncated value with size 32 to match size of target (1) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 64
Info (12128): Elaborating entity "vga_counters" for hierarchy "soc_system:soc_system0|vga_pixel:vga_pixel_0|vga_counters:counters" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 35
Info (12128): Elaborating entity "memory" for hierarchy "soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 36
Warning (10230): Verilog HDL assignment warning at vga_pixel.sv(190): truncated value with size 32 to match size of target (8) File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 190
Info (12128): Elaborating entity "hex7seg" for hierarchy "soc_system:soc_system0|vga_pixel:vga_pixel_0|hex7seg:h5" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/vga_pixel.sv Line: 38
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 463
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aud_0_avalon_slave_0_translator" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 338
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_pixel_0_avalon_slave_0_translator" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 402
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 530
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 614
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:aud_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rsp_fifo" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aud_0_avalon_slave_0_agent_rdata_fifo" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 878
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 976
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1076
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:aud_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:soc_system0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:soc_system0|soc_system_irq_mapper:irq_mapper" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 469
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller" File: /home/ycli/4840/hardware/soc_system/synthesis/soc_system.v Line: 538
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/ycli/4840/hardware/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 38
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 68
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 98
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 128
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 158
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 188
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 218
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 248
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 278
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 308
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 338
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 368
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 398
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 428
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 458
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 488
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 518
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 548
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 578
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 608
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 638
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 668
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 698
        Warning (14320): Synthesized away node "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: /home/ycli/4840/hardware/db/altsyncram_p3i1.tdf Line: 728
Warning (276020): Inferred RAM node "soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc_system:soc_system0|audio_control:aud_0|audio_driver:aDriver|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: /home/ycli/4840/hardware/AudioCodecDrivers/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 257200
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 18
        Info (286033): Parameter NUMWORDS_B set to 257200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:soc_system0|vga_pixel:vga_pixel_0|memory:mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "257200"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "18"
    Info (12134): Parameter "NUMWORDS_B" = "257200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gn1.tdf
    Info (12023): Found entity 1: altsyncram_2gn1 File: /home/ycli/4840/hardware/db/altsyncram_2gn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: /home/ycli/4840/hardware/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hhb.tdf
    Info (12023): Found entity 1: mux_hhb File: /home/ycli/4840/hardware/db/mux_hhb.tdf Line: 23
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/ycli/4840/hardware/soc_system_top.sv Line: 43
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/ycli/4840/hardware/soc_system_top.sv Line: 44
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/ycli/4840/hardware/soc_system_top.sv Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 104
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 113
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 114
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 115
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 122
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 124
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 130
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 131
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 132
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 133
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 134
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 135
    Warning (13010): Node "HPS_KEY~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 136
    Warning (13010): Node "HPS_LED~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 137
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 138
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 140
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 141
    Warning (13010): Node "HPS_SPIM_SS~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 145
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 149
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/ycli/4840/hardware/soc_system_top.sv Line: 188
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 129 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/ycli/4840/hardware/output_files/soc_system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 38
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 50
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 53
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 56
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 155
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 159
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 171
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 174
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 175
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 176
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/ycli/4840/hardware/soc_system_top.sv Line: 178
Info (21057): Implemented 2998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 163 bidirectional pins
    Info (21061): Implemented 1657 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 719 megabytes
    Info: Processing ended: Sat Aug 10 15:51:44 2024
    Info: Elapsed time: 00:02:30
    Info: Total CPU time (on all processors): 00:02:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ycli/4840/hardware/output_files/soc_system.map.smsg.


