<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Indirect Write Transfer Register - indwr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___i_n_d_w_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Indirect Write Transfer Register - indwr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : QSPI Flash Controller Module Registers - ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">Start Indirect Write</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">Cancel Indirect Write</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">Indirect Write Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">Reserved</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">Queued Indirect Write Operations</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">Indirect Completion Status</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">Completed Indirect Operations</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Start Indirect Write - start </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4b9e3bb6ad55ce6fb0c2dc11e682d280"></a><a class="anchor" id="ALT_QSPI_INDWR_START"></a></p>
<p>Writing a 1 to this bit will trigger an indirect write operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect write operation.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga9bf204dd8ee2661ec28e11d02a441293">ALT_QSPI_INDWR_START_E_END</a> </td><td align="left">0x1 </td><td align="left">Trigger indirect write operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0ea645eb853bb5ba7077b12246c09311">ALT_QSPI_INDWR_START_E_DISD</a> </td><td align="left">0x0 </td><td align="left">No Action </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9bf204dd8ee2661ec28e11d02a441293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga9bf204dd8ee2661ec28e11d02a441293">ALT_QSPI_INDWR_START_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9bf204dd8ee2661ec28e11d02a441293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea645eb853bb5ba7077b12246c09311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0ea645eb853bb5ba7077b12246c09311">ALT_QSPI_INDWR_START_E_DISD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0ea645eb853bb5ba7077b12246c09311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56be3540fba2a411d6cd6267ae40377d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga56be3540fba2a411d6cd6267ae40377d">ALT_QSPI_INDWR_START_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga56be3540fba2a411d6cd6267ae40377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d3ee5ded0878e269b5f00b718771a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga02d3ee5ded0878e269b5f00b718771a9">ALT_QSPI_INDWR_START_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga02d3ee5ded0878e269b5f00b718771a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc79e1effff7d40fe25415faa5cbfef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga4cc79e1effff7d40fe25415faa5cbfef">ALT_QSPI_INDWR_START_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4cc79e1effff7d40fe25415faa5cbfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5315af1c89734a94e317f197e80d4ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga5315af1c89734a94e317f197e80d4ac7">ALT_QSPI_INDWR_START_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga5315af1c89734a94e317f197e80d4ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323f6a792756530c7629ff86daf6d77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga323f6a792756530c7629ff86daf6d77d">ALT_QSPI_INDWR_START_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga323f6a792756530c7629ff86daf6d77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54898bcdf7f064e1722678852e74f29f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga54898bcdf7f064e1722678852e74f29f">ALT_QSPI_INDWR_START_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga54898bcdf7f064e1722678852e74f29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4314575fbcf93ebe97c328fef61ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gade4314575fbcf93ebe97c328fef61ded">ALT_QSPI_INDWR_START_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gade4314575fbcf93ebe97c328fef61ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0d62eb4b8558f590821b0efa924d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga8a0d62eb4b8558f590821b0efa924d95">ALT_QSPI_INDWR_START_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga8a0d62eb4b8558f590821b0efa924d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Cancel Indirect Write - cancel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp24b112e137b139bde8a2c2de99a42b02"></a><a class="anchor" id="ALT_QSPI_INDWR_CANCEL"></a></p>
<p>Writing a 1 to this bit will cancel all ongoing indirect write operations.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga4d55099ee22f52f904865e0a9fb011f4">ALT_QSPI_INDWR_CANCEL_E_CANCEINDWR</a> </td><td align="left">0x1 </td><td align="left">Cancel Indirect write operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga8814dd30581ac3e2461e45bcf635a463">ALT_QSPI_INDWR_CANCEL_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No Action </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4d55099ee22f52f904865e0a9fb011f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga4d55099ee22f52f904865e0a9fb011f4">ALT_QSPI_INDWR_CANCEL_E_CANCEINDWR</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4d55099ee22f52f904865e0a9fb011f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8814dd30581ac3e2461e45bcf635a463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga8814dd30581ac3e2461e45bcf635a463">ALT_QSPI_INDWR_CANCEL_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8814dd30581ac3e2461e45bcf635a463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4c2c828351e19a8f2b0732daff03db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gabe4c2c828351e19a8f2b0732daff03db">ALT_QSPI_INDWR_CANCEL_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe4c2c828351e19a8f2b0732daff03db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d7cdb17ceb5dd6054d7381ce67fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gac3d7cdb17ceb5dd6054d7381ce67fafb">ALT_QSPI_INDWR_CANCEL_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac3d7cdb17ceb5dd6054d7381ce67fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e9c3f7463f83e993769d2c16f9ebf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga18e9c3f7463f83e993769d2c16f9ebf3">ALT_QSPI_INDWR_CANCEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga18e9c3f7463f83e993769d2c16f9ebf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c16622349389efed229113c3ffc1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga66c16622349389efed229113c3ffc1e2">ALT_QSPI_INDWR_CANCEL_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga66c16622349389efed229113c3ffc1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1c8f4a1484faf5dc2a90b7a6fb552a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga6a1c8f4a1484faf5dc2a90b7a6fb552a">ALT_QSPI_INDWR_CANCEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga6a1c8f4a1484faf5dc2a90b7a6fb552a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da7ce95d054f3c7053d592837309382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga4da7ce95d054f3c7053d592837309382">ALT_QSPI_INDWR_CANCEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4da7ce95d054f3c7053d592837309382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef3d3dfe6185fef82e69363e63711a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga9ef3d3dfe6185fef82e69363e63711a2">ALT_QSPI_INDWR_CANCEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga9ef3d3dfe6185fef82e69363e63711a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8ba2da3b22050c818394f15e917928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga1d8ba2da3b22050c818394f15e917928">ALT_QSPI_INDWR_CANCEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga1d8ba2da3b22050c818394f15e917928"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Write Status - rdstat </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc602bc8a4d029c32c55cc45bddaca7d4"></a><a class="anchor" id="ALT_QSPI_INDWR_RDSTAT"></a></p>
<p>Indirect write operation in progress (status)</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaddb189d62ef4de601000958ce8769157">ALT_QSPI_INDWR_RDSTAT_E_INDWRSTAT</a> </td><td align="left">0x1 </td><td align="left">Indirect write operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0729074d846155782164118740adec87">ALT_QSPI_INDWR_RDSTAT_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No Action </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaddb189d62ef4de601000958ce8769157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaddb189d62ef4de601000958ce8769157">ALT_QSPI_INDWR_RDSTAT_E_INDWRSTAT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaddb189d62ef4de601000958ce8769157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729074d846155782164118740adec87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0729074d846155782164118740adec87">ALT_QSPI_INDWR_RDSTAT_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0729074d846155782164118740adec87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469c87ce7c979560547f30281a54c6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga469c87ce7c979560547f30281a54c6aa">ALT_QSPI_INDWR_RDSTAT_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga469c87ce7c979560547f30281a54c6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a15c5a99c69f8a6a60d0d1051fe520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga55a15c5a99c69f8a6a60d0d1051fe520">ALT_QSPI_INDWR_RDSTAT_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga55a15c5a99c69f8a6a60d0d1051fe520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0330221d8cfa86eb86195660d24807f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0330221d8cfa86eb86195660d24807f7">ALT_QSPI_INDWR_RDSTAT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0330221d8cfa86eb86195660d24807f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38666ea9330b06268c53efa53340f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga38666ea9330b06268c53efa53340f8a3">ALT_QSPI_INDWR_RDSTAT_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga38666ea9330b06268c53efa53340f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63892fc3498bb81e9f78101a69185ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga63892fc3498bb81e9f78101a69185ecb">ALT_QSPI_INDWR_RDSTAT_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga63892fc3498bb81e9f78101a69185ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc4676614cf40759c8f5ddc2dee4a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaebc4676614cf40759c8f5ddc2dee4a97">ALT_QSPI_INDWR_RDSTAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaebc4676614cf40759c8f5ddc2dee4a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335153046cf24896ccc8bb154a74f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga335153046cf24896ccc8bb154a74f169">ALT_QSPI_INDWR_RDSTAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga335153046cf24896ccc8bb154a74f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbf00c54808ebe414308f6064a16713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga8bbf00c54808ebe414308f6064a16713">ALT_QSPI_INDWR_RDSTAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga8bbf00c54808ebe414308f6064a16713"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved - sramfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4d2913d9a9d74d7d8d70f425a7cfc88a"></a><a class="anchor" id="ALT_QSPI_INDWR_SRAMFULL"></a></p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga77d567a89870f1f2f043a7e40e8516f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga77d567a89870f1f2f043a7e40e8516f5">ALT_QSPI_INDWR_SRAMFULL_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga77d567a89870f1f2f043a7e40e8516f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d246264845c1ad97c0bb366365e437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gae0d246264845c1ad97c0bb366365e437">ALT_QSPI_INDWR_SRAMFULL_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae0d246264845c1ad97c0bb366365e437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb9481abd7b6b2f6fe1e02ccdd11a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga7ecb9481abd7b6b2f6fe1e02ccdd11a1">ALT_QSPI_INDWR_SRAMFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7ecb9481abd7b6b2f6fe1e02ccdd11a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8bbfac11e974771697e007d28d95d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga5c8bbfac11e974771697e007d28d95d4">ALT_QSPI_INDWR_SRAMFULL_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga5c8bbfac11e974771697e007d28d95d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380ea5731ae4e906fa91319f567a9fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga380ea5731ae4e906fa91319f567a9fb7">ALT_QSPI_INDWR_SRAMFULL_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga380ea5731ae4e906fa91319f567a9fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3885fcda334855fbdfd075fe98a0569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gae3885fcda334855fbdfd075fe98a0569">ALT_QSPI_INDWR_SRAMFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae3885fcda334855fbdfd075fe98a0569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c3ba7ed5843622b4f4f70472b19612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gab3c3ba7ed5843622b4f4f70472b19612">ALT_QSPI_INDWR_SRAMFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab3c3ba7ed5843622b4f4f70472b19612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0680e7df423eba54f0338020395d5ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0680e7df423eba54f0338020395d5ba1">ALT_QSPI_INDWR_SRAMFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga0680e7df423eba54f0338020395d5ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Queued Indirect Write Operations - rdqueued </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp83a9c1162055c3d6a9847fb2074abebd"></a><a class="anchor" id="ALT_QSPI_INDWR_RDQUEUED"></a></p>
<p>Two indirect write operations have been queued</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga78de09ca2f2e347f8713fc029d4a307e">ALT_QSPI_INDWR_RDQUEUED_E_INDWROP</a> </td><td align="left">0x1 </td><td align="left">Two Indirect write operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga238f95d056ff1aa4ad474ab9de1f8ed0">ALT_QSPI_INDWR_RDQUEUED_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No Action </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga78de09ca2f2e347f8713fc029d4a307e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga78de09ca2f2e347f8713fc029d4a307e">ALT_QSPI_INDWR_RDQUEUED_E_INDWROP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga78de09ca2f2e347f8713fc029d4a307e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238f95d056ff1aa4ad474ab9de1f8ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga238f95d056ff1aa4ad474ab9de1f8ed0">ALT_QSPI_INDWR_RDQUEUED_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga238f95d056ff1aa4ad474ab9de1f8ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f5b960fcfe5595bb9f36a9b7641093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gab0f5b960fcfe5595bb9f36a9b7641093">ALT_QSPI_INDWR_RDQUEUED_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gab0f5b960fcfe5595bb9f36a9b7641093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa6f9ffb3571a42f3c0f3b1ee964be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gacaa6f9ffb3571a42f3c0f3b1ee964be2">ALT_QSPI_INDWR_RDQUEUED_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacaa6f9ffb3571a42f3c0f3b1ee964be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16798dc4f14bd80d9157d67c5236d9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga16798dc4f14bd80d9157d67c5236d9bb">ALT_QSPI_INDWR_RDQUEUED_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga16798dc4f14bd80d9157d67c5236d9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47037034f8b9b77aee3c35f119ca893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaf47037034f8b9b77aee3c35f119ca893">ALT_QSPI_INDWR_RDQUEUED_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaf47037034f8b9b77aee3c35f119ca893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a474fa9bf9e02c70135c80f4bfb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gabb1a474fa9bf9e02c70135c80f4bfb64">ALT_QSPI_INDWR_RDQUEUED_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gabb1a474fa9bf9e02c70135c80f4bfb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74e5ee1952bb7158d6b3fd9d4318eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gae74e5ee1952bb7158d6b3fd9d4318eb8">ALT_QSPI_INDWR_RDQUEUED_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae74e5ee1952bb7158d6b3fd9d4318eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d7f63a6660fb99368f5af8a47cefa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga42d7f63a6660fb99368f5af8a47cefa3">ALT_QSPI_INDWR_RDQUEUED_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga42d7f63a6660fb99368f5af8a47cefa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga691f0d5a0735fcd54368273c7ee35aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga691f0d5a0735fcd54368273c7ee35aa7">ALT_QSPI_INDWR_RDQUEUED_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga691f0d5a0735fcd54368273c7ee35aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Completion Status - inddone </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e6bbe19a9471003580f2579d118a84c"></a><a class="anchor" id="ALT_QSPI_INDWR_INDDONE"></a></p>
<p>This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga65059ea8a18f082d8ee692e677cfffec">ALT_QSPI_INDWR_INDDONE_E_INDCOMPST</a> </td><td align="left">0x1 </td><td align="left">Indirect operation completed </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gae6a1f5d09a9aac0e46f1e2ede8cc58e8">ALT_QSPI_INDWR_INDDONE_E_NOACTION</a> </td><td align="left">0x0 </td><td align="left">No Action </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga65059ea8a18f082d8ee692e677cfffec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga65059ea8a18f082d8ee692e677cfffec">ALT_QSPI_INDWR_INDDONE_E_INDCOMPST</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga65059ea8a18f082d8ee692e677cfffec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a1f5d09a9aac0e46f1e2ede8cc58e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gae6a1f5d09a9aac0e46f1e2ede8cc58e8">ALT_QSPI_INDWR_INDDONE_E_NOACTION</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae6a1f5d09a9aac0e46f1e2ede8cc58e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7077a5299b9cfbd8d43b0079574c1d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga7077a5299b9cfbd8d43b0079574c1d87">ALT_QSPI_INDWR_INDDONE_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7077a5299b9cfbd8d43b0079574c1d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649f8418c6fca1b3e55e239f9699596b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga649f8418c6fca1b3e55e239f9699596b">ALT_QSPI_INDWR_INDDONE_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga649f8418c6fca1b3e55e239f9699596b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8d7924b9285e4cc49f929e434b8759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gace8d7924b9285e4cc49f929e434b8759">ALT_QSPI_INDWR_INDDONE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gace8d7924b9285e4cc49f929e434b8759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7c2509794b35d2444d6981cd803a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gacd7c2509794b35d2444d6981cd803a00">ALT_QSPI_INDWR_INDDONE_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gacd7c2509794b35d2444d6981cd803a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade09ea41748a5348068ee415495315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gacade09ea41748a5348068ee415495315">ALT_QSPI_INDWR_INDDONE_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gacade09ea41748a5348068ee415495315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68db5de340b8936813913bf3a8de37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gad68db5de340b8936813913bf3a8de37d">ALT_QSPI_INDWR_INDDONE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad68db5de340b8936813913bf3a8de37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d8a8a40b9cb9876a0fa1d0cd802697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaf8d8a8a40b9cb9876a0fa1d0cd802697">ALT_QSPI_INDWR_INDDONE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaf8d8a8a40b9cb9876a0fa1d0cd802697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac951cb129f5bc4216cfc2a5c380571fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gac951cb129f5bc4216cfc2a5c380571fa">ALT_QSPI_INDWR_INDDONE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gac951cb129f5bc4216cfc2a5c380571fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Completed Indirect Operations - indcnt </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf363086ca8a42cf26bc91e259bc5783b"></a><a class="anchor" id="ALT_QSPI_INDWR_INDCNT"></a></p>
<p>This field contains the count of indirect operations which have been completed. This is used in conjunction with the indirect completion status field (bit 5).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadf36b5c805412a4d3525de45f4f9b1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gadf36b5c805412a4d3525de45f4f9b1f7">ALT_QSPI_INDWR_INDCNT_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gadf36b5c805412a4d3525de45f4f9b1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79abaaf156b0aab557532b9375bf25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gac79abaaf156b0aab557532b9375bf25d">ALT_QSPI_INDWR_INDCNT_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac79abaaf156b0aab557532b9375bf25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccb46b6106885d6bb035288d2a16d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga2ccb46b6106885d6bb035288d2a16d81">ALT_QSPI_INDWR_INDCNT_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2ccb46b6106885d6bb035288d2a16d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f12d82bbef14b4bafa829b788df81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga42f12d82bbef14b4bafa829b788df81e">ALT_QSPI_INDWR_INDCNT_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga42f12d82bbef14b4bafa829b788df81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0daa21b2733c412de8d754765a9d41f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0daa21b2733c412de8d754765a9d41f4">ALT_QSPI_INDWR_INDCNT_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga0daa21b2733c412de8d754765a9d41f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f48ead86058bcd2f8feea1ef2223eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga5f48ead86058bcd2f8feea1ef2223eaa">ALT_QSPI_INDWR_INDCNT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5f48ead86058bcd2f8feea1ef2223eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09e66c956b5346cf6cdf26030a1eea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaa09e66c956b5346cf6cdf26030a1eea9">ALT_QSPI_INDWR_INDCNT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gaa09e66c956b5346cf6cdf26030a1eea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470ecdd59aa87457c82e5c0aaf196737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga470ecdd59aa87457c82e5c0aaf196737">ALT_QSPI_INDWR_INDCNT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga470ecdd59aa87457c82e5c0aaf196737"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___i_n_d_w_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#struct_a_l_t___q_s_p_i___i_n_d_w_r__s">ALT_QSPI_INDWR_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___i_n_d_w_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0ce3b69070c65e7cb5504eb20d8b51e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ga0ce3b69070c65e7cb5504eb20d8b51e3">ALT_QSPI_INDWR_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga0ce3b69070c65e7cb5504eb20d8b51e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaaf681fc933b9e9c2ea69e1f8e1bb0a6b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#struct_a_l_t___q_s_p_i___i_n_d_w_r__s">ALT_QSPI_INDWR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaaf681fc933b9e9c2ea69e1f8e1bb0a6b">ALT_QSPI_INDWR_t</a></td></tr>
<tr class="separator:gaaf681fc933b9e9c2ea69e1f8e1bb0a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___i_n_d_w_r__s" id="struct_a_l_t___q_s_p_i___i_n_d_w_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_INDWR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html">ALT_QSPI_INDWR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53bdfcfe195be4bb4612e36f4ec72b35"></a>uint32_t</td>
<td class="fieldname">
start: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">Start Indirect Write</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a889c89a32bd15699882686fd2dd7e9fd"></a>uint32_t</td>
<td class="fieldname">
cancel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">Cancel Indirect Write</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabfbab63ea550d9dfef284f915b3af84"></a>const uint32_t</td>
<td class="fieldname">
rdstat: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">Indirect Write Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a37cca29a7cb26670a40d3ccaa400ec82"></a>const uint32_t</td>
<td class="fieldname">
sramfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">Reserved</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9f113eaefe2867c65723bb4a846a2c52"></a>const uint32_t</td>
<td class="fieldname">
rdqueued: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">Queued Indirect Write Operations</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55ab389177f7ce5e75fd84b292173820"></a>uint32_t</td>
<td class="fieldname">
inddone: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">Indirect Completion Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3a9853083252250efcbd21101a654f91"></a>const uint32_t</td>
<td class="fieldname">
indcnt: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">Completed Indirect Operations</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b85a54e05900ee47c91e024f1419445"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga9bf204dd8ee2661ec28e11d02a441293"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a></p>
<p>Trigger indirect write operation </p>

</div>
</div>
<a class="anchor" id="ga0ea645eb853bb5ba7077b12246c09311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_E_DISD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a></p>
<p>No Action </p>

</div>
</div>
<a class="anchor" id="ga56be3540fba2a411d6cd6267ae40377d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02d3ee5ded0878e269b5f00b718771a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4cc79e1effff7d40fe25415faa5cbfef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5315af1c89734a94e317f197e80d4ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga323f6a792756530c7629ff86daf6d77d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga54898bcdf7f064e1722678852e74f29f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade4314575fbcf93ebe97c328fef61ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8a0d62eb4b8558f590821b0efa924d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_START_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_START">ALT_QSPI_INDWR_START</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4d55099ee22f52f904865e0a9fb011f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_E_CANCEINDWR&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a></p>
<p>Cancel Indirect write operation </p>

</div>
</div>
<a class="anchor" id="ga8814dd30581ac3e2461e45bcf635a463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a></p>
<p>No Action </p>

</div>
</div>
<a class="anchor" id="gabe4c2c828351e19a8f2b0732daff03db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3d7cdb17ceb5dd6054d7381ce67fafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga18e9c3f7463f83e993769d2c16f9ebf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga66c16622349389efed229113c3ffc1e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a1c8f4a1484faf5dc2a90b7a6fb552a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4da7ce95d054f3c7053d592837309382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ef3d3dfe6185fef82e69363e63711a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1d8ba2da3b22050c818394f15e917928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_CANCEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_CANCEL">ALT_QSPI_INDWR_CANCEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaddb189d62ef4de601000958ce8769157"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_E_INDWRSTAT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a></p>
<p>Indirect write operation </p>

</div>
</div>
<a class="anchor" id="ga0729074d846155782164118740adec87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a></p>
<p>No Action </p>

</div>
</div>
<a class="anchor" id="ga469c87ce7c979560547f30281a54c6aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55a15c5a99c69f8a6a60d0d1051fe520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0330221d8cfa86eb86195660d24807f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38666ea9330b06268c53efa53340f8a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga63892fc3498bb81e9f78101a69185ecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaebc4676614cf40759c8f5ddc2dee4a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga335153046cf24896ccc8bb154a74f169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8bbf00c54808ebe414308f6064a16713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDSTAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDSTAT">ALT_QSPI_INDWR_RDSTAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga77d567a89870f1f2f043a7e40e8516f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae0d246264845c1ad97c0bb366365e437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ecb9481abd7b6b2f6fe1e02ccdd11a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c8bbfac11e974771697e007d28d95d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga380ea5731ae4e906fa91319f567a9fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3885fcda334855fbdfd075fe98a0569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab3c3ba7ed5843622b4f4f70472b19612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0680e7df423eba54f0338020395d5ba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_SRAMFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_SRAMFULL">ALT_QSPI_INDWR_SRAMFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga78de09ca2f2e347f8713fc029d4a307e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_E_INDWROP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a></p>
<p>Two Indirect write operation </p>

</div>
</div>
<a class="anchor" id="ga238f95d056ff1aa4ad474ab9de1f8ed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a></p>
<p>No Action </p>

</div>
</div>
<a class="anchor" id="gab0f5b960fcfe5595bb9f36a9b7641093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacaa6f9ffb3571a42f3c0f3b1ee964be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16798dc4f14bd80d9157d67c5236d9bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf47037034f8b9b77aee3c35f119ca893"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabb1a474fa9bf9e02c70135c80f4bfb64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae74e5ee1952bb7158d6b3fd9d4318eb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga42d7f63a6660fb99368f5af8a47cefa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga691f0d5a0735fcd54368273c7ee35aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_RDQUEUED_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_RDQUEUED">ALT_QSPI_INDWR_RDQUEUED</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga65059ea8a18f082d8ee692e677cfffec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_E_INDCOMPST&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a></p>
<p>Indirect operation completed </p>

</div>
</div>
<a class="anchor" id="gae6a1f5d09a9aac0e46f1e2ede8cc58e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_E_NOACTION&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a></p>
<p>No Action </p>

</div>
</div>
<a class="anchor" id="ga7077a5299b9cfbd8d43b0079574c1d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga649f8418c6fca1b3e55e239f9699596b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace8d7924b9285e4cc49f929e434b8759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd7c2509794b35d2444d6981cd803a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacade09ea41748a5348068ee415495315"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad68db5de340b8936813913bf3a8de37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaf8d8a8a40b9cb9876a0fa1d0cd802697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac951cb129f5bc4216cfc2a5c380571fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDDONE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDDONE">ALT_QSPI_INDWR_INDDONE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadf36b5c805412a4d3525de45f4f9b1f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac79abaaf156b0aab557532b9375bf25d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ccb46b6106885d6bb035288d2a16d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42f12d82bbef14b4bafa829b788df81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0daa21b2733c412de8d754765a9d41f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5f48ead86058bcd2f8feea1ef2223eaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaa09e66c956b5346cf6cdf26030a1eea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga470ecdd59aa87457c82e5c0aaf196737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_INDCNT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#ALT_QSPI_INDWR_INDCNT">ALT_QSPI_INDWR_INDCNT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0ce3b69070c65e7cb5504eb20d8b51e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_INDWR_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html">ALT_QSPI_INDWR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaaf681fc933b9e9c2ea69e1f8e1bb0a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#struct_a_l_t___q_s_p_i___i_n_d_w_r__s">ALT_QSPI_INDWR_s</a> <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html#gaaf681fc933b9e9c2ea69e1f8e1bb0a6b">ALT_QSPI_INDWR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_n_d_w_r.html">ALT_QSPI_INDWR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
