{"vcs1":{"timestamp_begin":1737614612.793782623, "rt":0.21, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1737614613.074933848, "rt":0.18, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1737614613.302625763, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737614612.554542714}
{"VCS_COMP_START_TIME": 1737614612.554542714}
{"VCS_COMP_END_TIME": 1737614613.560760823}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261848}}
{"vcselab": {"peak_mem": 133952}}
