PPA Report for can_bit_timing.v (Module: can_bit_timing)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 14
IO Count: 8
Cell Count: 50

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 558.97 MHz
Reg-to-Reg Critical Path Delay: 1.606 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
