/**************************************************************************//**
 * @file     core_ca55.h
 * @brief    CMSIS Cortex-A55 Core Peripheral Access Layer Header File
 * @version  V1.0.0
 * @date     Nov. 2022
 ******************************************************************************/
/*
 * Copyright (c) 2021 Arm Limited. All rights reserved.
 * Copyright 2021,2023 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#if   defined ( __ICCARM__ )
 #pragma system_include         /* treat file as system include file for MISRA check */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang system_header   /* treat file as system include file */
#endif

#ifndef __CORE_CA55_H_GENERIC
#define __CORE_CA55_H_GENERIC

#include <stdint.h>
#include <string.h>

#ifdef __cplusplus
 extern "C" {
#endif

/*******************************************************************************
 *                 CMSIS definitions
 ******************************************************************************/

#define __CORTEX_Axx (55U)                  /*!< Cortex-Axx Core */

/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
  #ifndef __CA55_REV
    #define __CA55_REV                0x0000U
    #warning "__CA55_REV not defined in device header file; using default!"
  #endif

  #ifndef __CACHE_PRESENT
    #define __CACHE_PRESENT           1U
    #warning "__CACHE_PRESENT not defined in device header file; using default!"
  #endif

  #ifndef __FPU_PRESENT
    #define __FPU_PRESENT             1U
    #define __FPU_USED                1U
    #warning "__FPU_PRESENT not defined in device header file; using default!"
  #endif

  #ifndef __GIC_PRESENT
    #define __GIC_PRESENT             1U
    #warning "__GIC_PRESENT not defined in device header file; using default!"
  #endif

  #ifndef __MMU_PRESENT
    #define __MMU_PRESENT             1U
    #warning "__MMU_PRESENT not defined in device header file; using default!"
  #endif
#endif

#include "cmsis_compiler.h"                /* Core Instruction and Function Access */

#ifdef __cplusplus
}
#endif

#endif /* __CORE_CA55_H_GENERIC */

#ifndef __CMSIS_GENERIC

#ifndef __CORE_CA55_H_DEPENDANT
#define __CORE_CA55_H_DEPENDANT

#ifdef __cplusplus
 extern "C" {
#endif

/*******************************************************************************
 *                 Cache Functions
 ******************************************************************************/

#define ICACHE_LINE_SIZE (64)
#define DCACHE_LINE_SIZE (64)

#include "core_common.h"

#ifdef __cplusplus
}
#endif

#endif /* __CORE_CA55_H_DEPENDANT */

#endif /* __CMSIS_GENERIC */
