Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Sat Jun 11 18:18:03 2016
| Host             : menorca running 64-bit unknown
| Command          : report_power -file zboard_wrapper_power_routed.rpt -pb zboard_wrapper_power_summary_routed.pb -rpx zboard_wrapper_power_routed.rpx
| Design           : zboard_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.878  |
| Dynamic (W)              | 1.712  |
| Device Static (W)        | 0.166  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.3   |
| Junction Temperature (C) | 46.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.049 |        3 |       --- |             --- |
| Slice Logic             |     0.014 |    16367 |       --- |             --- |
|   LUT as Logic          |     0.011 |     3911 |     53200 |            7.35 |
|   Register              |     0.001 |    10608 |    106400 |            9.97 |
|   LUT as Shift Register |     0.001 |      178 |     17400 |            1.02 |
|   CARRY4                |    <0.001 |      801 |     13300 |            6.02 |
|   F7/F8 Muxes           |    <0.001 |       16 |     53200 |            0.03 |
|   Others                |     0.000 |      301 |       --- |             --- |
| Signals                 |     0.051 |    15172 |       --- |             --- |
| Block RAM               |     0.069 |       37 |       140 |           26.43 |
| DSPs                    |     0.000 |      175 |       220 |           79.55 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.166 |          |           |                 |
| Total                   |     1.878 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.195 |       0.177 |      0.018 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | zboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------+-----------+
| Name                                                                 | Power (W) |
+----------------------------------------------------------------------+-----------+
| zboard_wrapper                                                       |     1.712 |
|   zboard_i                                                           |     1.712 |
|     axi_slave_top_wrapper_0                                          |     0.179 |
|       inst                                                           |     0.179 |
|         top0                                                         |     0.179 |
|           buf_pix                                                    |     0.008 |
|           core0                                                      |     0.042 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.037 |
|               tree                                                   |     0.035 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core1                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core2                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core3                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core4                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core5                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core6                                                      |     0.010 |
|             buf_feat                                                 |     0.003 |
|             conv                                                     |     0.006 |
|               tree                                                   |     0.004 |
|               wreg                                                   |     0.002 |
|             feat_accum                                               |    <0.001 |
|             mem_feat                                                 |     0.001 |
|             pool                                                     |    <0.001 |
|           core7                                                      |     0.000 |
|           ctrl                                                       |     0.004 |
|           dec_weight                                                 |    <0.001 |
|           mem_input                                                  |     0.004 |
|           mem_output0                                                |     0.001 |
|           mem_output1                                                |     0.001 |
|           mem_output2                                                |     0.001 |
|           mem_output3                                                |     0.001 |
|           mem_output4                                                |     0.001 |
|           mem_output5                                                |     0.001 |
|           mem_output6                                                |     0.001 |
|           mem_weight0                                                |     0.007 |
|           mem_weight1                                                |     0.007 |
|           mem_weight2                                                |     0.007 |
|           mem_weight3                                                |     0.007 |
|           mem_weight4                                                |     0.007 |
|           mem_weight5                                                |     0.007 |
|           mem_weight6                                                |     0.007 |
|           select_out                                                 |    <0.001 |
|     processing_system7_0                                             |     1.529 |
|       inst                                                           |     1.529 |
|     processing_system7_0_axi_periph                                  |     0.003 |
|       s00_couplers                                                   |     0.003 |
|         auto_pc                                                      |     0.000 |
|         auto_us                                                      |     0.003 |
|           inst                                                       |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                 r_pipe                                               |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|               USE_READ.read_addr_inst                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 gen_id_queue.id_queue                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|               USE_WRITE.write_addr_inst                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 gen_id_queue.id_queue                                |    <0.001 |
|               si_register_slice_inst                                 |    <0.001 |
|                 ar_pipe                                              |    <0.001 |
|                 aw_pipe                                              |    <0.001 |
|     rst_processing_system7_0_100M                                    |    <0.001 |
|       U0                                                             |    <0.001 |
|         EXT_LPF                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|         SEQ                                                          |    <0.001 |
|           SEQ_COUNTER                                                |    <0.001 |
+----------------------------------------------------------------------+-----------+


