

================================================================
== Vitis HLS Report for 'CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4'
================================================================
* Date:           Wed Nov  2 23:05:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.257 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_237_3_VITIS_LOOP_241_4  |      640|      640|         2|          1|          1|   640|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_21 = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 7 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %processing_buffer, i64 666, i64 30, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_031, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_030, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_029, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_028, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_027, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_026, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_025, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_024, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_023, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_015, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %j_3"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i640 0, i640 %p_Val2_s"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i20 0, i20 %p_Val2_21"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [FC_Layer.cpp:237]   --->   Operation 49 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln237 = icmp_eq  i10 %indvar_flatten_load, i10 640" [FC_Layer.cpp:237]   --->   Operation 50 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.93ns)   --->   "%add_ln237_1 = add i10 %indvar_flatten_load, i10 1" [FC_Layer.cpp:237]   --->   Operation 51 'add' 'add_ln237_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %.preheader, void %.exitStub" [FC_Layer.cpp:237]   --->   Operation 52 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_3_load = load i5 %j_3" [FC_Layer.cpp:241]   --->   Operation 53 'load' 'j_3_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [FC_Layer.cpp:237]   --->   Operation 54 'load' 'i_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%add_ln237 = add i6 %i_load, i6 1" [FC_Layer.cpp:237]   --->   Operation 55 'add' 'add_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.72ns)   --->   "%icmp_ln241 = icmp_eq  i5 %j_3_load, i5 20" [FC_Layer.cpp:241]   --->   Operation 56 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.34ns)   --->   "%select_ln237 = select i1 %icmp_ln241, i5 0, i5 %j_3_load" [FC_Layer.cpp:237]   --->   Operation 57 'select' 'select_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.36ns)   --->   "%select_ln237_3 = select i1 %icmp_ln241, i6 %add_ln237, i6 %i_load" [FC_Layer.cpp:237]   --->   Operation 58 'select' 'select_ln237_3' <Predicate = (!icmp_ln237)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i6 %select_ln237_3" [FC_Layer.cpp:237]   --->   Operation 59 'trunc' 'trunc_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%switch_ln145 = switch i5 %trunc_ln237, void %branch31, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'switch' 'switch_ln145' <Predicate = (!icmp_ln237)> <Delay = 0.71>
ST_1 : Operation 61 [1/1] (0.82ns)   --->   "%j = add i5 %select_ln237, i5 1" [FC_Layer.cpp:241]   --->   Operation 61 'add' 'j' <Predicate = (!icmp_ln237)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.72ns)   --->   "%icmp_ln241_1 = icmp_eq  i5 %j, i5 20" [FC_Layer.cpp:241]   --->   Operation 62 'icmp' 'icmp_ln241_1' <Predicate = (!icmp_ln237)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241_1, void %ifFalse, void %ifTrue" [FC_Layer.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln237 = store i10 %add_ln237_1, i10 %indvar_flatten" [FC_Layer.cpp:237]   --->   Operation 64 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln237 = store i6 %select_ln237_3, i6 %i" [FC_Layer.cpp:237]   --->   Operation 65 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln241 = store i5 %j, i5 %j_3" [FC_Layer.cpp:241]   --->   Operation 66 'store' 'store_ln241' <Predicate = (!icmp_ln237)> <Delay = 0.46>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_21_load = load i20 %p_Val2_21" [FC_Layer.cpp:237]   --->   Operation 67 'load' 'p_Val2_21_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_load = load i640 %p_Val2_s" [FC_Layer.cpp:237]   --->   Operation 68 'load' 'p_Val2_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_237_3_VITIS_LOOP_241_4_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln237_1 = select i1 %icmp_ln241, i640 0, i640 %p_Val2_load" [FC_Layer.cpp:237]   --->   Operation 71 'select' 'select_ln237_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln237_2 = select i1 %icmp_ln241, i20 0, i20 %p_Val2_21_load" [FC_Layer.cpp:237]   --->   Operation 72 'select' 'select_ln237_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i6 %select_ln237_3" [FC_Layer.cpp:237]   --->   Operation 73 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i5 %select_ln237" [FC_Layer.cpp:241]   --->   Operation 74 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [FC_Layer.cpp:240]   --->   Operation 75 'specpipeline' 'specpipeline_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FC_Layer.cpp:240]   --->   Operation 76 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_030_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_030" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'weights_stream_0_0_0_030_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 30)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 78 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 30)> <Delay = 0.82>
ST_2 : Operation 79 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_029_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_029" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'weights_stream_0_0_0_029_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 29)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 80 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 29)> <Delay = 0.82>
ST_2 : Operation 81 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_028_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_028" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'weights_stream_0_0_0_028_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 28)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 82 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 28)> <Delay = 0.82>
ST_2 : Operation 83 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_027_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_027" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'weights_stream_0_0_0_027_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 27)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 84 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 27)> <Delay = 0.82>
ST_2 : Operation 85 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_026_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_026" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'weights_stream_0_0_0_026_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 26)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 86 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 26)> <Delay = 0.82>
ST_2 : Operation 87 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_025_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_025" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'weights_stream_0_0_0_025_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 25)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 88 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 25)> <Delay = 0.82>
ST_2 : Operation 89 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_024_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_024" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'weights_stream_0_0_0_024_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 24)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 90 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 24)> <Delay = 0.82>
ST_2 : Operation 91 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_023_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_023" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'weights_stream_0_0_0_023_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 23)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 92 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 23)> <Delay = 0.82>
ST_2 : Operation 93 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_022_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_022" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'weights_stream_0_0_0_022_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 22)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 22)> <Delay = 0.82>
ST_2 : Operation 95 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_021_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_021" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'weights_stream_0_0_0_021_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 21)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 96 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 21)> <Delay = 0.82>
ST_2 : Operation 97 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_020_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_020" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'weights_stream_0_0_0_020_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 20)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 98 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 20)> <Delay = 0.82>
ST_2 : Operation 99 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_019_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_019" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'weights_stream_0_0_0_019_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 19)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 100 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 19)> <Delay = 0.82>
ST_2 : Operation 101 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_018_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_018" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'weights_stream_0_0_0_018_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 18)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 102 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 18)> <Delay = 0.82>
ST_2 : Operation 103 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_017_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_017" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'weights_stream_0_0_0_017_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 17)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 104 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 17)> <Delay = 0.82>
ST_2 : Operation 105 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_016_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_016" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'weights_stream_0_0_0_016_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 16)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 106 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 16)> <Delay = 0.82>
ST_2 : Operation 107 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_015_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_015" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'weights_stream_0_0_0_015_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 15)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 108 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 15)> <Delay = 0.82>
ST_2 : Operation 109 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_014_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_014" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'weights_stream_0_0_0_014_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 14)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 110 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 14)> <Delay = 0.82>
ST_2 : Operation 111 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_013_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_013" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'weights_stream_0_0_0_013_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 13)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 112 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 13)> <Delay = 0.82>
ST_2 : Operation 113 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_012_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_012" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'weights_stream_0_0_0_012_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 12)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 114 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 12)> <Delay = 0.82>
ST_2 : Operation 115 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_011_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_011" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'weights_stream_0_0_0_011_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 11)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 116 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 11)> <Delay = 0.82>
ST_2 : Operation 117 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_010_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_010" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'weights_stream_0_0_0_010_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 10)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 118 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 10)> <Delay = 0.82>
ST_2 : Operation 119 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_09_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_09" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'weights_stream_0_0_0_09_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 9)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 120 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 9)> <Delay = 0.82>
ST_2 : Operation 121 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_08_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_08" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'weights_stream_0_0_0_08_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 8)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 122 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 8)> <Delay = 0.82>
ST_2 : Operation 123 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_07_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_07" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'weights_stream_0_0_0_07_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 7)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 124 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 7)> <Delay = 0.82>
ST_2 : Operation 125 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_06_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_06" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'weights_stream_0_0_0_06_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 6)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 126 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 6)> <Delay = 0.82>
ST_2 : Operation 127 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_05_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_05" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'weights_stream_0_0_0_05_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 5)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 128 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 5)> <Delay = 0.82>
ST_2 : Operation 129 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_04_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_04" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'weights_stream_0_0_0_04_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 4)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 130 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 4)> <Delay = 0.82>
ST_2 : Operation 131 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_03_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_03" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'weights_stream_0_0_0_03_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 3)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 132 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 3)> <Delay = 0.82>
ST_2 : Operation 133 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_02_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_02" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'weights_stream_0_0_0_02_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 2)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 134 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 2)> <Delay = 0.82>
ST_2 : Operation 135 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_01_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_01" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'weights_stream_0_0_0_01_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 1)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 136 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 1)> <Delay = 0.82>
ST_2 : Operation 137 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_0" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'read' 'weights_stream_0_0_0_0_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 0)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 138 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 0)> <Delay = 0.82>
ST_2 : Operation 139 [1/1] (1.86ns)   --->   "%weights_stream_0_0_0_031_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weights_stream_0_0_0_031" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'weights_stream_0_0_0_031_read' <Predicate = (!icmp_ln237 & trunc_ln237 == 31)> <Delay = 1.86> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_2 : Operation 140 [1/1] (0.82ns)   --->   "%br_ln145 = br void %.split63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'br' 'br_ln145' <Predicate = (!icmp_ln237 & trunc_ln237 == 31)> <Delay = 0.82>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%data_V = phi i32 %weights_stream_0_0_0_031_read, void %branch31, i32 %weights_stream_0_0_0_030_read, void %branch30, i32 %weights_stream_0_0_0_029_read, void %branch29, i32 %weights_stream_0_0_0_028_read, void %branch28, i32 %weights_stream_0_0_0_027_read, void %branch27, i32 %weights_stream_0_0_0_026_read, void %branch26, i32 %weights_stream_0_0_0_025_read, void %branch25, i32 %weights_stream_0_0_0_024_read, void %branch24, i32 %weights_stream_0_0_0_023_read, void %branch23, i32 %weights_stream_0_0_0_022_read, void %branch22, i32 %weights_stream_0_0_0_021_read, void %branch21, i32 %weights_stream_0_0_0_020_read, void %branch20, i32 %weights_stream_0_0_0_019_read, void %branch19, i32 %weights_stream_0_0_0_018_read, void %branch18, i32 %weights_stream_0_0_0_017_read, void %branch17, i32 %weights_stream_0_0_0_016_read, void %branch16, i32 %weights_stream_0_0_0_015_read, void %branch15, i32 %weights_stream_0_0_0_014_read, void %branch14, i32 %weights_stream_0_0_0_013_read, void %branch13, i32 %weights_stream_0_0_0_012_read, void %branch12, i32 %weights_stream_0_0_0_011_read, void %branch11, i32 %weights_stream_0_0_0_010_read, void %branch10, i32 %weights_stream_0_0_0_09_read, void %branch9, i32 %weights_stream_0_0_0_08_read, void %branch8, i32 %weights_stream_0_0_0_07_read, void %branch7, i32 %weights_stream_0_0_0_06_read, void %branch6, i32 %weights_stream_0_0_0_05_read, void %branch5, i32 %weights_stream_0_0_0_04_read, void %branch4, i32 %weights_stream_0_0_0_03_read, void %branch3, i32 %weights_stream_0_0_0_02_read, void %branch2, i32 %weights_stream_0_0_0_01_read, void %branch1, i32 %weights_stream_0_0_0_0_read, void %branch0" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'phi' 'data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln237, i5 0" [FC_Layer.cpp:244]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln244 = or i10 %shl_ln, i10 31" [FC_Layer.cpp:244]   --->   Operation 143 'or' 'or_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln225 = zext i32 %data_V"   --->   Operation 144 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.76ns)   --->   "%icmp_ln414 = icmp_ugt  i10 %shl_ln, i10 %or_ln244"   --->   Operation 145 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.93ns)   --->   "%sub_ln414 = sub i10 639, i10 %shl_ln"   --->   Operation 146 'sub' 'sub_ln414' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 %shl_ln, i10 %or_ln244"   --->   Operation 147 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i10 %or_ln244, i10 %shl_ln"   --->   Operation 148 'select' 'select_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i10 %sub_ln414, i10 %shl_ln"   --->   Operation 149 'select' 'select_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.93ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i10 639, i10 %select_ln414"   --->   Operation 150 'sub' 'sub_ln414_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414 = zext i10 %select_ln414_2"   --->   Operation 151 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_5 = zext i10 %select_ln414_1"   --->   Operation 152 'zext' 'zext_ln414_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_6 = zext i10 %sub_ln414_1"   --->   Operation 153 'zext' 'zext_ln414_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln414 = shl i640 %zext_ln225, i640 %zext_ln414"   --->   Operation 154 'shl' 'shl_ln414' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i640 @llvm.part.select.i640, i640 %shl_ln414, i32 639, i32 0"   --->   Operation 155 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i640 %tmp, i640 %shl_ln414"   --->   Operation 156 'select' 'select_ln414_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775, i640 %zext_ln414_5"   --->   Operation 157 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775, i640 %zext_ln414_6"   --->   Operation 158 'lshr' 'lshr_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln414 = and i640 %shl_ln414_1, i640 %lshr_ln414"   --->   Operation 159 'and' 'and_ln414' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i640 %and_ln414, i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775"   --->   Operation 160 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i640 %select_ln237_1, i640 %xor_ln414"   --->   Operation 161 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_2 = and i640 %select_ln414_3, i640 %and_ln414"   --->   Operation 162 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Result_s = or i640 %and_ln414_1, i640 %and_ln414_2"   --->   Operation 163 'or' 'p_Result_s' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.80ns)   --->   "%tmp_105 = icmp_ne  i32 %data_V, i32 0"   --->   Operation 164 'icmp' 'tmp_105' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i1 %tmp_105"   --->   Operation 165 'zext' 'zext_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_40 = bitset i20 @_ssdm_op_BitSet.i20.i20.i32.i20, i20 %select_ln237_2, i32 %zext_ln241, i20 %zext_ln391"   --->   Operation 166 'bitset' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%processing_buffer_addr = getelementptr i640 %processing_buffer, i64 0, i64 %zext_ln237" [FC_Layer.cpp:247]   --->   Operation 167 'getelementptr' 'processing_buffer_addr' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.29ns)   --->   "%store_ln247 = store i640 %p_Result_s, i5 %processing_buffer_addr" [FC_Layer.cpp:247]   --->   Operation 168 'store' 'store_ln247' <Predicate = (icmp_ln241_1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%bit_buffer_weights_addr = getelementptr i20 %bit_buffer_weights, i64 0, i64 %zext_ln237" [FC_Layer.cpp:248]   --->   Operation 169 'getelementptr' 'bit_buffer_weights_addr' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.73ns)   --->   "%store_ln248 = store i20 %p_Result_40, i5 %bit_buffer_weights_addr" [FC_Layer.cpp:248]   --->   Operation 170 'store' 'store_ln248' <Predicate = (icmp_ln241_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 32> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln241_1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.46ns)   --->   "%store_ln414 = store i640 %p_Result_s, i640 %p_Val2_s"   --->   Operation 172 'store' 'store_ln414' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 173 [1/1] (0.46ns)   --->   "%store_ln391 = store i20 %p_Result_40, i20 %p_Val2_21"   --->   Operation 173 'store' 'store_ln391' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 174 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_stream_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_015]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_024]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_025]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_026]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_027]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_028]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_029]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_030]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_031]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processing_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bit_buffer_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_21                     (alloca           ) [ 011]
p_Val2_s                      (alloca           ) [ 011]
j_3                           (alloca           ) [ 010]
i                             (alloca           ) [ 010]
indvar_flatten                (alloca           ) [ 010]
specmemcore_ln0               (specmemcore      ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
specinterface_ln0             (specinterface    ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
store_ln0                     (store            ) [ 000]
br_ln0                        (br               ) [ 000]
indvar_flatten_load           (load             ) [ 000]
icmp_ln237                    (icmp             ) [ 011]
add_ln237_1                   (add              ) [ 000]
br_ln237                      (br               ) [ 000]
j_3_load                      (load             ) [ 000]
i_load                        (load             ) [ 000]
add_ln237                     (add              ) [ 000]
icmp_ln241                    (icmp             ) [ 011]
select_ln237                  (select           ) [ 011]
select_ln237_3                (select           ) [ 011]
trunc_ln237                   (trunc            ) [ 011]
switch_ln145                  (switch           ) [ 000]
j                             (add              ) [ 000]
icmp_ln241_1                  (icmp             ) [ 011]
br_ln241                      (br               ) [ 000]
store_ln237                   (store            ) [ 000]
store_ln237                   (store            ) [ 000]
store_ln241                   (store            ) [ 000]
p_Val2_21_load                (load             ) [ 000]
p_Val2_load                   (load             ) [ 000]
specloopname_ln0              (specloopname     ) [ 000]
empty                         (speclooptripcount) [ 000]
select_ln237_1                (select           ) [ 000]
select_ln237_2                (select           ) [ 000]
zext_ln237                    (zext             ) [ 000]
zext_ln241                    (zext             ) [ 000]
specpipeline_ln240            (specpipeline     ) [ 000]
specloopname_ln240            (specloopname     ) [ 000]
weights_stream_0_0_0_030_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_029_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_028_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_027_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_026_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_025_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_024_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_023_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_022_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_021_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_020_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_019_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_018_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_017_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_016_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_015_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_014_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_013_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_012_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_011_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_010_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_09_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_08_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_07_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_06_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_05_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_04_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_03_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_02_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_01_read  (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_0_read   (read             ) [ 000]
br_ln145                      (br               ) [ 000]
weights_stream_0_0_0_031_read (read             ) [ 000]
br_ln145                      (br               ) [ 000]
data_V                        (phi              ) [ 000]
shl_ln                        (bitconcatenate   ) [ 000]
or_ln244                      (or               ) [ 000]
zext_ln225                    (zext             ) [ 000]
icmp_ln414                    (icmp             ) [ 000]
sub_ln414                     (sub              ) [ 000]
select_ln414                  (select           ) [ 000]
select_ln414_1                (select           ) [ 000]
select_ln414_2                (select           ) [ 000]
sub_ln414_1                   (sub              ) [ 000]
zext_ln414                    (zext             ) [ 000]
zext_ln414_5                  (zext             ) [ 000]
zext_ln414_6                  (zext             ) [ 000]
shl_ln414                     (shl              ) [ 000]
tmp                           (partselect       ) [ 000]
select_ln414_3                (select           ) [ 000]
shl_ln414_1                   (shl              ) [ 000]
lshr_ln414                    (lshr             ) [ 000]
and_ln414                     (and              ) [ 000]
xor_ln414                     (xor              ) [ 000]
and_ln414_1                   (and              ) [ 000]
and_ln414_2                   (and              ) [ 000]
p_Result_s                    (or               ) [ 000]
tmp_105                       (icmp             ) [ 000]
zext_ln391                    (zext             ) [ 000]
p_Result_40                   (bitset           ) [ 000]
processing_buffer_addr        (getelementptr    ) [ 000]
store_ln247                   (store            ) [ 000]
bit_buffer_weights_addr       (getelementptr    ) [ 000]
store_ln248                   (store            ) [ 000]
br_ln0                        (br               ) [ 000]
store_ln414                   (store            ) [ 000]
store_ln391                   (store            ) [ 000]
br_ln0                        (br               ) [ 000]
ret_ln0                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_stream_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_stream_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_stream_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_stream_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_stream_0_0_0_04">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_stream_0_0_0_05">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_stream_0_0_0_06">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_stream_0_0_0_07">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_stream_0_0_0_08">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_stream_0_0_0_09">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_stream_0_0_0_010">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_stream_0_0_0_011">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_stream_0_0_0_012">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_stream_0_0_0_013">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_013"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_stream_0_0_0_014">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_014"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_stream_0_0_0_015">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_015"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_stream_0_0_0_016">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_stream_0_0_0_017">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_stream_0_0_0_018">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_stream_0_0_0_019">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_stream_0_0_0_020">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_stream_0_0_0_021">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_stream_0_0_0_022">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_stream_0_0_0_023">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_023"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_stream_0_0_0_024">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_024"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_stream_0_0_0_025">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_025"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_stream_0_0_0_026">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_026"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_stream_0_0_0_027">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_027"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_stream_0_0_0_028">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_028"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_stream_0_0_0_029">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_029"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_stream_0_0_0_030">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_030"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_stream_0_0_0_031">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_031"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="processing_buffer">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processing_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bit_buffer_weights">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_buffer_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_237_3_VITIS_LOOP_241_4_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i640"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i20.i20.i32.i20"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_21_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weights_stream_0_0_0_030_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_030_read/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="weights_stream_0_0_0_029_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_029_read/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="weights_stream_0_0_0_028_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_028_read/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="weights_stream_0_0_0_027_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_027_read/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights_stream_0_0_0_026_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_026_read/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="weights_stream_0_0_0_025_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_025_read/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="weights_stream_0_0_0_024_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_024_read/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="weights_stream_0_0_0_023_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_023_read/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="weights_stream_0_0_0_022_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_022_read/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weights_stream_0_0_0_021_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_021_read/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="weights_stream_0_0_0_020_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_020_read/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weights_stream_0_0_0_019_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_019_read/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="weights_stream_0_0_0_018_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_018_read/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weights_stream_0_0_0_017_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_017_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weights_stream_0_0_0_016_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_016_read/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weights_stream_0_0_0_015_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_015_read/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="weights_stream_0_0_0_014_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_014_read/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weights_stream_0_0_0_013_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_013_read/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="weights_stream_0_0_0_012_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_012_read/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weights_stream_0_0_0_011_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_011_read/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="weights_stream_0_0_0_010_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_010_read/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="weights_stream_0_0_0_09_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_09_read/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="weights_stream_0_0_0_08_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_08_read/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weights_stream_0_0_0_07_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_07_read/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="weights_stream_0_0_0_06_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_06_read/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weights_stream_0_0_0_05_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_05_read/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="weights_stream_0_0_0_04_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_04_read/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="weights_stream_0_0_0_03_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_03_read/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="weights_stream_0_0_0_02_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_02_read/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="weights_stream_0_0_0_01_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_01_read/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="weights_stream_0_0_0_0_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_0_read/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weights_stream_0_0_0_031_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_stream_0_0_0_031_read/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="processing_buffer_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="640" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="processing_buffer_addr/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln247_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="640" slack="0"/>
<pin id="420" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="3" bw="640" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="bit_buffer_weights_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="20" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bit_buffer_weights_addr/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln248_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="20" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="data_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_V (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="data_V_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="4" bw="32" slack="0"/>
<pin id="445" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="6" bw="32" slack="0"/>
<pin id="447" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="8" bw="32" slack="0"/>
<pin id="449" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="10" bw="32" slack="0"/>
<pin id="451" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="12" bw="32" slack="0"/>
<pin id="453" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="14" bw="32" slack="0"/>
<pin id="455" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="16" bw="32" slack="0"/>
<pin id="457" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="18" bw="32" slack="0"/>
<pin id="459" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="20" bw="32" slack="0"/>
<pin id="461" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="22" bw="32" slack="0"/>
<pin id="463" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="24" bw="32" slack="0"/>
<pin id="465" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="26" bw="32" slack="0"/>
<pin id="467" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="28" bw="32" slack="0"/>
<pin id="469" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="30" bw="32" slack="0"/>
<pin id="471" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="32" bw="32" slack="0"/>
<pin id="473" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="34" bw="32" slack="0"/>
<pin id="475" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="36" bw="32" slack="0"/>
<pin id="477" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="38" bw="32" slack="0"/>
<pin id="479" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="40" bw="32" slack="0"/>
<pin id="481" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="42" bw="32" slack="0"/>
<pin id="483" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="44" bw="32" slack="0"/>
<pin id="485" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="46" bw="32" slack="0"/>
<pin id="487" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="48" bw="32" slack="0"/>
<pin id="489" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="50" bw="32" slack="0"/>
<pin id="491" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="52" bw="32" slack="0"/>
<pin id="493" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="54" bw="32" slack="0"/>
<pin id="495" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="56" bw="32" slack="0"/>
<pin id="497" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="58" bw="32" slack="0"/>
<pin id="499" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="60" bw="32" slack="0"/>
<pin id="501" dir="0" index="61" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="62" bw="32" slack="0"/>
<pin id="503" dir="0" index="63" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="64" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_V/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln0_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln0_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln0_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln0_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="640" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln0_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="20" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="indvar_flatten_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln237_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="0" index="1" bw="10" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln237_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237_1/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="j_3_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="i_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln237_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln241_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln237_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln237_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="6" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_3/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln237_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln237/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="j_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln241_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241_1/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln237_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="10" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln237_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln241_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Val2_21_load_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="20" slack="1"/>
<pin id="644" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_21_load/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Val2_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="640" slack="1"/>
<pin id="647" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln237_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="640" slack="0"/>
<pin id="652" dir="1" index="3" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_1/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln237_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="20" slack="0"/>
<pin id="659" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln237_2/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln237_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln241_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="shl_ln_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="5" slack="1"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_ln244_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="0"/>
<pin id="679" dir="0" index="1" bw="6" slack="0"/>
<pin id="680" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln244/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln225_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln414_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="0" index="1" bw="10" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sub_ln414_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="10" slack="0"/>
<pin id="696" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln414_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="0" index="2" bw="10" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln414_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="10" slack="0"/>
<pin id="710" dir="0" index="2" bw="10" slack="0"/>
<pin id="711" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln414_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="0"/>
<pin id="718" dir="0" index="2" bw="10" slack="0"/>
<pin id="719" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_ln414_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln414_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln414_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_5/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln414_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_6/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="shl_ln414_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="10" slack="0"/>
<pin id="744" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="640" slack="0"/>
<pin id="749" dir="0" index="1" bw="640" slack="0"/>
<pin id="750" dir="0" index="2" bw="11" slack="0"/>
<pin id="751" dir="0" index="3" bw="1" slack="0"/>
<pin id="752" dir="1" index="4" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln414_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="640" slack="0"/>
<pin id="760" dir="0" index="2" bw="640" slack="0"/>
<pin id="761" dir="1" index="3" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="shl_ln414_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="10" slack="0"/>
<pin id="768" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="lshr_ln414_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="10" slack="0"/>
<pin id="774" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="and_ln414_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="640" slack="0"/>
<pin id="779" dir="0" index="1" bw="640" slack="0"/>
<pin id="780" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln414_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="640" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln414_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="640" slack="0"/>
<pin id="791" dir="0" index="1" bw="640" slack="0"/>
<pin id="792" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln414_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="640" slack="0"/>
<pin id="797" dir="0" index="1" bw="640" slack="0"/>
<pin id="798" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="p_Result_s_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="640" slack="0"/>
<pin id="803" dir="0" index="1" bw="640" slack="0"/>
<pin id="804" dir="1" index="2" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_105_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_105/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln391_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_Result_40_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="20" slack="0"/>
<pin id="820" dir="0" index="1" bw="20" slack="0"/>
<pin id="821" dir="0" index="2" bw="5" slack="0"/>
<pin id="822" dir="0" index="3" bw="1" slack="0"/>
<pin id="823" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_40/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="store_ln414_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="640" slack="0"/>
<pin id="831" dir="0" index="1" bw="640" slack="1"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln391_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="20" slack="0"/>
<pin id="836" dir="0" index="1" bw="20" slack="1"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/2 "/>
</bind>
</comp>

<comp id="839" class="1005" name="p_Val2_21_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="20" slack="0"/>
<pin id="841" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_21 "/>
</bind>
</comp>

<comp id="846" class="1005" name="p_Val2_s_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="640" slack="0"/>
<pin id="848" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="853" class="1005" name="j_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="i_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="0"/>
<pin id="862" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="867" class="1005" name="indvar_flatten_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="0"/>
<pin id="869" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln237_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln241_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="884" class="1005" name="select_ln237_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="1"/>
<pin id="886" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln237 "/>
</bind>
</comp>

<comp id="890" class="1005" name="select_ln237_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="6" slack="1"/>
<pin id="892" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln237_3 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln237_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="1"/>
<pin id="897" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln237 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln241_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="180" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="180" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="180" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="180" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="180" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="180" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="180" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="180" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="180" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="180" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="180" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="180" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="180" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="180" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="180" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="180" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="180" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="180" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="180" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="180" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="180" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="180" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="180" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="180" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="180" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="180" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="180" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="8" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="180" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="6" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="180" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="4" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="180" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="2" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="180" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="0" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="180" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="196" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="196" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="505"><net_src comp="404" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="506"><net_src comp="218" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="507"><net_src comp="224" pin="2"/><net_sink comp="439" pin=4"/></net>

<net id="508"><net_src comp="230" pin="2"/><net_sink comp="439" pin=6"/></net>

<net id="509"><net_src comp="236" pin="2"/><net_sink comp="439" pin=8"/></net>

<net id="510"><net_src comp="242" pin="2"/><net_sink comp="439" pin=10"/></net>

<net id="511"><net_src comp="248" pin="2"/><net_sink comp="439" pin=12"/></net>

<net id="512"><net_src comp="254" pin="2"/><net_sink comp="439" pin=14"/></net>

<net id="513"><net_src comp="260" pin="2"/><net_sink comp="439" pin=16"/></net>

<net id="514"><net_src comp="266" pin="2"/><net_sink comp="439" pin=18"/></net>

<net id="515"><net_src comp="272" pin="2"/><net_sink comp="439" pin=20"/></net>

<net id="516"><net_src comp="278" pin="2"/><net_sink comp="439" pin=22"/></net>

<net id="517"><net_src comp="284" pin="2"/><net_sink comp="439" pin=24"/></net>

<net id="518"><net_src comp="290" pin="2"/><net_sink comp="439" pin=26"/></net>

<net id="519"><net_src comp="296" pin="2"/><net_sink comp="439" pin=28"/></net>

<net id="520"><net_src comp="302" pin="2"/><net_sink comp="439" pin=30"/></net>

<net id="521"><net_src comp="308" pin="2"/><net_sink comp="439" pin=32"/></net>

<net id="522"><net_src comp="314" pin="2"/><net_sink comp="439" pin=34"/></net>

<net id="523"><net_src comp="320" pin="2"/><net_sink comp="439" pin=36"/></net>

<net id="524"><net_src comp="326" pin="2"/><net_sink comp="439" pin=38"/></net>

<net id="525"><net_src comp="332" pin="2"/><net_sink comp="439" pin=40"/></net>

<net id="526"><net_src comp="338" pin="2"/><net_sink comp="439" pin=42"/></net>

<net id="527"><net_src comp="344" pin="2"/><net_sink comp="439" pin=44"/></net>

<net id="528"><net_src comp="350" pin="2"/><net_sink comp="439" pin=46"/></net>

<net id="529"><net_src comp="356" pin="2"/><net_sink comp="439" pin=48"/></net>

<net id="530"><net_src comp="362" pin="2"/><net_sink comp="439" pin=50"/></net>

<net id="531"><net_src comp="368" pin="2"/><net_sink comp="439" pin=52"/></net>

<net id="532"><net_src comp="374" pin="2"/><net_sink comp="439" pin=54"/></net>

<net id="533"><net_src comp="380" pin="2"/><net_sink comp="439" pin=56"/></net>

<net id="534"><net_src comp="386" pin="2"/><net_sink comp="439" pin=58"/></net>

<net id="535"><net_src comp="392" pin="2"/><net_sink comp="439" pin=60"/></net>

<net id="536"><net_src comp="398" pin="2"/><net_sink comp="439" pin=62"/></net>

<net id="541"><net_src comp="90" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="94" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="100" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="562" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="104" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="577" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="94" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="577" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="589" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="583" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="580" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="595" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="106" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="571" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="603" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="615" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="98" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="661"><net_src comp="642" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="675"><net_src comp="182" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="94" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="670" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="184" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="439" pin="64"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="670" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="677" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="186" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="670" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="687" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="670" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="677" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="687" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="677" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="670" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="720"><net_src comp="687" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="693" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="670" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="186" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="699" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="715" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="707" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="723" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="683" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="729" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="188" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="190" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="82" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="762"><net_src comp="687" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="747" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="741" pin="2"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="192" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="733" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="192" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="737" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="765" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="192" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="648" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="757" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="777" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="789" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="807"><net_src comp="801" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="812"><net_src comp="439" pin="64"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="82" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="824"><net_src comp="194" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="655" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="667" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="814" pin="1"/><net_sink comp="818" pin=3"/></net>

<net id="828"><net_src comp="818" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="833"><net_src comp="801" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="818" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="198" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="849"><net_src comp="202" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="852"><net_src comp="846" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="856"><net_src comp="206" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="863"><net_src comp="210" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="870"><net_src comp="214" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="877"><net_src comp="565" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="589" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="887"><net_src comp="595" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="893"><net_src comp="603" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="898"><net_src comp="611" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="621" pin="2"/><net_sink comp="899" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: processing_buffer | {2 }
	Port: bit_buffer_weights | {2 }
 - Input state : 
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_0 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_01 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_02 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_03 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_04 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_05 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_06 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_07 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_08 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_09 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_010 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_011 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_012 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_013 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_014 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_015 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_016 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_017 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_018 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_019 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_020 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_021 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_022 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_023 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_024 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_025 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_026 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_027 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_028 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_029 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_030 | {2 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_237_3_VITIS_LOOP_241_4 : weights_stream_0_0_0_031 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln237 : 2
		add_ln237_1 : 2
		br_ln237 : 3
		j_3_load : 1
		i_load : 1
		add_ln237 : 2
		icmp_ln241 : 2
		select_ln237 : 3
		select_ln237_3 : 3
		trunc_ln237 : 4
		switch_ln145 : 5
		j : 4
		icmp_ln241_1 : 5
		br_ln241 : 6
		store_ln237 : 3
		store_ln237 : 4
		store_ln241 : 5
	State 2
		select_ln237_1 : 1
		select_ln237_2 : 1
		data_V : 1
		or_ln244 : 1
		zext_ln225 : 2
		icmp_ln414 : 1
		sub_ln414 : 1
		select_ln414 : 2
		select_ln414_1 : 2
		select_ln414_2 : 2
		sub_ln414_1 : 3
		zext_ln414 : 3
		zext_ln414_5 : 3
		zext_ln414_6 : 4
		shl_ln414 : 4
		tmp : 5
		select_ln414_3 : 6
		shl_ln414_1 : 4
		lshr_ln414 : 5
		and_ln414 : 6
		xor_ln414 : 6
		and_ln414_1 : 6
		and_ln414_2 : 7
		p_Result_s : 6
		tmp_105 : 2
		zext_ln391 : 3
		p_Result_40 : 4
		processing_buffer_addr : 1
		store_ln247 : 6
		bit_buffer_weights_addr : 1
		store_ln248 : 5
		store_ln414 : 6
		store_ln391 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              and_ln414_fu_777             |    0    |   640   |
|    and   |             and_ln414_1_fu_789            |    0    |   640   |
|          |             and_ln414_2_fu_795            |    0    |   640   |
|----------|-------------------------------------------|---------|---------|
|          |            select_ln237_fu_595            |    0    |    5    |
|          |           select_ln237_3_fu_603           |    0    |    6    |
|          |           select_ln237_1_fu_648           |    0    |   639   |
|  select  |           select_ln237_2_fu_655           |    0    |    20   |
|          |            select_ln414_fu_699            |    0    |    10   |
|          |           select_ln414_1_fu_707           |    0    |    10   |
|          |           select_ln414_2_fu_715           |    0    |    10   |
|          |           select_ln414_3_fu_757           |    0    |   639   |
|----------|-------------------------------------------|---------|---------|
|    or    |              or_ln244_fu_677              |    0    |    0    |
|          |             p_Result_s_fu_801             |    0    |   640   |
|----------|-------------------------------------------|---------|---------|
|    xor   |              xor_ln414_fu_783             |    0    |   640   |
|----------|-------------------------------------------|---------|---------|
|    shl   |              shl_ln414_fu_741             |    0    |   100   |
|          |             shl_ln414_1_fu_765            |    0    |    21   |
|----------|-------------------------------------------|---------|---------|
|          |             icmp_ln237_fu_565             |    0    |    11   |
|          |             icmp_ln241_fu_589             |    0    |    9    |
|   icmp   |            icmp_ln241_1_fu_621            |    0    |    9    |
|          |             icmp_ln414_fu_687             |    0    |    11   |
|          |               tmp_105_fu_808              |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|          |             add_ln237_1_fu_571            |    0    |    17   |
|    add   |              add_ln237_fu_583             |    0    |    13   |
|          |                  j_fu_615                 |    0    |    12   |
|----------|-------------------------------------------|---------|---------|
|    sub   |              sub_ln414_fu_693             |    0    |    17   |
|          |             sub_ln414_1_fu_723            |    0    |    17   |
|----------|-------------------------------------------|---------|---------|
|   lshr   |             lshr_ln414_fu_771             |    0    |    21   |
|----------|-------------------------------------------|---------|---------|
|          | weights_stream_0_0_0_030_read_read_fu_218 |    0    |    0    |
|          | weights_stream_0_0_0_029_read_read_fu_224 |    0    |    0    |
|          | weights_stream_0_0_0_028_read_read_fu_230 |    0    |    0    |
|          | weights_stream_0_0_0_027_read_read_fu_236 |    0    |    0    |
|          | weights_stream_0_0_0_026_read_read_fu_242 |    0    |    0    |
|          | weights_stream_0_0_0_025_read_read_fu_248 |    0    |    0    |
|          | weights_stream_0_0_0_024_read_read_fu_254 |    0    |    0    |
|          | weights_stream_0_0_0_023_read_read_fu_260 |    0    |    0    |
|          | weights_stream_0_0_0_022_read_read_fu_266 |    0    |    0    |
|          | weights_stream_0_0_0_021_read_read_fu_272 |    0    |    0    |
|          | weights_stream_0_0_0_020_read_read_fu_278 |    0    |    0    |
|          | weights_stream_0_0_0_019_read_read_fu_284 |    0    |    0    |
|          | weights_stream_0_0_0_018_read_read_fu_290 |    0    |    0    |
|          | weights_stream_0_0_0_017_read_read_fu_296 |    0    |    0    |
|          | weights_stream_0_0_0_016_read_read_fu_302 |    0    |    0    |
|   read   | weights_stream_0_0_0_015_read_read_fu_308 |    0    |    0    |
|          | weights_stream_0_0_0_014_read_read_fu_314 |    0    |    0    |
|          | weights_stream_0_0_0_013_read_read_fu_320 |    0    |    0    |
|          | weights_stream_0_0_0_012_read_read_fu_326 |    0    |    0    |
|          | weights_stream_0_0_0_011_read_read_fu_332 |    0    |    0    |
|          | weights_stream_0_0_0_010_read_read_fu_338 |    0    |    0    |
|          |  weights_stream_0_0_0_09_read_read_fu_344 |    0    |    0    |
|          |  weights_stream_0_0_0_08_read_read_fu_350 |    0    |    0    |
|          |  weights_stream_0_0_0_07_read_read_fu_356 |    0    |    0    |
|          |  weights_stream_0_0_0_06_read_read_fu_362 |    0    |    0    |
|          |  weights_stream_0_0_0_05_read_read_fu_368 |    0    |    0    |
|          |  weights_stream_0_0_0_04_read_read_fu_374 |    0    |    0    |
|          |  weights_stream_0_0_0_03_read_read_fu_380 |    0    |    0    |
|          |  weights_stream_0_0_0_02_read_read_fu_386 |    0    |    0    |
|          |  weights_stream_0_0_0_01_read_read_fu_392 |    0    |    0    |
|          |  weights_stream_0_0_0_0_read_read_fu_398  |    0    |    0    |
|          | weights_stream_0_0_0_031_read_read_fu_404 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |             trunc_ln237_fu_611            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |             zext_ln237_fu_662             |    0    |    0    |
|          |             zext_ln241_fu_667             |    0    |    0    |
|          |             zext_ln225_fu_683             |    0    |    0    |
|   zext   |             zext_ln414_fu_729             |    0    |    0    |
|          |            zext_ln414_5_fu_733            |    0    |    0    |
|          |            zext_ln414_6_fu_737            |    0    |    0    |
|          |             zext_ln391_fu_814             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|               shl_ln_fu_670               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|partselect|                 tmp_fu_747                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|  bitset  |             p_Result_40_fu_818            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   4817  |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    data_V_reg_436    |   32   |
|       i_reg_860      |    6   |
|  icmp_ln237_reg_874  |    1   |
| icmp_ln241_1_reg_899 |    1   |
|  icmp_ln241_reg_878  |    1   |
|indvar_flatten_reg_867|   10   |
|      j_3_reg_853     |    5   |
|   p_Val2_21_reg_839  |   20   |
|   p_Val2_s_reg_846   |   640  |
|select_ln237_3_reg_890|    6   |
| select_ln237_reg_884 |    5   |
|  trunc_ln237_reg_895 |    5   |
+----------------------+--------+
|         Total        |   732  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  4817  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   732  |    -   |
+-----------+--------+--------+
|   Total   |   732  |  4817  |
+-----------+--------+--------+
