Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 14:07:09 2024
| Host         : BAMBOO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6939)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9081)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6939)
---------------------------
 There are 752 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1208 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9081)
---------------------------------------------------
 There are 9081 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9127          inf        0.000                      0                 9127           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9127 Endpoints
Min Delay          9127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.871ns  (logic 8.777ns (22.014%)  route 31.094ns (77.986%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.244    36.333    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    39.871 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.871    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.727ns  (logic 8.774ns (22.086%)  route 30.953ns (77.914%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.103    36.192    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    39.727 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.727    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.588ns  (logic 8.786ns (22.193%)  route 30.802ns (77.807%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.952    36.041    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    39.588 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.588    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.437ns  (logic 8.785ns (22.277%)  route 30.651ns (77.723%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.801    35.890    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    39.437 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.437    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.286ns  (logic 8.785ns (22.363%)  route 30.500ns (77.637%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.650    35.739    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    39.286 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.286    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.133ns  (logic 8.784ns (22.445%)  route 30.350ns (77.555%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.499    35.589    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    39.133 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.133    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.989ns  (logic 8.791ns (22.546%)  route 30.199ns (77.454%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.348    35.438    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.989 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.989    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.838ns  (logic 8.790ns (22.633%)  route 30.048ns (77.367%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.197    35.287    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.838 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.838    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.517ns  (logic 8.762ns (22.750%)  route 29.754ns (77.250%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.904    34.993    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    38.517 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.517    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.390ns  (logic 8.787ns (22.889%)  route 29.603ns (77.111%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.064     1.520    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     1.672 f  U11/vga_controller/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.644     2.317    U11/vga_controller/Blue_OBUF[3]_inst_i_19_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I4_O)        0.332     2.649 f  U11/vga_controller/Blue_OBUF[3]_inst_i_6/O
                         net (fo=21, routed)          0.958     3.606    U11/vga_controller/Blue_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.730 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.839     4.569    U11/vga_controller/h_count_reg[7]_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          0.828     5.521    U11/vga_display/C__0[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.124     5.645 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.645    U11/vga_controller/S[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.872 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.387    11.259    U11/vga_display/display_data_reg_192_255_0_2/ADDRA4
    SLICE_X6Y60          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.562 r  U11/vga_display/display_data_reg_192_255_0_2/RAMA/O
                         net (fo=1, routed)           1.178    12.740    U11/vga_display/display_data_reg_192_255_0_2_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.864 r  U11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.864    U11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.238    13.102 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.102    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I0_O)      0.104    13.206 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.437    14.643    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.316    14.959 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.178    16.137    U11/vga_display/text_ascii0[0]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124    16.261 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.261    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.508 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.949    17.457    U11/vga_display/font_addr0[0]
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.299    17.756 r  U11/vga_display/Blue_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.000    17.756    U11/vga_display/Blue_OBUF[3]_inst_i_104_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.396 r  U11/vga_display/Blue_OBUF[3]_inst_i_35/O[3]
                         net (fo=410, routed)         5.920    24.316    U11/vga_display/Blue_OBUF[3]_inst_i_37_0[3]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.306    24.622 r  U11/vga_display/Blue_OBUF[3]_inst_i_559/O
                         net (fo=1, routed)           0.000    24.622    U11/vga_display/Blue_OBUF[3]_inst_i_559_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    24.839 r  U11/vga_display/Blue_OBUF[3]_inst_i_328/O
                         net (fo=1, routed)           0.000    24.839    U11/vga_display/Blue_OBUF[3]_inst_i_328_n_0
    SLICE_X9Y79          MUXF8 (Prop_muxf8_I1_O)      0.094    24.933 r  U11/vga_display/Blue_OBUF[3]_inst_i_130/O
                         net (fo=1, routed)           1.080    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_130_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.316    26.329 r  U11/vga_display/Blue_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           1.112    27.442    U11/vga_display/Blue_OBUF[3]_inst_i_48_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.566 r  U11/vga_display/Blue_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.710    28.276    U11/vga_display/font_data[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.124    28.400 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.565    28.965    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I4_O)        0.124    29.089 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.753    34.842    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.390 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.390    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[14]/C
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[14]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter0_Lock_reg_n_0_[14]
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  U10/counter0[14]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[14]_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  U10/counter0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[19]/C
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[19]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter0_Lock_reg_n_0_[19]
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  U10/counter0[19]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[19]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  U10/counter0_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[23]/C
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[23]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter0_Lock_reg_n_0_[23]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  U10/counter0[22]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[22]_i_1_n_0
    SLICE_X5Y45          FDCE                                         r  U10/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[3]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[3]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter0_Lock_reg_n_0_[3]
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter0[2]_i_1_n_0
    SLICE_X5Y40          FDCE                                         r  U10/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[11]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  U10/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[6]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[6]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter2_Lock_reg_n_0_[6]
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[6]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  U10/counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.600%)  route 0.065ns (25.400%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[23]/C
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[23]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[23]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  U10/counter0[23]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[23]_i_1_n_0
    SLICE_X5Y45          FDCE                                         r  U10/counter0_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.592%)  route 0.065ns (25.408%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[6]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[6]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[6]
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[5]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  U10/counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.583%)  route 0.065ns (25.417%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[5]/C
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[5]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[5]
    SLICE_X1Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[4]
    SLICE_X1Y41          FDCE                                         r  U10/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.191ns (74.301%)  route 0.066ns (25.699%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[1]/C
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[1]/Q
                         net (fo=2, routed)           0.066     0.212    U10/counter0_Lock_reg_n_0_[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.257 r  U10/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    U10/counter0[0]_i_1_n_0
    SLICE_X5Y41          FDCE                                         r  U10/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------





