<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AltOR32_SOPC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AltOR32_SOPC.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="AltOR32_SOPC.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AltOR32_SOPC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AltOR32_SOPC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="AltOR32_SOPC.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AltOR32_SOPC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AltOR32_SOPC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AltOR32_SOPC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AltOR32_SOPC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AltOR32_SOPC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AltOR32_SOPC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AltOR32_SOPC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AltOR32_SOPC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AltOR32_SOPC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AltOR32_SOPC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AltOR32_SOPC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AltOR32_SOPC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AltOR32_SOPC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AltOR32_SOPC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AltOR32_SOPC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="AltOR32_SOPC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AltOR32_SOPC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AltOR32_SOPC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AltOR32_SOPC_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AltOR32_SOPC_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AltOR32_SOPC_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AltOR32_SOPC_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AltOR32_SOPC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AltOR32_SOPC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AltOR32_SOPC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AltOR32_SOPC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AltOR32_SOPC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AltOR32_SOPC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AltOR32_SOPC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AltOR32_SOPC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AltOR32_SOPC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AltOR32_SOPC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AltOR32_SOPC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AltOR32_SOPC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AltOR32_SOPC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AltOR32_SOPC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AltOR32_SOPC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1563026072" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1563026072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563030709" xil_pn:in_ck="139802792973675928" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1563030709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32.v"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32_alu.v"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32_defs.v"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32_funcs.v"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32_lite.v"/>
      <outfile xil_pn:name="../rtl/altor32_lite/altor32_regfile_sim.v"/>
      <outfile xil_pn:name="../rtl/top/AltOR32_SOPC.v"/>
      <outfile xil_pn:name="../rtl/top/AltOR32_SOPC_TB.v"/>
      <outfile xil_pn:name="../rtl/top/rst_sync.v"/>
      <outfile xil_pn:name="../rtl/uart16550/raminfr.v"/>
      <outfile xil_pn:name="../rtl/uart16550/timescale.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_defines.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_receiver.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_regs.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_rfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_sync_flops.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_tfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_top.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_transmitter.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_wb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_arb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_master_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_msel.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_dec.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_enc.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_rf.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_slave_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_top.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_top.v"/>
      <outfile xil_pn:name="../rtl/wb_ram/wb_ram.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/infrastructure.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/memc_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mig_spartan6.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/wb_xmigddr.v"/>
    </transform>
    <transform xil_pn:end_ts="1563026072" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8420030594489707431" xil_pn:start_ts="1563026072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563026072" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6910310663276629659" xil_pn:start_ts="1563026072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563026072" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6090860240252520959" xil_pn:start_ts="1563026072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563029294" xil_pn:in_ck="-408487621904550588" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1563029294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563029347" xil_pn:in_ck="-408487621904550588" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6889501690202147021" xil_pn:start_ts="1563029294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563029348" xil_pn:in_ck="-8848199302377301345" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8221935402549758448" xil_pn:start_ts="1563029347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4398791789952441072" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6090860240252520959" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6048390832202512402" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563028172" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5582530124025504759" xil_pn:start_ts="1563028172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563030112" xil_pn:in_ck="2257743933916170562" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5395574747405078766" xil_pn:start_ts="1563030071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563028216" xil_pn:in_ck="-3010810760596136697" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8792623144063060413" xil_pn:start_ts="1563028216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563030120" xil_pn:in_ck="-8621918021828608312" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7516190794150063840" xil_pn:start_ts="1563030112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563030184" xil_pn:in_ck="5999496956667748553" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4231579789682791685" xil_pn:start_ts="1563030120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563030260" xil_pn:in_ck="7551433128379340386" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1563030184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563030276" xil_pn:in_ck="-3010810760596144322" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1563030260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563030283" xil_pn:in_ck="-3010810760596157176" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1563030281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1563030260" xil_pn:in_ck="-5565896539057989563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1563030247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
