// Seed: 4252615203
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
  wire id_3;
endmodule
module module_2 ();
  tri1 id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  module_3();
endmodule
module module_3;
  wire id_2;
  module_4();
endmodule
macromodule module_4;
  wire id_1;
  id_2(
      1'b0, id_1 && 1 && 1, 1, 1
  );
  assign id_2#(
      .id_2(1),
      .id_2(1'b0)
  ) = (id_2);
  id_3 :
  assert property (@(posedge 1 or posedge 1) 1)
  else;
  assign id_3 = (1);
  assign id_3 = 1;
  always begin
    $display(id_1);
    id_3 = 1;
  end
endmodule
