$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module simple_car_tb $end
  $var wire 1 & clk $end
  $var wire 1 ' rst_n $end
  $var wire 1 # car_started $end
  $scope module i_car $end
   $var wire 1 & clk $end
   $var wire 1 ' rst_n $end
   $var wire 1 # car_started $end
   $var wire 1 # engine_started $end
   $var wire 4 $ gear [3:0] $end
   $scope module i_engine $end
    $var wire 1 & clk $end
    $var wire 1 ' rst_n $end
    $var wire 1 # start_engine $end
    $var wire 1 % engine_running $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b0000 $
0%
0&
0'
#5
1&
#10
0&
1'
#15
1#
1&
#20
0&
