# Design: Design MuxIf already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve  -work MuxIf $dsn/src/MuxIf.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: MuxIf.
# $root top modules: MuxIf.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work MuxIf $dsn/src/MuxIf.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Module \$root found in current working library.
# Unit top modules: MuxIf.
# $root top modules: MuxIf.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +w_nets +access +r +access +r+w MuxIf
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 1 (100.00%) other processes in SLP
# SLP: 0 signals in SLP and 4 (100.00%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5978 kB (elbread=1023 elab2=4610 kernel=344 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\MuxIf\MuxIf\src\wave.asdb
#  1:14 AM, Saturday, December 26, 2020
#  Simulation has been initialized
#  Selected Top-Level: MuxIf (MuxIf)
# done
# 4 signal(s) traced.
run @20ps
# KERNEL: stopped at time: 20 ps
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
# Adding file c:\My_Designs\MuxIf\MuxIf\src\untitled.asdb ... Done
# Adding file c:\My_Designs\MuxIf\MuxIf\src\untitled.awc ... Done
