<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_Filters_2_Opcode</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_Filters_2_Opcode</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Packet Probe register Opcode is a 4-bit register that selects candidate packets based on packet opcodes (0 disables the filter):</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpef82ec631fa9d6b03ac6e74b02a2ec5e"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN"></a></p>
<p>Selects RD packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga46f119caa5c40ab1d55fbbdd71534bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga46f119caa5c40ab1d55fbbdd71534bab">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga46f119caa5c40ab1d55fbbdd71534bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd755111442b0f50f0c6a78f71c13eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gabbd755111442b0f50f0c6a78f71c13eb">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabbd755111442b0f50f0c6a78f71c13eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8576c0dde351fe09a94281439985f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gae8576c0dde351fe09a94281439985f80">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae8576c0dde351fe09a94281439985f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495390184cb9220ffbe41efbfb10f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga495390184cb9220ffbe41efbfb10f448">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga495390184cb9220ffbe41efbfb10f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287a29bb6db13f3b0efdc5b73656ab96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga287a29bb6db13f3b0efdc5b73656ab96">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga287a29bb6db13f3b0efdc5b73656ab96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57ee076683295dead8c15e8578437bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab57ee076683295dead8c15e8578437bc">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab57ee076683295dead8c15e8578437bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bd394f0735aef714f2bc54eb06e930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf3bd394f0735aef714f2bc54eb06e930">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gaf3bd394f0735aef714f2bc54eb06e930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4608485f785616c2fa260872d014b577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga4608485f785616c2fa260872d014b577">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga4608485f785616c2fa260872d014b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WREN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf89b9b3e70fba88e6c654d5749f373e9"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN"></a></p>
<p>Selects WR packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga138c3679037507633f918bccdfdd3d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga138c3679037507633f918bccdfdd3d2c">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga138c3679037507633f918bccdfdd3d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d10fb2dd7112d6ed96c92053bcfd51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga5d10fb2dd7112d6ed96c92053bcfd51b">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5d10fb2dd7112d6ed96c92053bcfd51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdc29266c64f8f49e0d32fa47216826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaffdc29266c64f8f49e0d32fa47216826">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaffdc29266c64f8f49e0d32fa47216826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c5954c10c49f9a74c074263ac53dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga28c5954c10c49f9a74c074263ac53dbb">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga28c5954c10c49f9a74c074263ac53dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ca294cac50099c7fc07c87bb471584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga86ca294cac50099c7fc07c87bb471584">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga86ca294cac50099c7fc07c87bb471584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573815b7b671f1282020015a8380d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf573815b7b671f1282020015a8380d79">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf573815b7b671f1282020015a8380d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb3463f439a803c3ef28a16a35a5193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gacfb3463f439a803c3ef28a16a35a5193">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gacfb3463f439a803c3ef28a16a35a5193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747f1387b23ed1d794af9b219bd70b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga747f1387b23ed1d794af9b219bd70b5c">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga747f1387b23ed1d794af9b219bd70b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LOCKEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6dd4ae281fb6716b509caa0fb728e502"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN"></a></p>
<p>Selects RDX-WR, RDL, WRC and Linked sequence.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaccb31336f96614d31303d69bc479e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaccb31336f96614d31303d69bc479e7f8">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaccb31336f96614d31303d69bc479e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4135be8673a0942680df1e82a1e7614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab4135be8673a0942680df1e82a1e7614">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab4135be8673a0942680df1e82a1e7614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad44076797e436c507c637d55e0a5601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaad44076797e436c507c637d55e0a5601">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaad44076797e436c507c637d55e0a5601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f057d1ea3a8f2ecb4adb134668e52d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga2f057d1ea3a8f2ecb4adb134668e52d9">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga2f057d1ea3a8f2ecb4adb134668e52d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf54b1d35ee7eaf4381aaa11e67b31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gafcf54b1d35ee7eaf4381aaa11e67b31f">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gafcf54b1d35ee7eaf4381aaa11e67b31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b7d9ed90bdc4bde7cad31923f4eca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga14b7d9ed90bdc4bde7cad31923f4eca9">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga14b7d9ed90bdc4bde7cad31923f4eca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34165f0ce1d81af83eb97b0309b359e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga34165f0ce1d81af83eb97b0309b359e9">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga34165f0ce1d81af83eb97b0309b359e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11ea84a67ef764b4e429076abe0dc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf11ea84a67ef764b4e429076abe0dc8a">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaf11ea84a67ef764b4e429076abe0dc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : URGEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1e8c799834713d6b34dcdc46a9558f94"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN"></a></p>
<p>Selects URG packets (urgency).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae7be4063f6b8dd009131181862e0ad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gae7be4063f6b8dd009131181862e0ad8a">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae7be4063f6b8dd009131181862e0ad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4051c89fc796d3d7ed5948d41c01d2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga4051c89fc796d3d7ed5948d41c01d2f3">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga4051c89fc796d3d7ed5948d41c01d2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac270705cba32167341b0db9dd3757bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gac270705cba32167341b0db9dd3757bd3">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac270705cba32167341b0db9dd3757bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a00711cacda74779cac211cfa74759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga17a00711cacda74779cac211cfa74759">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga17a00711cacda74779cac211cfa74759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25017fb856417298b97135c3c0f66f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga25017fb856417298b97135c3c0f66f62">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga25017fb856417298b97135c3c0f66f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb75c69b64aaf96478184a426bd77139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gabb75c69b64aaf96478184a426bd77139">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabb75c69b64aaf96478184a426bd77139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d96333419823a45f6bce3f3dabc2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gad8d96333419823a45f6bce3f3dabc2ce">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gad8d96333419823a45f6bce3f3dabc2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7078e0335186195aeb0f79acd3db3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab7078e0335186195aeb0f79acd3db3bf">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gab7078e0335186195aeb0f79acd3db3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad7114291cd6e68859bc173f5e2960f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gad7114291cd6e68859bc173f5e2960f9e">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad7114291cd6e68859bc173f5e2960f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191390c413a7c0611565a1f5eae2137b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga191390c413a7c0611565a1f5eae2137b">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_OFST</a>&#160;&#160;&#160;0xd8</td></tr>
<tr class="separator:ga191390c413a7c0611565a1f5eae2137b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5db470814592a285a36445d5bc9e4d0f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga5db470814592a285a36445d5bc9e4d0f">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_t</a></td></tr>
<tr class="separator:ga5db470814592a285a36445d5bc9e4d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a62d62ca58dc3b41ce1a93caa0a5cd4"></a>uint32_t</td>
<td class="fieldname">
RDEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a18b9ce780dfe5730ab471bed2a72351e"></a>uint32_t</td>
<td class="fieldname">
WREN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a96e039bb796ee25d15b843e2048da22c"></a>uint32_t</td>
<td class="fieldname">
LOCKEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a648d5ebecf5bcd7556fe1d4e220314cf"></a>uint32_t</td>
<td class="fieldname">
URGEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6240b0518a4b6355bad95b78aa2e21e7"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga46f119caa5c40ab1d55fbbdd71534bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbd755111442b0f50f0c6a78f71c13eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8576c0dde351fe09a94281439985f80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga495390184cb9220ffbe41efbfb10f448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga287a29bb6db13f3b0efdc5b73656ab96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab57ee076683295dead8c15e8578437bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3bd394f0735aef714f2bc54eb06e930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4608485f785616c2fa260872d014b577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga138c3679037507633f918bccdfdd3d2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d10fb2dd7112d6ed96c92053bcfd51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaffdc29266c64f8f49e0d32fa47216826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga28c5954c10c49f9a74c074263ac53dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga86ca294cac50099c7fc07c87bb471584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf573815b7b671f1282020015a8380d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfb3463f439a803c3ef28a16a35a5193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga747f1387b23ed1d794af9b219bd70b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaccb31336f96614d31303d69bc479e7f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4135be8673a0942680df1e82a1e7614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaad44076797e436c507c637d55e0a5601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f057d1ea3a8f2ecb4adb134668e52d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafcf54b1d35ee7eaf4381aaa11e67b31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga14b7d9ed90bdc4bde7cad31923f4eca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34165f0ce1d81af83eb97b0309b359e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf11ea84a67ef764b4e429076abe0dc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae7be4063f6b8dd009131181862e0ad8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4051c89fc796d3d7ed5948d41c01d2f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac270705cba32167341b0db9dd3757bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga17a00711cacda74779cac211cfa74759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25017fb856417298b97135c3c0f66f62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabb75c69b64aaf96478184a426bd77139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad8d96333419823a45f6bce3f3dabc2ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab7078e0335186195aeb0f79acd3db3bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7114291cd6e68859bc173f5e2960f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE</a> register. </p>

</div>
</div>
<a class="anchor" id="ga191390c413a7c0611565a1f5eae2137b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_OFST&#160;&#160;&#160;0xd8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5db470814592a285a36445d5bc9e4d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga5db470814592a285a36445d5bc9e4d0f">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
