{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741096863487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741096863487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  4 09:01:03 2025 " "Processing started: Tue Mar  4 09:01:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741096863487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096863487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_SIMP -c SIMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_SIMP -c SIMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096863487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741096863662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741096863663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_master.v(4) " "Verilog HDL Declaration information at i2c_master.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741096870879 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simp.v(79) " "Verilog HDL Module Instantiation warning at simp.v(79): ignored dangling comma in List of Port Connections" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 79 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1741096870879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096870881 ""} { "Info" "ISGN_ENTITY_NAME" "2 simp " "Found entity 2: simp" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096870881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simp " "Elaborating entity \"simp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741096870924 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_active simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"led_active\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_inactive simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"led_inactive\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_write simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"read_write\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in simp.v(38) " "Verilog HDL Always Construct warning at simp.v(38): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741096870925 "|simp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 simp.v(59) " "Verilog HDL assignment warning at simp.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741096870926 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] simp.v(38) " "Inferred latch for \"data_in\[0\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870926 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] simp.v(38) " "Inferred latch for \"data_in\[1\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] simp.v(38) " "Inferred latch for \"data_in\[2\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] simp.v(38) " "Inferred latch for \"data_in\[3\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] simp.v(38) " "Inferred latch for \"data_in\[4\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] simp.v(38) " "Inferred latch for \"data_in\[5\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] simp.v(38) " "Inferred latch for \"data_in\[6\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] simp.v(38) " "Inferred latch for \"data_in\[7\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] simp.v(38) " "Inferred latch for \"reg_addr\[0\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] simp.v(38) " "Inferred latch for \"reg_addr\[1\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] simp.v(38) " "Inferred latch for \"reg_addr\[2\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] simp.v(38) " "Inferred latch for \"reg_addr\[3\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] simp.v(38) " "Inferred latch for \"reg_addr\[4\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] simp.v(38) " "Inferred latch for \"reg_addr\[5\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] simp.v(38) " "Inferred latch for \"reg_addr\[6\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] simp.v(38) " "Inferred latch for \"slave_addr\[0\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] simp.v(38) " "Inferred latch for \"slave_addr\[1\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] simp.v(38) " "Inferred latch for \"slave_addr\[2\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] simp.v(38) " "Inferred latch for \"slave_addr\[3\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] simp.v(38) " "Inferred latch for \"slave_addr\[4\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] simp.v(38) " "Inferred latch for \"slave_addr\[5\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] simp.v(38) " "Inferred latch for \"slave_addr\[6\]\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_write simp.v(38) " "Inferred latch for \"read_write\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led simp.v(38) " "Inferred latch for \"led\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_inactive simp.v(38) " "Inferred latch for \"led_inactive\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_active simp.v(38) " "Inferred latch for \"led_active\" at simp.v(38)" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096870927 "|simp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_uut " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_uut\"" {  } { { "../src/top_module/simp.v" "i2c_master_uut" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741096870934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_scl i2c_master.v(23) " "Verilog HDL or VHDL warning at i2c_master.v(23): object \"t_scl\" assigned a value but never read" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741096870935 "|simp|i2c_master:i2c_master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_master.v(26) " "Verilog HDL assignment warning at i2c_master.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741096870935 "|simp|i2c_master:i2c_master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(84) " "Verilog HDL assignment warning at i2c_master.v(84): truncated value with size 32 to match size of target (4)" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741096870935 "|simp|i2c_master:i2c_master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(112) " "Verilog HDL assignment warning at i2c_master.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741096870935 "|simp|i2c_master:i2c_master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(131) " "Verilog HDL assignment warning at i2c_master.v(131): truncated value with size 32 to match size of target (4)" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741096870936 "|simp|i2c_master:i2c_master_uut"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6224 " "Found entity 1: altsyncram_6224" {  } { { "db/altsyncram_6224.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/altsyncram_6224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096872853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096872853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096872953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096872953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096872996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096872996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cntr_vei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096873263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096873263 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741096873940 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1741096874166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.04.09:01:17 Progress: Loading sld82ba8f69/alt_sld_fab_wrapper_hw.tcl " "2025.03.04.09:01:17 Progress: Loading sld82ba8f69/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096877038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096878897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096879016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096880824 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1741096881503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld82ba8f69/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld82ba8f69/alt_sld_fab.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096881861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096881861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096882008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096882010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096882142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882293 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096882293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/db/ip/sld82ba8f69/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741096882427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096882427 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_master:i2c_master_uut\|sda i2c_master:i2c_master_uut\|Mux5 " "Converted the fan-out from the tri-state buffer \"i2c_master:i2c_master_uut\|sda\" to the node \"i2c_master:i2c_master_uut\|Mux5\" into an OR gate" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1741096884283 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1741096884283 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 21 -1 0 } } { "../src/interfaces/i2c/i2c_master.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/interfaces/i2c/i2c_master.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741096884284 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741096884284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741096884323 "|simp|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_active VCC " "Pin \"led_active\" is stuck at VCC" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741096884323 "|simp|led_active"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_inactive GND " "Pin \"led_inactive\" is stuck at GND" {  } { { "../src/top_module/simp.v" "" { Text "/home/jonathan/Documents/Universidad/Digital/SIMP/src/top_module/simp.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741096884323 "|simp|led_inactive"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741096884323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741096884428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jonathan/Documents/Universidad/Digital/SIMP/quartus/output_files/SIMP.map.smsg " "Generated suppressed messages file /home/jonathan/Documents/Universidad/Digital/SIMP/quartus/output_files/SIMP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096885501 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1741096887001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741096887016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741096887016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "744 " "Implemented 744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741096887115 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741096887115 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1741096887115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "719 " "Implemented 719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741096887115 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741096887115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741096887115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741096887126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  4 09:01:27 2025 " "Processing ended: Tue Mar  4 09:01:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741096887126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741096887126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741096887126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741096887126 ""}
