V 51
K 80993278890 or4
Y 0
D 0 0 850 1100
Z 0
i 193
N 111
J 255 535 2
J 155 535 11
J 255 515 2
J 155 515 11
J 255 395 2
J 155 395 9
J 255 495 2
J 155 495 11
J 255 475 2
J 155 475 11
J 255 455 2
J 155 455 11
J 155 550 9
J 95 550 7
J 255 415 2
J 155 415 11
J 155 435 11
J 255 435 2
S 2 1
L 165 535 10 0 3 0 1 0 I7
S 4 3
L 165 515 10 0 3 0 1 0 I6
B 14 13
L 100 555 10 0 3 0 1 0 I[7:0]
B 8 4
S 10 9
L 165 475 10 0 3 0 1 0 I4
S 12 11
L 165 455 10 0 3 0 1 0 I3
B 2 13
S 16 15
L 165 415 10 0 3 0 1 0 I1
B 6 16
B 16 17
S 17 18
L 165 435 10 0 3 0 1 0 I2
B 17 12
B 12 10
B 10 8
S 8 7
L 165 495 10 0 3 0 1 0 I5
S 6 5
L 165 395 10 0 3 0 1 0 I0
B 4 2
N 115
J 335 465 2
J 425 465 1
S 1 2
L 345 465 10 0 3 0 1 0 O
T 745 130 20 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 700 50 10 0 3 1
T 30 30 10 0 3 Copyright (c) 1994, Xilinx Inc.
T 460 50 10 0 3 30th September 2003
I 192 virtex2p:OR8 1 255 375 0 1 '
C 115 1 6 0
C 111 1 10 0
C 111 3 9 0
C 111 7 8 0
C 111 9 7 0
C 111 11 1 0
C 111 18 3 0
C 111 15 4 0
C 111 5 5 0
I 102 virtex2p:ASHEETP 1 410 0 0 1 '
T 500 100 10 0 3 VIRTEX Family OR8 Macro
T 500 80 10 0 3 8-Input bus OR gate
E
