Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:35:33 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1/post_route_timing.rpt
| Design       : port_bus_2to1_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[12]/R
                                                              6.883         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[13]/R
                                                              6.883         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[10]/R
                                                              6.980         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[11]/R
                                                              6.980         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[1]/R
                                                              6.980         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[2]/R
                                                              6.980         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[6]/R
                                                              6.980         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[8]/R
                                                              6.980         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_ip_tmp_reg[7]/CE
                                                              7.043         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_rn_tmp_reg[11]/CE
                                                              7.115         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_in_reg[1]/CE
                                                              7.119         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_ip_reg[10]/CE
                                                              7.119         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_in_tmp_reg[9]/CE
                                                              7.142         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[9]/R
                                                              7.177         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_rn_tmp_reg[2]/CE
                                                              7.210         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[6]/CE
                                                              7.213         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[7]/CE
                                                              7.213         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[14]/CE
                                                              7.213         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rp_tmp_reg[5]/R
                                                              7.245         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_in_reg[11]/CE
                                                              7.248         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[3]/R
                                                              7.249         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[4]/R
                                                              7.249         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[7]/R
                                                              7.249         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[1]/CE
                                                              7.250         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[0]/CE
                                                              7.250         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rp_tmp_reg[1]/R
                                                              7.257         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_left_in_reg[9]/CE
                                                              7.257         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_left_ip_reg[7]/CE
                                                              7.257         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_in_tmp_reg[9]/CE
                                                              7.259         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_tmp_reg[7]/CE
                                                              7.259         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_in_reg[1]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_ip_reg[0]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_ip_reg[10]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_ip_reg[6]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_rn_reg[14]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_ip_reg[6]/CE
                                                              7.260         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_rn_reg[14]/CE
                                                              7.260         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_ip_tmp_reg[0]/CE
                                                              7.263         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_ip_tmp_reg[6]/CE
                                                              7.263         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_left_ip_reg[7]/CE
                                                              7.268         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[6]/R
                                                              7.270         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[7]/R
                                                              7.270         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[14]/R
                                                              7.270         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_in_tmp_reg[9]/CE
                                                              7.278         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[7]/CE
                                                              7.278         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[9]/R
                                                              7.300         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[0]/R    7.324         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[10]/R   7.324         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[1]/R    7.324         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[4]/R    7.324         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[12]/R
                                                              7.335         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[13]/R
                                                              7.335         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[5]/R
                                                              7.335         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[1]/R
                                                              7.335         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[15]/R
                                                              7.335         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[10]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[11]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[15]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[8]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[4]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_ip_tmp_reg[5]/R
                                                              7.343         
counter_out_tmp_reg[0]/C       vidin_data_reg_scld_4_2to3_right_rn_tmp_reg[0]/R
                                                              7.343         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[13]/R   7.353         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[14]/R   7.353         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[15]/R   7.353         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[16]/R   7.353         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[9]/R    7.353         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_tmp_reg[0]/CE
                                                              7.358         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_tmp_reg[6]/CE
                                                              7.358         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_rn_tmp_reg[14]/CE
                                                              7.358         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_left_in_reg[0]/CE
                                                              7.362         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_left_in_reg[1]/CE
                                                              7.362         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_left_rn_reg[14]/CE
                                                              7.362         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_1_2to3_right_in_tmp_reg[0]/CE
                                                              7.364         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_in_tmp_reg[11]/CE
                                                              7.365         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[3]/CE
                                                              7.365         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[4]/CE
                                                              7.365         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[8]/CE
                                                              7.365         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_rn_reg[14]/CE
                                                              7.366         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_reg[3]/CE
                                                              7.372         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_reg[4]/CE
                                                              7.372         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_reg[8]/CE
                                                              7.372         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_rn_reg[0]/CE
                                                              7.372         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_rn_tmp_reg[12]/CE
                                                              7.377         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_rn_tmp_reg[15]/CE
                                                              7.377         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_rn_tmp_reg[5]/CE
                                                              7.377         
counter_out_tmp_reg[1]/C       vidin_data_reg_scld_1_2to3_left_rn_tmp_reg[9]/CE
                                                              7.377         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[2]/CE
                                                              7.384         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[9]/CE
                                                              7.384         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[0]/CE
                                                              7.388         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[6]/CE
                                                              7.388         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_rn_tmp_reg[14]/CE
                                                              7.388         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_in_reg[0]/CE
                                                              7.393         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_in_reg[1]/CE
                                                              7.393         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_in_tmp_reg[9]/CE
                                                              7.400         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_left_ip_tmp_reg[7]/CE
                                                              7.400         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[9]/CE
                                                              7.403         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_4_2to3_right_in_tmp_reg[0]/CE
                                                              7.403         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_in_tmp_reg[11]/CE
                                                              7.427         
counter_out_tmp_reg[2]/C       vidin_data_reg_scld_2_2to3_right_ip_tmp_reg[3]/CE
                                                              7.427         



