
module IF_Stage (input clk,rst , output [31:0] PC,Instruction);
	reg [31:0] ram [0:1023]; //2 ^ 10 = 1024
	initial begin
		ram[32'd0] = 32'b00000000001000100000000000000000;
		ram[32'd1] = 32'b00000000011001000000000000000000;
		ram[32'd2] = 32'b00000000101001100000000000000000;
		ram[32'd3] = 32'b00000000111010000001000000000000;
		ram[32'd4] = 32'b00000001001010100001100000000000;
		ram[32'd5] = 32'b00000001011011000000000000000000;
		ram[32'd6] = 32'b00000001101011100000000000000000; 	
	
	end
	always@(posedge clk) begin
		if (rst) begin
			PC = 32'd0;
			Instruction = ram[PC];
		end
		else begin
			PC = PC + 1'd4;
			Instruction = ram[PC];
		end
			
	end
endmodule
	