#include "drivers/mailbox.h"
#include "peripherals/mailbox.h"

static inline uint32_t arm_to_bus(uintptr_t addr) {
#ifdef QEMU_TESTING
    return (uint32_t)addr;
#else
    // The VideoCore's uncached alias (Pi 2/3/4). The 0x4 alias would route its
    // accesses through the VC L2, which the ARM does not see.
    return (uint32_t)(addr | 0xC0000000u);
#endif
}

static inline uint32_t mailbox_make_request(uint8_t channel, volatile uint32_t *buffer) {
    uint32_t addr = arm_to_bus((uintptr_t)buffer);
    return (uint32_t)((addr & ~0xFu) | (channel & 0xFu));
}

int mailbox_call(uint8_t channel, volatile uint32_t *buffer) {
    uint32_t request = mailbox_make_request(channel, buffer);
    uint32_t timeout = 0x100000;

    while ((REGS_MAILBOX->status & MAILBOX_STATUS_FULL) && timeout--) {
        // Wait for space
    }
    if (timeout == 0) {
        return 0;
    }
    // The buffer is Normal (non-cacheable) memory: make sure its writes have
    // landed before the VideoCore is told to read it.
    asm volatile("dsb sy" ::: "memory");
    REGS_MAILBOX->write = request;

    timeout = 0x100000;
    while (timeout--) {
        while ((REGS_MAILBOX->status & MAILBOX_STATUS_EMPTY) && timeout--) {
            // Wait for response
        }
        if (timeout == 0) {
            return 0;
        }
        uint32_t response = REGS_MAILBOX->read;
        if (response == request) {
            asm volatile("dsb sy" ::: "memory");  // read the reply after it lands
            return buffer[1] == 0x80000000;
        }
    }

    return 0;
}
