Compiler Command: aoc -march=simulator -v Simple_task.cl -o bin/Simple_task.aocx -board=a10gx
Compiler Warning: Simple_task.cl:1: declaring global arguments 'A', 'B' and 'C' with no 'restrict' may lead to low performance for kernel 'mmul'
System name: Simple_task

2023.05.03.13:08:03 Info: Doing: qsys-script --quartus-project=none --script=kernel_system.tcl --Xmx512M --XX:+UseSerialGC
2023.05.03.13:08:13 Info: set_validation_property AUTOMATIC_VALIDATION false
2023.05.03.13:08:13 Info: add_instance clk_1x altera_clock_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_1x EXPLICIT_CLOCK_RATE 0
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_1x NUM_CLOCK_OUTPUTS 1
2023.05.03.13:08:13 Info: add_interface clock_reset clock sink
2023.05.03.13:08:13 Info: set_interface_property clock_reset EXPORT_OF clk_1x.in_clk
2023.05.03.13:08:13 Info: add_instance clk_2x altera_clock_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_2x EXPLICIT_CLOCK_RATE 0
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_2x NUM_CLOCK_OUTPUTS 1
2023.05.03.13:08:13 Info: add_interface clock_reset2x clock sink
2023.05.03.13:08:13 Info: set_interface_property clock_reset2x EXPORT_OF clk_2x.in_clk
2023.05.03.13:08:13 Info: add_instance clk_snoop altera_clock_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_snoop EXPLICIT_CLOCK_RATE 0
2023.05.03.13:08:13 Info: set_instance_parameter_value clk_snoop NUM_CLOCK_OUTPUTS 1
2023.05.03.13:08:13 Info: add_interface cc_snoop_clk clock sink
2023.05.03.13:08:13 Info: set_interface_property cc_snoop_clk EXPORT_OF clk_snoop.in_clk
2023.05.03.13:08:13 Info: add_instance reset altera_reset_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value reset ACTIVE_LOW_RESET 1
2023.05.03.13:08:13 Info: set_instance_parameter_value reset SYNCHRONOUS_EDGES deassert
2023.05.03.13:08:13 Info: set_instance_parameter_value reset NUM_RESET_OUTPUTS 1
2023.05.03.13:08:13 Info: add_interface clock_reset_reset reset sink
2023.05.03.13:08:13 Info: set_interface_property clock_reset_reset EXPORT_OF reset.in_reset
2023.05.03.13:08:13 Info: add_connection clk_1x.out_clk reset.clk
2023.05.03.13:08:13 Info: add_instance Simple_task_sys Simple_task_sys
2023.05.03.13:08:13 Info: add_connection clk_1x.out_clk Simple_task_sys.clock_reset
2023.05.03.13:08:13 Info: add_connection clk_2x.out_clk Simple_task_sys.clock_reset2x
2023.05.03.13:08:13 Info: add_connection reset.out_reset Simple_task_sys.clock_reset_reset
2023.05.03.13:08:13 Info: add_interface kernel_mem0 avalon slave
2023.05.03.13:08:13 Info: set_interface_property kernel_mem0 EXPORT_OF Simple_task_sys.avm_mem_gmem0_DDR_port_0_0_rw
2023.05.03.13:08:13 Info: add_instance kernel_irq altera_irq_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_irq IRQ_WIDTH 1
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_irq IRQ_N 0
2023.05.03.13:08:13 Info: add_interface kernel_irq irq sender
2023.05.03.13:08:13 Info: set_interface_property kernel_irq EXPORT_OF kernel_irq.sender0_irq
2023.05.03.13:08:13 Info: add_connection clk_1x.out_clk kernel_irq.clk
2023.05.03.13:08:13 Info: add_connection reset.out_reset kernel_irq.clk_reset
2023.05.03.13:08:13 Info: add_connection kernel_irq.receiver_irq Simple_task_sys.kernel_irq
2023.05.03.13:08:13 Info: add_instance kernel_cra altera_avalon_mm_bridge
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra DATA_WIDTH 64
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra SYMBOL_WIDTH 8
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra ADDRESS_WIDTH 30
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra USE_AUTO_ADDRESS_WIDTH 0
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra ADDRESS_UNITS SYMBOLS
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra MAX_BURST_SIZE 1
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra MAX_PENDING_RESPONSES 1
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra LINEWRAPBURSTS 0
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra PIPELINE_COMMAND 0
2023.05.03.13:08:13 Info: set_instance_parameter_value kernel_cra PIPELINE_RESPONSE 0
2023.05.03.13:08:13 Info: add_connection clk_1x.out_clk kernel_cra.clk
2023.05.03.13:08:13 Info: add_connection reset.out_reset kernel_cra.reset
2023.05.03.13:08:13 Info: add_interface avs_kernel_cra avalon slave
2023.05.03.13:08:13 Info: set_interface_property kernel_cra EXPORT_OF kernel_cra.s0
2023.05.03.13:08:13 Info: add_connection kernel_cra.m0 Simple_task_sys.cra_ring_root_avs
2023.05.03.13:08:13 Info: set_connection_parameter_value kernel_cra.m0/Simple_task_sys.cra_ring_root_avs baseAddress 0x0
2023.05.03.13:08:13 Info: add_instance acl_internal_snoop altera_avalon_st_adapter
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inBitsPerSymbol 31
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inUsePackets 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inDataWidth 31
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inMaxChannel 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inChannelWidth 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inErrorWidth 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inErrorDescriptor 
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inUseEmptyPort 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inUseValid 1
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inUseReady 1
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop inReadyLatency 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outDataWidth 31
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outMaxChannel 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outChannelWidth 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outErrorWidth 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outErrorDescriptor 
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outUseEmptyPort 0
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outUseValid 1
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outUseReady 1
2023.05.03.13:08:14 Info: set_instance_parameter_value acl_internal_snoop outReadyLatency 0
2023.05.03.13:08:14 Info: add_connection clk_snoop.out_clk acl_internal_snoop.in_clk_0
2023.05.03.13:08:14 Info: add_connection reset.out_reset acl_internal_snoop.in_rst_0
2023.05.03.13:08:14 Info: add_interface cc_snoop avalon_streaming sink
2023.05.03.13:08:14 Info: set_interface_property cc_snoop EXPORT_OF acl_internal_snoop.in_0
2023.05.03.13:08:14 Info: save_system kernel_system.qsys
2023.05.03.13:08:14 Info: Replacing kernel_system.clk_1x with generic component
2023.05.03.13:08:15 Info: Replacing kernel_system.clk_2x with generic component
2023.05.03.13:08:15 Info: Replacing kernel_system.clk_snoop with generic component
2023.05.03.13:08:16 Info: Replacing kernel_system.reset with generic component
2023.05.03.13:08:16 Info: Replacing kernel_system.Simple_task_sys with generic component
2023.05.03.13:08:16 Info: Replacing kernel_system.kernel_irq with generic component
2023.05.03.13:08:16 Info: Replacing kernel_system.kernel_cra with generic component
2023.05.03.13:08:16 Info: Replacing kernel_system.acl_internal_snoop with generic component
2023.05.03.13:08:16 Info: Info: All modules have been converted to Generic Components.
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.05.03.13:08:22 Info: Doing: qsys-script --script=aoc_create_msim_system.tcl --quartus-project=none
2023.05.03.13:08:29 Info: create_system mpsim
2023.05.03.13:08:29 Info: add_instance clk_rst hls_sim_clock_reset
2023.05.03.13:08:30 Info: set_instance_parameter_value clk_rst RESET_CYCLE_HOLD 120
2023.05.03.13:08:30 Info: add_instance oirq aoc_sim_main_dpi_controller
2023.05.03.13:08:30 Info: add_instance ki kernel_interface
2023.05.03.13:08:31 Info: add_instance osi aoc_sim_mm_master_dpi_bfm
2023.05.03.13:08:31 Info: set_instance_parameter_value osi KI_AV_ADDRESS_W 14
2023.05.03.13:08:31 Info: set_instance_parameter_value osi KI_AV_SYMBOL_W 8
2023.05.03.13:08:31 Info: set_instance_parameter_value osi KI_AV_NUMSYMBOLS 4
2023.05.03.13:08:31 Info: set_instance_parameter_value osi MBD_AV_ADDRESS_W 31
2023.05.03.13:08:31 Info: set_instance_parameter_value osi MBD_AV_SYMBOL_W 8
2023.05.03.13:08:31 Info: set_instance_parameter_value osi MBD_AV_NUMSYMBOLS 4
2023.05.03.13:08:31 Info: add_instance ks kernel_system
2023.05.03.13:08:32 Info: add_connection clk_rst.clock ks.cc_snoop_clk
2023.05.03.13:08:32 Info: add_connection clk_rst.clock oirq.clock
2023.05.03.13:08:32 Info: add_connection clk_rst.clock2x oirq.clock2x
2023.05.03.13:08:32 Info: add_connection clk_rst.reset oirq.reset
2023.05.03.13:08:32 Info: add_connection oirq.reset_ctrl clk_rst.reset_ctrl
2023.05.03.13:08:32 Info: add_connection clk_rst.clock ks.clock_reset
2023.05.03.13:08:32 Info: add_connection clk_rst.clock2x ks.clock_reset2x
2023.05.03.13:08:32 Info: add_connection clk_rst.reset ks.clock_reset_reset
2023.05.03.13:08:32 Info: add_connection ki.kernel_cra ks.kernel_cra
2023.05.03.13:08:32 Info: add_connection ki.kernel_irq_from_kernel ks.kernel_irq
2023.05.03.13:08:32 Info: add_connection clk_rst.clock ki.clk
2023.05.03.13:08:32 Info: add_connection clk_rst.clock ki.kernel_clk
2023.05.03.13:08:32 Info: add_connection clk_rst.reset ki.reset
2023.05.03.13:08:32 Info: add_connection clk_rst.reset ki.sw_reset_in
2023.05.03.13:08:32 Info: add_connection clk_rst.clock osi.clock
2023.05.03.13:08:32 Info: add_connection clk_rst.reset osi.reset
2023.05.03.13:08:32 Info: auto_assign_irqs osi
2023.05.03.13:08:32 Info: add_connection osi.m_ki ki.ctrl
2023.05.03.13:08:32 Info: add_connection oirq.kernel_interrupt ki.kernel_irq_to_host
2023.05.03.13:08:32 Info: get_instance_interfaces ks
2023.05.03.13:08:32 Info: get_instance_interface_property ks kernel_mem0 CLASS_NAME
2023.05.03.13:08:32 Info: add_component osm_0_inst mm_slave_ks_kernel_mem0.ip aoc_sim_mm_slave_dpi_bfm mm_slave_ks_kernel_mem0
2023.05.03.13:08:33 Info: osm_0_inst: Generic Component instance footprint reloaded.
2023.05.03.13:08:33 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_address WIDTH
2023.05.03.13:08:33 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_readdata WIDTH
2023.05.03.13:08:33 Info: get_instance_interface_parameter_value ks kernel_mem0 readLatency
2023.05.03.13:08:33 Info: load_component osm_0_inst
2023.05.03.13:08:33 Info: set_component_parameter_value AV_FIX_READ_LATENCY 0
2023.05.03.13:08:33 Info: save_component 
2023.05.03.13:08:33 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_byteenable WIDTH
2023.05.03.13:08:33 Info: get_instance_interface_parameter_value ks kernel_mem0 addressUnits
2023.05.03.13:08:33 Info: get_instance_interface_ports ks kernel_mem0
2023.05.03.13:08:33 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_burstcount WIDTH
2023.05.03.13:08:33 Info: load_component osm_0_inst
2023.05.03.13:08:33 Info: set_component_parameter_value AV_BURSTCOUNT_W 5
2023.05.03.13:08:33 Info: save_component 
2023.05.03.13:08:33 Info: load_component osm_0_inst
2023.05.03.13:08:33 Info: set_component_parameter_value INTERFACE_ID 0
2023.05.03.13:08:33 Info: set_component_parameter_value COMPONENT_NAME avs
2023.05.03.13:08:33 Info: set_component_parameter_value AV_ADDRESS_W 31
2023.05.03.13:08:33 Info: set_component_parameter_value AV_NUMSYMBOLS 64
2023.05.03.13:08:33 Info: set_component_parameter_value AV_SYMBOL_W 8
2023.05.03.13:08:33 Info: set_component_parameter_value ADDRESS_UNITS SYMBOLS
2023.05.03.13:08:33 Info: set_component_parameter_value USE_WAIT_REQUEST 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_BURSTCOUNT 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_READ_DATA_VALID 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_READ 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_READ_DATA 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_WRITE 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_WRITE_DATA 1
2023.05.03.13:08:33 Info: set_component_parameter_value USE_READ_DATA_VALID 1
2023.05.03.13:08:33 Info: set_component_parameter_value AV_MAX_PENDING_READS 256
2023.05.03.13:08:33 Info: save_component 
2023.05.03.13:08:33 Info: add_connection clk_rst.clock osm_0_inst.clock
2023.05.03.13:08:33 Info: add_connection clk_rst.reset osm_0_inst.reset
2023.05.03.13:08:33 Info: add_connection ks.kernel_mem0 osm_0_inst.s0
2023.05.03.13:08:33 Info: get_instance_interface_property ks cc_snoop CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks clock_reset CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks clock_reset2x CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks cc_snoop_clk CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks kernel_cra CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks kernel_irq CLASS_NAME
2023.05.03.13:08:33 Info: get_instance_interface_property ks clock_reset_reset CLASS_NAME
2023.05.03.13:08:33 Info: sync_sysinfo_parameters 
2023.05.03.13:08:33 Info: Synchronizing System Information for Simple_task_sys
2023.05.03.13:08:33 Info: Synchronizing System Information for acl_internal_snoop
2023.05.03.13:08:33 Info: Synchronizing System Information for clk_1x
2023.05.03.13:08:33 Info: Synchronizing System Information for clk_2x
2023.05.03.13:08:33 Info: Synchronizing System Information for clk_snoop
2023.05.03.13:08:34 Info: Synchronizing System Information for kernel_cra
2023.05.03.13:08:34 Info: Synchronizing System Information for kernel_irq
2023.05.03.13:08:34 Info: Synchronizing System Information for reset
2023.05.03.13:08:34 Info: Synchronizing System Information for osm_0_inst
2023.05.03.13:08:34 Info: save_system mpsim
2023.05.03.13:08:34 Info: Replacing mpsim.clk_rst with generic component
2023.05.03.13:08:34 Info: Replacing mpsim.oirq with generic component
2023.05.03.13:08:34 Info: Replacing mpsim.ki with generic component
2023.05.03.13:08:34 Info: Replacing mpsim.osi with generic component
2023.05.03.13:08:34 Info: Info: All modules have been converted to Generic Components.
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.05.03.13:08:45 Info: Parallel IP Generation is enabled. 
2023.05.03.13:08:45 Info: Platform Designer will attempt to use 1 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2023.05.03.13:08:45 Info: 
2023.05.03.13:08:45 Info: Starting: Platform Designer system generation
2023.05.03.13:09:00 Info: 
2023.05.03.13:09:00 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:00 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop/kernel_system_clk_snoop_generation.rpt
2023.05.03.13:09:00 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:00 Info: Starting: Create simulation model
2023.05.03.13:09:00 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop --family="Arria 10" --part=Unknown
2023.05.03.13:09:00 Error: kernel_system_clk_snoop: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:00 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:00 Info: Finished: Create simulation model
2023.05.03.13:09:00 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:00 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop/sim --use-relative-paths=true
2023.05.03.13:09:00 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop/kernel_system_clk_snoop.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_snoop.ip before generating simulation scripts.
2023.05.03.13:09:00 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:03 Info: 
2023.05.03.13:09:03 Info: 
2023.05.03.13:09:03 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:03 Info: mpsim: All Generic Component instances match their respective ip files.
2023.05.03.13:09:03 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim/mpsim_generation.rpt
2023.05.03.13:09:03 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:03 Info: Starting: Create simulation model
2023.05.03.13:09:03 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim --family="Arria 10" --part=Unknown
2023.05.03.13:09:03 Info: Loading Simple_task/mpsim.qsys
2023.05.03.13:09:03 Info: Reading input file
2023.05.03.13:09:03 Info: Adding clk_rst [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module clk_rst
2023.05.03.13:09:03 Info: Adding ki [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module ki
2023.05.03.13:09:03 Info: Adding ks [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module ks
2023.05.03.13:09:03 Info: Adding oirq [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module oirq
2023.05.03.13:09:03 Info: Adding osi [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module osi
2023.05.03.13:09:03 Info: Adding osm_0_inst [altera_generic_component 1.0]
2023.05.03.13:09:03 Info: Parameterizing module osm_0_inst
2023.05.03.13:09:03 Info: Building connections
2023.05.03.13:09:03 Info: Parameterizing connections
2023.05.03.13:09:03 Info: Validating
2023.05.03.13:09:03 Info: Done reading input file
2023.05.03.13:09:03 Warning: mpsim.clk_rst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ki: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ki: Warnings found in IP parameterization.
2023.05.03.13:09:03 Warning: mpsim.oirq: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.osi: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.osm_0_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.Simple_task_sys: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.acl_internal_snoop: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.acl_internal_snoop: Warnings found in IP parameterization.
2023.05.03.13:09:03 Warning: mpsim.ks.clk_1x: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.clk_2x: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.clk_snoop: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.kernel_cra: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.kernel_irq: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:03 Warning: mpsim.ks.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
2023.05.03.13:09:03 Error: mpsim.ks: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:03 Warning: mpsim.clk_rst.clock/ki.clk: ki.clk requires 100000000Hz, but source has frequency of 0Hz
2023.05.03.13:09:03 Warning: mpsim.ks.cc_snoop: ks.cc_snoop must be connected to an Avalon-ST source
2023.05.03.13:09:03 Warning: mpsim.osi.m_mbd: osi.m_mbd must be connected to an Avalon-MM slave or exported
2023.05.03.13:09:03 Error: mpsim: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:03 Error: qsys-generate failed with exit code 3: 2 Errors, 19 Warnings
2023.05.03.13:09:03 Info: Finished: Create simulation model
2023.05.03.13:09:03 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:03 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim.qsys --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim/sim --use-relative-paths=true
2023.05.03.13:09:03 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim/mpsim.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/mpsim.qsys before generating simulation scripts.
2023.05.03.13:09:03 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:04 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x/kernel_system_clk_1x_generation.rpt
2023.05.03.13:09:04 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:04 Info: Starting: Create simulation model
2023.05.03.13:09:04 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x --family="Arria 10" --part=Unknown
2023.05.03.13:09:04 Error: kernel_system_clk_1x: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:04 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:04 Info: Finished: Create simulation model
2023.05.03.13:09:04 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:04 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x/sim --use-relative-paths=true
2023.05.03.13:09:04 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x/kernel_system_clk_1x.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_1x.ip before generating simulation scripts.
2023.05.03.13:09:04 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:04 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0/mm_slave_ks_kernel_mem0_generation.rpt
2023.05.03.13:09:04 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:04 Info: Starting: Create simulation model
2023.05.03.13:09:04 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0 --family="Arria 10" --part=Unknown
2023.05.03.13:09:04 Error: mm_slave_ks_kernel_mem0: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:04 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:04 Info: Finished: Create simulation model
2023.05.03.13:09:04 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:04 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0/sim --use-relative-paths=true
2023.05.03.13:09:04 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0/mm_slave_ks_kernel_mem0.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mm_slave_ks_kernel_mem0.ip before generating simulation scripts.
2023.05.03.13:09:04 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Info: 
2023.05.03.13:09:04 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:04 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x/kernel_system_clk_2x_generation.rpt
2023.05.03.13:09:04 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:04 Info: Starting: Create simulation model
2023.05.03.13:09:04 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x --family="Arria 10" --part=Unknown
2023.05.03.13:09:04 Error: kernel_system_clk_2x: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:04 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:04 Info: Finished: Create simulation model
2023.05.03.13:09:04 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:04 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x/sim --use-relative-paths=true
2023.05.03.13:09:04 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x/kernel_system_clk_2x.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_clk_2x.ip before generating simulation scripts.
2023.05.03.13:09:04 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:05 Info: 
2023.05.03.13:09:05 Info: 
2023.05.03.13:09:05 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:05 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst/mpsim_clk_rst_generation.rpt
2023.05.03.13:09:05 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:05 Info: Starting: Create simulation model
2023.05.03.13:09:05 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst --family="Arria 10" --part=Unknown
2023.05.03.13:09:05 Error: mpsim_clk_rst: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:05 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:05 Info: Finished: Create simulation model
2023.05.03.13:09:05 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:05 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst/sim --use-relative-paths=true
2023.05.03.13:09:05 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst/mpsim_clk_rst.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_clk_rst.ip before generating simulation scripts.
2023.05.03.13:09:05 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:05 Info: 
2023.05.03.13:09:05 Info: 
2023.05.03.13:09:05 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:05 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop/kernel_system_acl_internal_snoop_generation.rpt
2023.05.03.13:09:05 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:05 Info: Starting: Create simulation model
2023.05.03.13:09:05 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop --family="Arria 10" --part=Unknown
2023.05.03.13:09:05 Warning: kernel_system_acl_internal_snoop.acl_internal_snoop: No adaptation is needed; a pass through bridge is inserted
2023.05.03.13:09:05 Info: kernel_system_acl_internal_snoop.acl_internal_snoop: Inserting channel_adapter: pass_through_0
2023.05.03.13:09:05 Error: kernel_system_acl_internal_snoop.acl_internal_snoop: "Device family" (deviceFamily) "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:05 Error: kernel_system_acl_internal_snoop: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:05 Error: qsys-generate failed with exit code 3: 2 Errors, 1 Warning
2023.05.03.13:09:05 Info: Finished: Create simulation model
2023.05.03.13:09:05 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:05 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop/sim --use-relative-paths=true
2023.05.03.13:09:05 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop/kernel_system_acl_internal_snoop.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_acl_internal_snoop.ip before generating simulation scripts.
2023.05.03.13:09:05 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:06 Info: 
2023.05.03.13:09:06 Info: 
2023.05.03.13:09:06 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:06 Info: kernel_system: All Generic Component instances match their respective ip files.
2023.05.03.13:09:06 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system/kernel_system_generation.rpt
2023.05.03.13:09:06 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:06 Info: Starting: Create simulation model
2023.05.03.13:09:06 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system --family="Arria 10" --part=Unknown
2023.05.03.13:09:06 Info: Loading Simple_task/kernel_system.qsys
2023.05.03.13:09:06 Info: Reading input file
2023.05.03.13:09:06 Info: Adding Simple_task_sys [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module Simple_task_sys
2023.05.03.13:09:06 Info: Adding acl_internal_snoop [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module acl_internal_snoop
2023.05.03.13:09:06 Info: Adding clk_1x [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module clk_1x
2023.05.03.13:09:06 Info: Adding clk_2x [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module clk_2x
2023.05.03.13:09:06 Info: Adding clk_snoop [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module clk_snoop
2023.05.03.13:09:06 Info: Adding kernel_cra [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module kernel_cra
2023.05.03.13:09:06 Info: Adding kernel_irq [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module kernel_irq
2023.05.03.13:09:06 Info: Adding reset [altera_generic_component 1.0]
2023.05.03.13:09:06 Info: Parameterizing module reset
2023.05.03.13:09:06 Info: Building connections
2023.05.03.13:09:06 Info: Parameterizing connections
2023.05.03.13:09:06 Info: Validating
2023.05.03.13:09:06 Info: Done reading input file
2023.05.03.13:09:06 Warning: kernel_system.Simple_task_sys: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.acl_internal_snoop: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.acl_internal_snoop: Warnings found in IP parameterization.
2023.05.03.13:09:06 Warning: kernel_system.clk_1x: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.clk_2x: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.clk_snoop: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.kernel_cra: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.kernel_irq: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.reset: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2023.05.03.13:09:06 Warning: kernel_system.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
2023.05.03.13:09:06 Error: kernel_system: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:06 Error: qsys-generate failed with exit code 3: 1 Error, 10 Warnings
2023.05.03.13:09:06 Info: Finished: Create simulation model
2023.05.03.13:09:06 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:06 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system.qsys --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system/sim --use-relative-paths=true
2023.05.03.13:09:06 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system/kernel_system.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/kernel_system.qsys before generating simulation scripts.
2023.05.03.13:09:06 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:07 Info: 
2023.05.03.13:09:07 Info: 
2023.05.03.13:09:07 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:07 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq/kernel_system_kernel_irq_generation.rpt
2023.05.03.13:09:07 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:07 Info: Starting: Create simulation model
2023.05.03.13:09:07 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq --family="Arria 10" --part=Unknown
2023.05.03.13:09:07 Error: kernel_system_kernel_irq: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:07 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:07 Info: Finished: Create simulation model
2023.05.03.13:09:07 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:07 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq/sim --use-relative-paths=true
2023.05.03.13:09:07 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq/kernel_system_kernel_irq.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_irq.ip before generating simulation scripts.
2023.05.03.13:09:07 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:07 Info: 
2023.05.03.13:09:07 Info: 
2023.05.03.13:09:07 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:07 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq/mpsim_oirq_generation.rpt
2023.05.03.13:09:07 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:07 Info: Starting: Create simulation model
2023.05.03.13:09:07 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq --family="Arria 10" --part=Unknown
2023.05.03.13:09:07 Error: mpsim_oirq: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:07 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:07 Info: Finished: Create simulation model
2023.05.03.13:09:07 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:07 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq/sim --use-relative-paths=true
2023.05.03.13:09:07 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq/mpsim_oirq.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_oirq.ip before generating simulation scripts.
2023.05.03.13:09:07 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:09 Info: 
2023.05.03.13:09:09 Info: 
2023.05.03.13:09:09 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:09 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki/mpsim_ki_generation.rpt
2023.05.03.13:09:09 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:09 Info: Starting: Create simulation model
2023.05.03.13:09:09 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki --family="Arria 10" --part=Unknown
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 20.0.1 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_address_span_extender version 15.0 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 20.0.1 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 21.1 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 19.2.1 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.03.13:09:09 Error: mpsim_ki.ki: "Device family" (deviceFamily) "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:09 Error: mpsim_ki: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:09 Error: qsys-generate failed with exit code 3: 2 Errors, 10 Warnings
2023.05.03.13:09:09 Info: Finished: Create simulation model
2023.05.03.13:09:09 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:09 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki/sim --use-relative-paths=true
2023.05.03.13:09:09 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki/mpsim_ki.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_ki.ip before generating simulation scripts.
2023.05.03.13:09:09 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:09 Info: 
2023.05.03.13:09:09 Info: 
2023.05.03.13:09:09 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:09 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra/kernel_system_kernel_cra_generation.rpt
2023.05.03.13:09:09 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:09 Info: Starting: Create simulation model
2023.05.03.13:09:09 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra --family="Arria 10" --part=Unknown
2023.05.03.13:09:09 Error: kernel_system_kernel_cra: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:09 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:09 Info: Finished: Create simulation model
2023.05.03.13:09:09 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:09 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra/sim --use-relative-paths=true
2023.05.03.13:09:09 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra/kernel_system_kernel_cra.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_kernel_cra.ip before generating simulation scripts.
2023.05.03.13:09:09 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:10 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset/kernel_system_reset_generation.rpt
2023.05.03.13:09:10 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:10 Info: Starting: Create simulation model
2023.05.03.13:09:10 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset --family="Arria 10" --part=Unknown
2023.05.03.13:09:10 Error: kernel_system_reset: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:10 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:10 Info: Finished: Create simulation model
2023.05.03.13:09:10 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:10 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset/sim --use-relative-paths=true
2023.05.03.13:09:10 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset/kernel_system_reset.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_reset.ip before generating simulation scripts.
2023.05.03.13:09:10 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:10 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi/mpsim_osi_generation.rpt
2023.05.03.13:09:10 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:10 Info: Starting: Create simulation model
2023.05.03.13:09:10 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi --family="Arria 10" --part=Unknown
2023.05.03.13:09:10 Error: mpsim_osi: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:10 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:10 Info: Finished: Create simulation model
2023.05.03.13:09:10 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:10 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi/sim --use-relative-paths=true
2023.05.03.13:09:10 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi/mpsim_osi.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/mpsim/mpsim_osi.ip before generating simulation scripts.
2023.05.03.13:09:10 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Info: 
2023.05.03.13:09:10 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.03.13:09:10 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys/kernel_system_Simple_task_sys_generation.rpt
2023.05.03.13:09:10 Info: Generated by version: 21.1 build 169
2023.05.03.13:09:10 Info: Starting: Create simulation model
2023.05.03.13:09:10 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys --family="Arria 10" --part=Unknown
2023.05.03.13:09:10 Error: kernel_system_Simple_task_sys: deviceFamily "Arria 10" is out of range: "Cyclone 10 GX", "None", "Unknown"
2023.05.03.13:09:10 Error: qsys-generate failed with exit code 3: 1 Error, 0 Warnings
2023.05.03.13:09:10 Info: Finished: Create simulation model
2023.05.03.13:09:10 Info: Starting: Create Modelsim Project.
2023.05.03.13:09:10 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys/sim --use-relative-paths=true
2023.05.03.13:09:10 Error: File /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys/kernel_system_Simple_task_sys.spd not found. Please generate simulation files for system file /home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/bin/Simple_task/ip/kernel_system/kernel_system_Simple_task_sys.ip before generating simulation scripts.
2023.05.03.13:09:10 Info: Finished: Create Modelsim Project.
2023.05.03.13:09:11 Info: Finished: Platform Designer system generation
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

