{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/51-openroad-fillinsertion/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/51-openroad-fillinsertion/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/51-openroad-fillinsertion/mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/51-openroad-fillinsertion/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/51-openroad-fillinsertion/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/12-openroad-staprepnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/12-openroad-staprepnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/12-openroad-staprepnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/160MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 5,
        "design__inferred_latch__count": 0,
        "design__instance__count": 661,
        "design__instance__area": 4878.43,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00108803,
        "power__switching__total": 0.000524132,
        "power__leakage__total": 2.69103e-09,
        "power__total": 0.00161217,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.254083,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.253941,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3222,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.89734,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.3222,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 2.89734,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 65,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.3433046166738405,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -4.319100754851758,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.3433046166738405,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 7,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -1.343305,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 7,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 65,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8097872601682274,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.007219225421798719,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 4,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 4,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 3.809787,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 2,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.254083,
        "clock__skew__worst_setup": 0.253941,
        "timing__hold__ws": 0.3222,
        "timing__setup__ws": 2.89734,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.3222,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 2.89734,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 109.88 120.6",
        "design__core__bbox": "5.52 10.88 103.96 108.8",
        "design__io": 36,
        "design__die__area": 13251.5,
        "design__core__area": 9639.24,
        "design__instance__count__stdcell": 661,
        "design__instance__area__stdcell": 4878.43,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.506101,
        "design__instance__utilization__stdcell": 0.506101,
        "design__instance__count__class:inverter": 71,
        "design__instance__count__class:sequential_cell": 64,
        "design__instance__count__class:multi_input_combinational_cell": 306,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 694,
        "design__instance__count__class:tap_cell": 133,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 890241,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 7634.29,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 71,
        "design__instance__count__class:clock_buffer": 10,
        "design__instance__count__class:clock_inverter": 6,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 9,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 539,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 217,
        "route__wirelength__iter:1": 8508,
        "route__drc_errors__iter:2": 54,
        "route__wirelength__iter:2": 8371,
        "route__drc_errors__iter:3": 72,
        "route__wirelength__iter:3": 8343,
        "route__drc_errors__iter:4": 4,
        "route__wirelength__iter:4": 8355,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 8352,
        "route__drc_errors": 0,
        "route__wirelength": 8352,
        "route__vias": 3202,
        "route__vias__singlecut": 3202,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 171.54
    }
}