// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/01/2015 17:19:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module registerarray (
	clock,
	reset,
	write,
	WriteEnable,
	read_address_1,
	read_address_2,
	write_data_in,
	write_address,
	read_address_debug,
	clock_debug,
	data_out_1,
	data_out_2,
	data_out_debug);
input 	clock;
input 	reset;
input 	write;
input 	WriteEnable;
input 	[4:0] read_address_1;
input 	[4:0] read_address_2;
input 	[31:0] write_data_in;
input 	[4:0] write_address;
input 	[4:0] read_address_debug;
input 	clock_debug;
output 	[31:0] data_out_1;
output 	[31:0] data_out_2;
output 	[31:0] data_out_debug;

// Design Ports Information
// WriteEnable	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[2]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[3]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[4]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[5]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[7]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[8]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[9]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[10]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[11]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[12]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[13]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[14]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[15]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[16]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[17]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[18]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[19]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[20]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[21]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[22]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[23]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[24]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[25]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[26]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[27]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[28]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[29]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[30]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_data_in[31]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_address[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_address[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_address[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_address[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write_address[4]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_debug[0]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_debug[1]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_debug[2]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_debug[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_debug[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_debug	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_out_1[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[4]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[5]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[6]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[7]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[8]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[9]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[10]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[11]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[12]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[13]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[14]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[15]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[16]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[17]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[18]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[19]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[20]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[21]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[22]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[24]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[25]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[26]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[27]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[28]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[29]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[30]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_1[31]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[0]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[1]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[2]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[3]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[4]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[7]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[8]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[10]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[11]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[12]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[13]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[14]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[15]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[16]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[17]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[18]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[19]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[20]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[21]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[22]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[23]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[24]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[25]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[26]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[27]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[28]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[29]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[30]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_2[31]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[0]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[1]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[3]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[4]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[5]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[7]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[9]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[10]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[11]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[12]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[14]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[15]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[16]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[17]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[18]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[19]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[20]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[21]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[22]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[23]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[24]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[25]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[26]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[27]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[28]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[29]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[30]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_debug[31]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// read_address_1[0]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_1[1]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_1[2]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_1[3]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_1[4]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_2[0]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_2[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_2[2]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_2[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// read_address_2[4]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \reset~combout ;
wire \data_out_1~0_combout ;
wire \write~combout ;
wire \data_out_1[0]~1_combout ;
wire \data_out_1[0]~reg0_regout ;
wire \data_out_1~2_combout ;
wire \data_out_1[1]~reg0_regout ;
wire \data_out_1~3_combout ;
wire \data_out_1[2]~reg0_regout ;
wire \data_out_1~4_combout ;
wire \data_out_1[3]~reg0_regout ;
wire \data_out_1~5_combout ;
wire \data_out_1[4]~reg0_regout ;
wire \data_out_2~0_combout ;
wire \data_out_2[0]~reg0_regout ;
wire \data_out_2~1_combout ;
wire \data_out_2[1]~reg0_regout ;
wire \data_out_2~2_combout ;
wire \data_out_2[2]~reg0_regout ;
wire \data_out_2~3_combout ;
wire \data_out_2[3]~reg0_regout ;
wire \data_out_2~4_combout ;
wire \data_out_2[4]~reg0_regout ;
wire [4:0] \read_address_2~combout ;
wire [4:0] \read_address_1~combout ;


// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_1[1]));
// synopsys translate_off
defparam \read_address_1[1]~I .input_async_reset = "none";
defparam \read_address_1[1]~I .input_power_up = "low";
defparam \read_address_1[1]~I .input_register_mode = "none";
defparam \read_address_1[1]~I .input_sync_reset = "none";
defparam \read_address_1[1]~I .oe_async_reset = "none";
defparam \read_address_1[1]~I .oe_power_up = "low";
defparam \read_address_1[1]~I .oe_register_mode = "none";
defparam \read_address_1[1]~I .oe_sync_reset = "none";
defparam \read_address_1[1]~I .operation_mode = "input";
defparam \read_address_1[1]~I .output_async_reset = "none";
defparam \read_address_1[1]~I .output_power_up = "low";
defparam \read_address_1[1]~I .output_register_mode = "none";
defparam \read_address_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_2[0]));
// synopsys translate_off
defparam \read_address_2[0]~I .input_async_reset = "none";
defparam \read_address_2[0]~I .input_power_up = "low";
defparam \read_address_2[0]~I .input_register_mode = "none";
defparam \read_address_2[0]~I .input_sync_reset = "none";
defparam \read_address_2[0]~I .oe_async_reset = "none";
defparam \read_address_2[0]~I .oe_power_up = "low";
defparam \read_address_2[0]~I .oe_register_mode = "none";
defparam \read_address_2[0]~I .oe_sync_reset = "none";
defparam \read_address_2[0]~I .operation_mode = "input";
defparam \read_address_2[0]~I .output_async_reset = "none";
defparam \read_address_2[0]~I .output_power_up = "low";
defparam \read_address_2[0]~I .output_register_mode = "none";
defparam \read_address_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_1[0]));
// synopsys translate_off
defparam \read_address_1[0]~I .input_async_reset = "none";
defparam \read_address_1[0]~I .input_power_up = "low";
defparam \read_address_1[0]~I .input_register_mode = "none";
defparam \read_address_1[0]~I .input_sync_reset = "none";
defparam \read_address_1[0]~I .oe_async_reset = "none";
defparam \read_address_1[0]~I .oe_power_up = "low";
defparam \read_address_1[0]~I .oe_register_mode = "none";
defparam \read_address_1[0]~I .oe_sync_reset = "none";
defparam \read_address_1[0]~I .operation_mode = "input";
defparam \read_address_1[0]~I .output_async_reset = "none";
defparam \read_address_1[0]~I .output_power_up = "low";
defparam \read_address_1[0]~I .output_register_mode = "none";
defparam \read_address_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N24
cycloneii_lcell_comb \data_out_1~0 (
// Equation(s):
// \data_out_1~0_combout  = (!\reset~combout  & \read_address_1~combout [0])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\read_address_1~combout [0]),
	.cin(gnd),
	.combout(\data_out_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1~0 .lut_mask = 16'h3300;
defparam \data_out_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\write~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write));
// synopsys translate_off
defparam \write~I .input_async_reset = "none";
defparam \write~I .input_power_up = "low";
defparam \write~I .input_register_mode = "none";
defparam \write~I .input_sync_reset = "none";
defparam \write~I .oe_async_reset = "none";
defparam \write~I .oe_power_up = "low";
defparam \write~I .oe_register_mode = "none";
defparam \write~I .oe_sync_reset = "none";
defparam \write~I .operation_mode = "input";
defparam \write~I .output_async_reset = "none";
defparam \write~I .output_power_up = "low";
defparam \write~I .output_register_mode = "none";
defparam \write~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N12
cycloneii_lcell_comb \data_out_1[0]~1 (
// Equation(s):
// \data_out_1[0]~1_combout  = (\reset~combout ) # (!\write~combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\write~combout ),
	.cin(gnd),
	.combout(\data_out_1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1[0]~1 .lut_mask = 16'hCCFF;
defparam \data_out_1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N25
cycloneii_lcell_ff \data_out_1[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_1[0]~reg0_regout ));

// Location: LCCOMB_X1_Y32_N26
cycloneii_lcell_comb \data_out_1~2 (
// Equation(s):
// \data_out_1~2_combout  = (\read_address_1~combout [1] & !\reset~combout )

	.dataa(\read_address_1~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\data_out_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1~2 .lut_mask = 16'h00AA;
defparam \data_out_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N27
cycloneii_lcell_ff \data_out_1[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_1[1]~reg0_regout ));

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_1[2]));
// synopsys translate_off
defparam \read_address_1[2]~I .input_async_reset = "none";
defparam \read_address_1[2]~I .input_power_up = "low";
defparam \read_address_1[2]~I .input_register_mode = "none";
defparam \read_address_1[2]~I .input_sync_reset = "none";
defparam \read_address_1[2]~I .oe_async_reset = "none";
defparam \read_address_1[2]~I .oe_power_up = "low";
defparam \read_address_1[2]~I .oe_register_mode = "none";
defparam \read_address_1[2]~I .oe_sync_reset = "none";
defparam \read_address_1[2]~I .operation_mode = "input";
defparam \read_address_1[2]~I .output_async_reset = "none";
defparam \read_address_1[2]~I .output_power_up = "low";
defparam \read_address_1[2]~I .output_register_mode = "none";
defparam \read_address_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N28
cycloneii_lcell_comb \data_out_1~3 (
// Equation(s):
// \data_out_1~3_combout  = (\read_address_1~combout [2] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\read_address_1~combout [2]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\data_out_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1~3 .lut_mask = 16'h00F0;
defparam \data_out_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N29
cycloneii_lcell_ff \data_out_1[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_1[2]~reg0_regout ));

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_1[3]));
// synopsys translate_off
defparam \read_address_1[3]~I .input_async_reset = "none";
defparam \read_address_1[3]~I .input_power_up = "low";
defparam \read_address_1[3]~I .input_register_mode = "none";
defparam \read_address_1[3]~I .input_sync_reset = "none";
defparam \read_address_1[3]~I .oe_async_reset = "none";
defparam \read_address_1[3]~I .oe_power_up = "low";
defparam \read_address_1[3]~I .oe_register_mode = "none";
defparam \read_address_1[3]~I .oe_sync_reset = "none";
defparam \read_address_1[3]~I .operation_mode = "input";
defparam \read_address_1[3]~I .output_async_reset = "none";
defparam \read_address_1[3]~I .output_power_up = "low";
defparam \read_address_1[3]~I .output_register_mode = "none";
defparam \read_address_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N22
cycloneii_lcell_comb \data_out_1~4 (
// Equation(s):
// \data_out_1~4_combout  = (\read_address_1~combout [3] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\read_address_1~combout [3]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\data_out_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1~4 .lut_mask = 16'h00F0;
defparam \data_out_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N23
cycloneii_lcell_ff \data_out_1[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_1[3]~reg0_regout ));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_1[4]));
// synopsys translate_off
defparam \read_address_1[4]~I .input_async_reset = "none";
defparam \read_address_1[4]~I .input_power_up = "low";
defparam \read_address_1[4]~I .input_register_mode = "none";
defparam \read_address_1[4]~I .input_sync_reset = "none";
defparam \read_address_1[4]~I .oe_async_reset = "none";
defparam \read_address_1[4]~I .oe_power_up = "low";
defparam \read_address_1[4]~I .oe_register_mode = "none";
defparam \read_address_1[4]~I .oe_sync_reset = "none";
defparam \read_address_1[4]~I .operation_mode = "input";
defparam \read_address_1[4]~I .output_async_reset = "none";
defparam \read_address_1[4]~I .output_power_up = "low";
defparam \read_address_1[4]~I .output_register_mode = "none";
defparam \read_address_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \data_out_1~5 (
// Equation(s):
// \data_out_1~5_combout  = (!\reset~combout  & \read_address_1~combout [4])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\read_address_1~combout [4]),
	.cin(gnd),
	.combout(\data_out_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_1~5 .lut_mask = 16'h3300;
defparam \data_out_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N1
cycloneii_lcell_ff \data_out_1[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_1[4]~reg0_regout ));

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \data_out_2~0 (
// Equation(s):
// \data_out_2~0_combout  = (\read_address_2~combout [0] & !\reset~combout )

	.dataa(\read_address_2~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\data_out_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_2~0 .lut_mask = 16'h00AA;
defparam \data_out_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N11
cycloneii_lcell_ff \data_out_2[0]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_2[0]~reg0_regout ));

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_2[1]));
// synopsys translate_off
defparam \read_address_2[1]~I .input_async_reset = "none";
defparam \read_address_2[1]~I .input_power_up = "low";
defparam \read_address_2[1]~I .input_register_mode = "none";
defparam \read_address_2[1]~I .input_sync_reset = "none";
defparam \read_address_2[1]~I .oe_async_reset = "none";
defparam \read_address_2[1]~I .oe_power_up = "low";
defparam \read_address_2[1]~I .oe_register_mode = "none";
defparam \read_address_2[1]~I .oe_sync_reset = "none";
defparam \read_address_2[1]~I .operation_mode = "input";
defparam \read_address_2[1]~I .output_async_reset = "none";
defparam \read_address_2[1]~I .output_power_up = "low";
defparam \read_address_2[1]~I .output_register_mode = "none";
defparam \read_address_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N4
cycloneii_lcell_comb \data_out_2~1 (
// Equation(s):
// \data_out_2~1_combout  = (!\reset~combout  & \read_address_2~combout [1])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\read_address_2~combout [1]),
	.cin(gnd),
	.combout(\data_out_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_2~1 .lut_mask = 16'h3300;
defparam \data_out_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N5
cycloneii_lcell_ff \data_out_2[1]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_2[1]~reg0_regout ));

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_2[2]));
// synopsys translate_off
defparam \read_address_2[2]~I .input_async_reset = "none";
defparam \read_address_2[2]~I .input_power_up = "low";
defparam \read_address_2[2]~I .input_register_mode = "none";
defparam \read_address_2[2]~I .input_sync_reset = "none";
defparam \read_address_2[2]~I .oe_async_reset = "none";
defparam \read_address_2[2]~I .oe_power_up = "low";
defparam \read_address_2[2]~I .oe_register_mode = "none";
defparam \read_address_2[2]~I .oe_sync_reset = "none";
defparam \read_address_2[2]~I .operation_mode = "input";
defparam \read_address_2[2]~I .output_async_reset = "none";
defparam \read_address_2[2]~I .output_power_up = "low";
defparam \read_address_2[2]~I .output_register_mode = "none";
defparam \read_address_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N14
cycloneii_lcell_comb \data_out_2~2 (
// Equation(s):
// \data_out_2~2_combout  = (!\reset~combout  & \read_address_2~combout [2])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\read_address_2~combout [2]),
	.cin(gnd),
	.combout(\data_out_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_2~2 .lut_mask = 16'h3300;
defparam \data_out_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N15
cycloneii_lcell_ff \data_out_2[2]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_2[2]~reg0_regout ));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_2[3]));
// synopsys translate_off
defparam \read_address_2[3]~I .input_async_reset = "none";
defparam \read_address_2[3]~I .input_power_up = "low";
defparam \read_address_2[3]~I .input_register_mode = "none";
defparam \read_address_2[3]~I .input_sync_reset = "none";
defparam \read_address_2[3]~I .oe_async_reset = "none";
defparam \read_address_2[3]~I .oe_power_up = "low";
defparam \read_address_2[3]~I .oe_register_mode = "none";
defparam \read_address_2[3]~I .oe_sync_reset = "none";
defparam \read_address_2[3]~I .operation_mode = "input";
defparam \read_address_2[3]~I .output_async_reset = "none";
defparam \read_address_2[3]~I .output_power_up = "low";
defparam \read_address_2[3]~I .output_register_mode = "none";
defparam \read_address_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N8
cycloneii_lcell_comb \data_out_2~3 (
// Equation(s):
// \data_out_2~3_combout  = (!\reset~combout  & \read_address_2~combout [3])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\read_address_2~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\data_out_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_2~3 .lut_mask = 16'h3030;
defparam \data_out_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N9
cycloneii_lcell_ff \data_out_2[3]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_2[3]~reg0_regout ));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\read_address_2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_2[4]));
// synopsys translate_off
defparam \read_address_2[4]~I .input_async_reset = "none";
defparam \read_address_2[4]~I .input_power_up = "low";
defparam \read_address_2[4]~I .input_register_mode = "none";
defparam \read_address_2[4]~I .input_sync_reset = "none";
defparam \read_address_2[4]~I .oe_async_reset = "none";
defparam \read_address_2[4]~I .oe_power_up = "low";
defparam \read_address_2[4]~I .oe_register_mode = "none";
defparam \read_address_2[4]~I .oe_sync_reset = "none";
defparam \read_address_2[4]~I .operation_mode = "input";
defparam \read_address_2[4]~I .output_async_reset = "none";
defparam \read_address_2[4]~I .output_power_up = "low";
defparam \read_address_2[4]~I .output_register_mode = "none";
defparam \read_address_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N18
cycloneii_lcell_comb \data_out_2~4 (
// Equation(s):
// \data_out_2~4_combout  = (!\reset~combout  & \read_address_2~combout [4])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\read_address_2~combout [4]),
	.cin(gnd),
	.combout(\data_out_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_2~4 .lut_mask = 16'h3300;
defparam \data_out_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N19
cycloneii_lcell_ff \data_out_2[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data_out_2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_out_1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\data_out_2[4]~reg0_regout ));

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WriteEnable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WriteEnable));
// synopsys translate_off
defparam \WriteEnable~I .input_async_reset = "none";
defparam \WriteEnable~I .input_power_up = "low";
defparam \WriteEnable~I .input_register_mode = "none";
defparam \WriteEnable~I .input_sync_reset = "none";
defparam \WriteEnable~I .oe_async_reset = "none";
defparam \WriteEnable~I .oe_power_up = "low";
defparam \WriteEnable~I .oe_register_mode = "none";
defparam \WriteEnable~I .oe_sync_reset = "none";
defparam \WriteEnable~I .operation_mode = "input";
defparam \WriteEnable~I .output_async_reset = "none";
defparam \WriteEnable~I .output_power_up = "low";
defparam \WriteEnable~I .output_register_mode = "none";
defparam \WriteEnable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[0]));
// synopsys translate_off
defparam \write_data_in[0]~I .input_async_reset = "none";
defparam \write_data_in[0]~I .input_power_up = "low";
defparam \write_data_in[0]~I .input_register_mode = "none";
defparam \write_data_in[0]~I .input_sync_reset = "none";
defparam \write_data_in[0]~I .oe_async_reset = "none";
defparam \write_data_in[0]~I .oe_power_up = "low";
defparam \write_data_in[0]~I .oe_register_mode = "none";
defparam \write_data_in[0]~I .oe_sync_reset = "none";
defparam \write_data_in[0]~I .operation_mode = "input";
defparam \write_data_in[0]~I .output_async_reset = "none";
defparam \write_data_in[0]~I .output_power_up = "low";
defparam \write_data_in[0]~I .output_register_mode = "none";
defparam \write_data_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[1]));
// synopsys translate_off
defparam \write_data_in[1]~I .input_async_reset = "none";
defparam \write_data_in[1]~I .input_power_up = "low";
defparam \write_data_in[1]~I .input_register_mode = "none";
defparam \write_data_in[1]~I .input_sync_reset = "none";
defparam \write_data_in[1]~I .oe_async_reset = "none";
defparam \write_data_in[1]~I .oe_power_up = "low";
defparam \write_data_in[1]~I .oe_register_mode = "none";
defparam \write_data_in[1]~I .oe_sync_reset = "none";
defparam \write_data_in[1]~I .operation_mode = "input";
defparam \write_data_in[1]~I .output_async_reset = "none";
defparam \write_data_in[1]~I .output_power_up = "low";
defparam \write_data_in[1]~I .output_register_mode = "none";
defparam \write_data_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[2]));
// synopsys translate_off
defparam \write_data_in[2]~I .input_async_reset = "none";
defparam \write_data_in[2]~I .input_power_up = "low";
defparam \write_data_in[2]~I .input_register_mode = "none";
defparam \write_data_in[2]~I .input_sync_reset = "none";
defparam \write_data_in[2]~I .oe_async_reset = "none";
defparam \write_data_in[2]~I .oe_power_up = "low";
defparam \write_data_in[2]~I .oe_register_mode = "none";
defparam \write_data_in[2]~I .oe_sync_reset = "none";
defparam \write_data_in[2]~I .operation_mode = "input";
defparam \write_data_in[2]~I .output_async_reset = "none";
defparam \write_data_in[2]~I .output_power_up = "low";
defparam \write_data_in[2]~I .output_register_mode = "none";
defparam \write_data_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[3]));
// synopsys translate_off
defparam \write_data_in[3]~I .input_async_reset = "none";
defparam \write_data_in[3]~I .input_power_up = "low";
defparam \write_data_in[3]~I .input_register_mode = "none";
defparam \write_data_in[3]~I .input_sync_reset = "none";
defparam \write_data_in[3]~I .oe_async_reset = "none";
defparam \write_data_in[3]~I .oe_power_up = "low";
defparam \write_data_in[3]~I .oe_register_mode = "none";
defparam \write_data_in[3]~I .oe_sync_reset = "none";
defparam \write_data_in[3]~I .operation_mode = "input";
defparam \write_data_in[3]~I .output_async_reset = "none";
defparam \write_data_in[3]~I .output_power_up = "low";
defparam \write_data_in[3]~I .output_register_mode = "none";
defparam \write_data_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[4]));
// synopsys translate_off
defparam \write_data_in[4]~I .input_async_reset = "none";
defparam \write_data_in[4]~I .input_power_up = "low";
defparam \write_data_in[4]~I .input_register_mode = "none";
defparam \write_data_in[4]~I .input_sync_reset = "none";
defparam \write_data_in[4]~I .oe_async_reset = "none";
defparam \write_data_in[4]~I .oe_power_up = "low";
defparam \write_data_in[4]~I .oe_register_mode = "none";
defparam \write_data_in[4]~I .oe_sync_reset = "none";
defparam \write_data_in[4]~I .operation_mode = "input";
defparam \write_data_in[4]~I .output_async_reset = "none";
defparam \write_data_in[4]~I .output_power_up = "low";
defparam \write_data_in[4]~I .output_register_mode = "none";
defparam \write_data_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[5]));
// synopsys translate_off
defparam \write_data_in[5]~I .input_async_reset = "none";
defparam \write_data_in[5]~I .input_power_up = "low";
defparam \write_data_in[5]~I .input_register_mode = "none";
defparam \write_data_in[5]~I .input_sync_reset = "none";
defparam \write_data_in[5]~I .oe_async_reset = "none";
defparam \write_data_in[5]~I .oe_power_up = "low";
defparam \write_data_in[5]~I .oe_register_mode = "none";
defparam \write_data_in[5]~I .oe_sync_reset = "none";
defparam \write_data_in[5]~I .operation_mode = "input";
defparam \write_data_in[5]~I .output_async_reset = "none";
defparam \write_data_in[5]~I .output_power_up = "low";
defparam \write_data_in[5]~I .output_register_mode = "none";
defparam \write_data_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[6]));
// synopsys translate_off
defparam \write_data_in[6]~I .input_async_reset = "none";
defparam \write_data_in[6]~I .input_power_up = "low";
defparam \write_data_in[6]~I .input_register_mode = "none";
defparam \write_data_in[6]~I .input_sync_reset = "none";
defparam \write_data_in[6]~I .oe_async_reset = "none";
defparam \write_data_in[6]~I .oe_power_up = "low";
defparam \write_data_in[6]~I .oe_register_mode = "none";
defparam \write_data_in[6]~I .oe_sync_reset = "none";
defparam \write_data_in[6]~I .operation_mode = "input";
defparam \write_data_in[6]~I .output_async_reset = "none";
defparam \write_data_in[6]~I .output_power_up = "low";
defparam \write_data_in[6]~I .output_register_mode = "none";
defparam \write_data_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[7]));
// synopsys translate_off
defparam \write_data_in[7]~I .input_async_reset = "none";
defparam \write_data_in[7]~I .input_power_up = "low";
defparam \write_data_in[7]~I .input_register_mode = "none";
defparam \write_data_in[7]~I .input_sync_reset = "none";
defparam \write_data_in[7]~I .oe_async_reset = "none";
defparam \write_data_in[7]~I .oe_power_up = "low";
defparam \write_data_in[7]~I .oe_register_mode = "none";
defparam \write_data_in[7]~I .oe_sync_reset = "none";
defparam \write_data_in[7]~I .operation_mode = "input";
defparam \write_data_in[7]~I .output_async_reset = "none";
defparam \write_data_in[7]~I .output_power_up = "low";
defparam \write_data_in[7]~I .output_register_mode = "none";
defparam \write_data_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[8]));
// synopsys translate_off
defparam \write_data_in[8]~I .input_async_reset = "none";
defparam \write_data_in[8]~I .input_power_up = "low";
defparam \write_data_in[8]~I .input_register_mode = "none";
defparam \write_data_in[8]~I .input_sync_reset = "none";
defparam \write_data_in[8]~I .oe_async_reset = "none";
defparam \write_data_in[8]~I .oe_power_up = "low";
defparam \write_data_in[8]~I .oe_register_mode = "none";
defparam \write_data_in[8]~I .oe_sync_reset = "none";
defparam \write_data_in[8]~I .operation_mode = "input";
defparam \write_data_in[8]~I .output_async_reset = "none";
defparam \write_data_in[8]~I .output_power_up = "low";
defparam \write_data_in[8]~I .output_register_mode = "none";
defparam \write_data_in[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[9]));
// synopsys translate_off
defparam \write_data_in[9]~I .input_async_reset = "none";
defparam \write_data_in[9]~I .input_power_up = "low";
defparam \write_data_in[9]~I .input_register_mode = "none";
defparam \write_data_in[9]~I .input_sync_reset = "none";
defparam \write_data_in[9]~I .oe_async_reset = "none";
defparam \write_data_in[9]~I .oe_power_up = "low";
defparam \write_data_in[9]~I .oe_register_mode = "none";
defparam \write_data_in[9]~I .oe_sync_reset = "none";
defparam \write_data_in[9]~I .operation_mode = "input";
defparam \write_data_in[9]~I .output_async_reset = "none";
defparam \write_data_in[9]~I .output_power_up = "low";
defparam \write_data_in[9]~I .output_register_mode = "none";
defparam \write_data_in[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[10]));
// synopsys translate_off
defparam \write_data_in[10]~I .input_async_reset = "none";
defparam \write_data_in[10]~I .input_power_up = "low";
defparam \write_data_in[10]~I .input_register_mode = "none";
defparam \write_data_in[10]~I .input_sync_reset = "none";
defparam \write_data_in[10]~I .oe_async_reset = "none";
defparam \write_data_in[10]~I .oe_power_up = "low";
defparam \write_data_in[10]~I .oe_register_mode = "none";
defparam \write_data_in[10]~I .oe_sync_reset = "none";
defparam \write_data_in[10]~I .operation_mode = "input";
defparam \write_data_in[10]~I .output_async_reset = "none";
defparam \write_data_in[10]~I .output_power_up = "low";
defparam \write_data_in[10]~I .output_register_mode = "none";
defparam \write_data_in[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[11]));
// synopsys translate_off
defparam \write_data_in[11]~I .input_async_reset = "none";
defparam \write_data_in[11]~I .input_power_up = "low";
defparam \write_data_in[11]~I .input_register_mode = "none";
defparam \write_data_in[11]~I .input_sync_reset = "none";
defparam \write_data_in[11]~I .oe_async_reset = "none";
defparam \write_data_in[11]~I .oe_power_up = "low";
defparam \write_data_in[11]~I .oe_register_mode = "none";
defparam \write_data_in[11]~I .oe_sync_reset = "none";
defparam \write_data_in[11]~I .operation_mode = "input";
defparam \write_data_in[11]~I .output_async_reset = "none";
defparam \write_data_in[11]~I .output_power_up = "low";
defparam \write_data_in[11]~I .output_register_mode = "none";
defparam \write_data_in[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[12]));
// synopsys translate_off
defparam \write_data_in[12]~I .input_async_reset = "none";
defparam \write_data_in[12]~I .input_power_up = "low";
defparam \write_data_in[12]~I .input_register_mode = "none";
defparam \write_data_in[12]~I .input_sync_reset = "none";
defparam \write_data_in[12]~I .oe_async_reset = "none";
defparam \write_data_in[12]~I .oe_power_up = "low";
defparam \write_data_in[12]~I .oe_register_mode = "none";
defparam \write_data_in[12]~I .oe_sync_reset = "none";
defparam \write_data_in[12]~I .operation_mode = "input";
defparam \write_data_in[12]~I .output_async_reset = "none";
defparam \write_data_in[12]~I .output_power_up = "low";
defparam \write_data_in[12]~I .output_register_mode = "none";
defparam \write_data_in[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[13]));
// synopsys translate_off
defparam \write_data_in[13]~I .input_async_reset = "none";
defparam \write_data_in[13]~I .input_power_up = "low";
defparam \write_data_in[13]~I .input_register_mode = "none";
defparam \write_data_in[13]~I .input_sync_reset = "none";
defparam \write_data_in[13]~I .oe_async_reset = "none";
defparam \write_data_in[13]~I .oe_power_up = "low";
defparam \write_data_in[13]~I .oe_register_mode = "none";
defparam \write_data_in[13]~I .oe_sync_reset = "none";
defparam \write_data_in[13]~I .operation_mode = "input";
defparam \write_data_in[13]~I .output_async_reset = "none";
defparam \write_data_in[13]~I .output_power_up = "low";
defparam \write_data_in[13]~I .output_register_mode = "none";
defparam \write_data_in[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[14]));
// synopsys translate_off
defparam \write_data_in[14]~I .input_async_reset = "none";
defparam \write_data_in[14]~I .input_power_up = "low";
defparam \write_data_in[14]~I .input_register_mode = "none";
defparam \write_data_in[14]~I .input_sync_reset = "none";
defparam \write_data_in[14]~I .oe_async_reset = "none";
defparam \write_data_in[14]~I .oe_power_up = "low";
defparam \write_data_in[14]~I .oe_register_mode = "none";
defparam \write_data_in[14]~I .oe_sync_reset = "none";
defparam \write_data_in[14]~I .operation_mode = "input";
defparam \write_data_in[14]~I .output_async_reset = "none";
defparam \write_data_in[14]~I .output_power_up = "low";
defparam \write_data_in[14]~I .output_register_mode = "none";
defparam \write_data_in[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[15]));
// synopsys translate_off
defparam \write_data_in[15]~I .input_async_reset = "none";
defparam \write_data_in[15]~I .input_power_up = "low";
defparam \write_data_in[15]~I .input_register_mode = "none";
defparam \write_data_in[15]~I .input_sync_reset = "none";
defparam \write_data_in[15]~I .oe_async_reset = "none";
defparam \write_data_in[15]~I .oe_power_up = "low";
defparam \write_data_in[15]~I .oe_register_mode = "none";
defparam \write_data_in[15]~I .oe_sync_reset = "none";
defparam \write_data_in[15]~I .operation_mode = "input";
defparam \write_data_in[15]~I .output_async_reset = "none";
defparam \write_data_in[15]~I .output_power_up = "low";
defparam \write_data_in[15]~I .output_register_mode = "none";
defparam \write_data_in[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[16]));
// synopsys translate_off
defparam \write_data_in[16]~I .input_async_reset = "none";
defparam \write_data_in[16]~I .input_power_up = "low";
defparam \write_data_in[16]~I .input_register_mode = "none";
defparam \write_data_in[16]~I .input_sync_reset = "none";
defparam \write_data_in[16]~I .oe_async_reset = "none";
defparam \write_data_in[16]~I .oe_power_up = "low";
defparam \write_data_in[16]~I .oe_register_mode = "none";
defparam \write_data_in[16]~I .oe_sync_reset = "none";
defparam \write_data_in[16]~I .operation_mode = "input";
defparam \write_data_in[16]~I .output_async_reset = "none";
defparam \write_data_in[16]~I .output_power_up = "low";
defparam \write_data_in[16]~I .output_register_mode = "none";
defparam \write_data_in[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[17]));
// synopsys translate_off
defparam \write_data_in[17]~I .input_async_reset = "none";
defparam \write_data_in[17]~I .input_power_up = "low";
defparam \write_data_in[17]~I .input_register_mode = "none";
defparam \write_data_in[17]~I .input_sync_reset = "none";
defparam \write_data_in[17]~I .oe_async_reset = "none";
defparam \write_data_in[17]~I .oe_power_up = "low";
defparam \write_data_in[17]~I .oe_register_mode = "none";
defparam \write_data_in[17]~I .oe_sync_reset = "none";
defparam \write_data_in[17]~I .operation_mode = "input";
defparam \write_data_in[17]~I .output_async_reset = "none";
defparam \write_data_in[17]~I .output_power_up = "low";
defparam \write_data_in[17]~I .output_register_mode = "none";
defparam \write_data_in[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[18]));
// synopsys translate_off
defparam \write_data_in[18]~I .input_async_reset = "none";
defparam \write_data_in[18]~I .input_power_up = "low";
defparam \write_data_in[18]~I .input_register_mode = "none";
defparam \write_data_in[18]~I .input_sync_reset = "none";
defparam \write_data_in[18]~I .oe_async_reset = "none";
defparam \write_data_in[18]~I .oe_power_up = "low";
defparam \write_data_in[18]~I .oe_register_mode = "none";
defparam \write_data_in[18]~I .oe_sync_reset = "none";
defparam \write_data_in[18]~I .operation_mode = "input";
defparam \write_data_in[18]~I .output_async_reset = "none";
defparam \write_data_in[18]~I .output_power_up = "low";
defparam \write_data_in[18]~I .output_register_mode = "none";
defparam \write_data_in[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[19]));
// synopsys translate_off
defparam \write_data_in[19]~I .input_async_reset = "none";
defparam \write_data_in[19]~I .input_power_up = "low";
defparam \write_data_in[19]~I .input_register_mode = "none";
defparam \write_data_in[19]~I .input_sync_reset = "none";
defparam \write_data_in[19]~I .oe_async_reset = "none";
defparam \write_data_in[19]~I .oe_power_up = "low";
defparam \write_data_in[19]~I .oe_register_mode = "none";
defparam \write_data_in[19]~I .oe_sync_reset = "none";
defparam \write_data_in[19]~I .operation_mode = "input";
defparam \write_data_in[19]~I .output_async_reset = "none";
defparam \write_data_in[19]~I .output_power_up = "low";
defparam \write_data_in[19]~I .output_register_mode = "none";
defparam \write_data_in[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[20]));
// synopsys translate_off
defparam \write_data_in[20]~I .input_async_reset = "none";
defparam \write_data_in[20]~I .input_power_up = "low";
defparam \write_data_in[20]~I .input_register_mode = "none";
defparam \write_data_in[20]~I .input_sync_reset = "none";
defparam \write_data_in[20]~I .oe_async_reset = "none";
defparam \write_data_in[20]~I .oe_power_up = "low";
defparam \write_data_in[20]~I .oe_register_mode = "none";
defparam \write_data_in[20]~I .oe_sync_reset = "none";
defparam \write_data_in[20]~I .operation_mode = "input";
defparam \write_data_in[20]~I .output_async_reset = "none";
defparam \write_data_in[20]~I .output_power_up = "low";
defparam \write_data_in[20]~I .output_register_mode = "none";
defparam \write_data_in[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[21]));
// synopsys translate_off
defparam \write_data_in[21]~I .input_async_reset = "none";
defparam \write_data_in[21]~I .input_power_up = "low";
defparam \write_data_in[21]~I .input_register_mode = "none";
defparam \write_data_in[21]~I .input_sync_reset = "none";
defparam \write_data_in[21]~I .oe_async_reset = "none";
defparam \write_data_in[21]~I .oe_power_up = "low";
defparam \write_data_in[21]~I .oe_register_mode = "none";
defparam \write_data_in[21]~I .oe_sync_reset = "none";
defparam \write_data_in[21]~I .operation_mode = "input";
defparam \write_data_in[21]~I .output_async_reset = "none";
defparam \write_data_in[21]~I .output_power_up = "low";
defparam \write_data_in[21]~I .output_register_mode = "none";
defparam \write_data_in[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[22]));
// synopsys translate_off
defparam \write_data_in[22]~I .input_async_reset = "none";
defparam \write_data_in[22]~I .input_power_up = "low";
defparam \write_data_in[22]~I .input_register_mode = "none";
defparam \write_data_in[22]~I .input_sync_reset = "none";
defparam \write_data_in[22]~I .oe_async_reset = "none";
defparam \write_data_in[22]~I .oe_power_up = "low";
defparam \write_data_in[22]~I .oe_register_mode = "none";
defparam \write_data_in[22]~I .oe_sync_reset = "none";
defparam \write_data_in[22]~I .operation_mode = "input";
defparam \write_data_in[22]~I .output_async_reset = "none";
defparam \write_data_in[22]~I .output_power_up = "low";
defparam \write_data_in[22]~I .output_register_mode = "none";
defparam \write_data_in[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[23]));
// synopsys translate_off
defparam \write_data_in[23]~I .input_async_reset = "none";
defparam \write_data_in[23]~I .input_power_up = "low";
defparam \write_data_in[23]~I .input_register_mode = "none";
defparam \write_data_in[23]~I .input_sync_reset = "none";
defparam \write_data_in[23]~I .oe_async_reset = "none";
defparam \write_data_in[23]~I .oe_power_up = "low";
defparam \write_data_in[23]~I .oe_register_mode = "none";
defparam \write_data_in[23]~I .oe_sync_reset = "none";
defparam \write_data_in[23]~I .operation_mode = "input";
defparam \write_data_in[23]~I .output_async_reset = "none";
defparam \write_data_in[23]~I .output_power_up = "low";
defparam \write_data_in[23]~I .output_register_mode = "none";
defparam \write_data_in[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[24]));
// synopsys translate_off
defparam \write_data_in[24]~I .input_async_reset = "none";
defparam \write_data_in[24]~I .input_power_up = "low";
defparam \write_data_in[24]~I .input_register_mode = "none";
defparam \write_data_in[24]~I .input_sync_reset = "none";
defparam \write_data_in[24]~I .oe_async_reset = "none";
defparam \write_data_in[24]~I .oe_power_up = "low";
defparam \write_data_in[24]~I .oe_register_mode = "none";
defparam \write_data_in[24]~I .oe_sync_reset = "none";
defparam \write_data_in[24]~I .operation_mode = "input";
defparam \write_data_in[24]~I .output_async_reset = "none";
defparam \write_data_in[24]~I .output_power_up = "low";
defparam \write_data_in[24]~I .output_register_mode = "none";
defparam \write_data_in[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[25]));
// synopsys translate_off
defparam \write_data_in[25]~I .input_async_reset = "none";
defparam \write_data_in[25]~I .input_power_up = "low";
defparam \write_data_in[25]~I .input_register_mode = "none";
defparam \write_data_in[25]~I .input_sync_reset = "none";
defparam \write_data_in[25]~I .oe_async_reset = "none";
defparam \write_data_in[25]~I .oe_power_up = "low";
defparam \write_data_in[25]~I .oe_register_mode = "none";
defparam \write_data_in[25]~I .oe_sync_reset = "none";
defparam \write_data_in[25]~I .operation_mode = "input";
defparam \write_data_in[25]~I .output_async_reset = "none";
defparam \write_data_in[25]~I .output_power_up = "low";
defparam \write_data_in[25]~I .output_register_mode = "none";
defparam \write_data_in[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[26]));
// synopsys translate_off
defparam \write_data_in[26]~I .input_async_reset = "none";
defparam \write_data_in[26]~I .input_power_up = "low";
defparam \write_data_in[26]~I .input_register_mode = "none";
defparam \write_data_in[26]~I .input_sync_reset = "none";
defparam \write_data_in[26]~I .oe_async_reset = "none";
defparam \write_data_in[26]~I .oe_power_up = "low";
defparam \write_data_in[26]~I .oe_register_mode = "none";
defparam \write_data_in[26]~I .oe_sync_reset = "none";
defparam \write_data_in[26]~I .operation_mode = "input";
defparam \write_data_in[26]~I .output_async_reset = "none";
defparam \write_data_in[26]~I .output_power_up = "low";
defparam \write_data_in[26]~I .output_register_mode = "none";
defparam \write_data_in[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[27]));
// synopsys translate_off
defparam \write_data_in[27]~I .input_async_reset = "none";
defparam \write_data_in[27]~I .input_power_up = "low";
defparam \write_data_in[27]~I .input_register_mode = "none";
defparam \write_data_in[27]~I .input_sync_reset = "none";
defparam \write_data_in[27]~I .oe_async_reset = "none";
defparam \write_data_in[27]~I .oe_power_up = "low";
defparam \write_data_in[27]~I .oe_register_mode = "none";
defparam \write_data_in[27]~I .oe_sync_reset = "none";
defparam \write_data_in[27]~I .operation_mode = "input";
defparam \write_data_in[27]~I .output_async_reset = "none";
defparam \write_data_in[27]~I .output_power_up = "low";
defparam \write_data_in[27]~I .output_register_mode = "none";
defparam \write_data_in[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[28]));
// synopsys translate_off
defparam \write_data_in[28]~I .input_async_reset = "none";
defparam \write_data_in[28]~I .input_power_up = "low";
defparam \write_data_in[28]~I .input_register_mode = "none";
defparam \write_data_in[28]~I .input_sync_reset = "none";
defparam \write_data_in[28]~I .oe_async_reset = "none";
defparam \write_data_in[28]~I .oe_power_up = "low";
defparam \write_data_in[28]~I .oe_register_mode = "none";
defparam \write_data_in[28]~I .oe_sync_reset = "none";
defparam \write_data_in[28]~I .operation_mode = "input";
defparam \write_data_in[28]~I .output_async_reset = "none";
defparam \write_data_in[28]~I .output_power_up = "low";
defparam \write_data_in[28]~I .output_register_mode = "none";
defparam \write_data_in[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[29]));
// synopsys translate_off
defparam \write_data_in[29]~I .input_async_reset = "none";
defparam \write_data_in[29]~I .input_power_up = "low";
defparam \write_data_in[29]~I .input_register_mode = "none";
defparam \write_data_in[29]~I .input_sync_reset = "none";
defparam \write_data_in[29]~I .oe_async_reset = "none";
defparam \write_data_in[29]~I .oe_power_up = "low";
defparam \write_data_in[29]~I .oe_register_mode = "none";
defparam \write_data_in[29]~I .oe_sync_reset = "none";
defparam \write_data_in[29]~I .operation_mode = "input";
defparam \write_data_in[29]~I .output_async_reset = "none";
defparam \write_data_in[29]~I .output_power_up = "low";
defparam \write_data_in[29]~I .output_register_mode = "none";
defparam \write_data_in[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[30]));
// synopsys translate_off
defparam \write_data_in[30]~I .input_async_reset = "none";
defparam \write_data_in[30]~I .input_power_up = "low";
defparam \write_data_in[30]~I .input_register_mode = "none";
defparam \write_data_in[30]~I .input_sync_reset = "none";
defparam \write_data_in[30]~I .oe_async_reset = "none";
defparam \write_data_in[30]~I .oe_power_up = "low";
defparam \write_data_in[30]~I .oe_register_mode = "none";
defparam \write_data_in[30]~I .oe_sync_reset = "none";
defparam \write_data_in[30]~I .operation_mode = "input";
defparam \write_data_in[30]~I .output_async_reset = "none";
defparam \write_data_in[30]~I .output_power_up = "low";
defparam \write_data_in[30]~I .output_register_mode = "none";
defparam \write_data_in[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_data_in[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_data_in[31]));
// synopsys translate_off
defparam \write_data_in[31]~I .input_async_reset = "none";
defparam \write_data_in[31]~I .input_power_up = "low";
defparam \write_data_in[31]~I .input_register_mode = "none";
defparam \write_data_in[31]~I .input_sync_reset = "none";
defparam \write_data_in[31]~I .oe_async_reset = "none";
defparam \write_data_in[31]~I .oe_power_up = "low";
defparam \write_data_in[31]~I .oe_register_mode = "none";
defparam \write_data_in[31]~I .oe_sync_reset = "none";
defparam \write_data_in[31]~I .operation_mode = "input";
defparam \write_data_in[31]~I .output_async_reset = "none";
defparam \write_data_in[31]~I .output_power_up = "low";
defparam \write_data_in[31]~I .output_register_mode = "none";
defparam \write_data_in[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_address[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_address[0]));
// synopsys translate_off
defparam \write_address[0]~I .input_async_reset = "none";
defparam \write_address[0]~I .input_power_up = "low";
defparam \write_address[0]~I .input_register_mode = "none";
defparam \write_address[0]~I .input_sync_reset = "none";
defparam \write_address[0]~I .oe_async_reset = "none";
defparam \write_address[0]~I .oe_power_up = "low";
defparam \write_address[0]~I .oe_register_mode = "none";
defparam \write_address[0]~I .oe_sync_reset = "none";
defparam \write_address[0]~I .operation_mode = "input";
defparam \write_address[0]~I .output_async_reset = "none";
defparam \write_address[0]~I .output_power_up = "low";
defparam \write_address[0]~I .output_register_mode = "none";
defparam \write_address[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_address[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_address[1]));
// synopsys translate_off
defparam \write_address[1]~I .input_async_reset = "none";
defparam \write_address[1]~I .input_power_up = "low";
defparam \write_address[1]~I .input_register_mode = "none";
defparam \write_address[1]~I .input_sync_reset = "none";
defparam \write_address[1]~I .oe_async_reset = "none";
defparam \write_address[1]~I .oe_power_up = "low";
defparam \write_address[1]~I .oe_register_mode = "none";
defparam \write_address[1]~I .oe_sync_reset = "none";
defparam \write_address[1]~I .operation_mode = "input";
defparam \write_address[1]~I .output_async_reset = "none";
defparam \write_address[1]~I .output_power_up = "low";
defparam \write_address[1]~I .output_register_mode = "none";
defparam \write_address[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_address[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_address[2]));
// synopsys translate_off
defparam \write_address[2]~I .input_async_reset = "none";
defparam \write_address[2]~I .input_power_up = "low";
defparam \write_address[2]~I .input_register_mode = "none";
defparam \write_address[2]~I .input_sync_reset = "none";
defparam \write_address[2]~I .oe_async_reset = "none";
defparam \write_address[2]~I .oe_power_up = "low";
defparam \write_address[2]~I .oe_register_mode = "none";
defparam \write_address[2]~I .oe_sync_reset = "none";
defparam \write_address[2]~I .operation_mode = "input";
defparam \write_address[2]~I .output_async_reset = "none";
defparam \write_address[2]~I .output_power_up = "low";
defparam \write_address[2]~I .output_register_mode = "none";
defparam \write_address[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_address[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_address[3]));
// synopsys translate_off
defparam \write_address[3]~I .input_async_reset = "none";
defparam \write_address[3]~I .input_power_up = "low";
defparam \write_address[3]~I .input_register_mode = "none";
defparam \write_address[3]~I .input_sync_reset = "none";
defparam \write_address[3]~I .oe_async_reset = "none";
defparam \write_address[3]~I .oe_power_up = "low";
defparam \write_address[3]~I .oe_register_mode = "none";
defparam \write_address[3]~I .oe_sync_reset = "none";
defparam \write_address[3]~I .operation_mode = "input";
defparam \write_address[3]~I .output_async_reset = "none";
defparam \write_address[3]~I .output_power_up = "low";
defparam \write_address[3]~I .output_register_mode = "none";
defparam \write_address[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write_address[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_address[4]));
// synopsys translate_off
defparam \write_address[4]~I .input_async_reset = "none";
defparam \write_address[4]~I .input_power_up = "low";
defparam \write_address[4]~I .input_register_mode = "none";
defparam \write_address[4]~I .input_sync_reset = "none";
defparam \write_address[4]~I .oe_async_reset = "none";
defparam \write_address[4]~I .oe_power_up = "low";
defparam \write_address[4]~I .oe_register_mode = "none";
defparam \write_address[4]~I .oe_sync_reset = "none";
defparam \write_address[4]~I .operation_mode = "input";
defparam \write_address[4]~I .output_async_reset = "none";
defparam \write_address[4]~I .output_power_up = "low";
defparam \write_address[4]~I .output_register_mode = "none";
defparam \write_address[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_debug[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_debug[0]));
// synopsys translate_off
defparam \read_address_debug[0]~I .input_async_reset = "none";
defparam \read_address_debug[0]~I .input_power_up = "low";
defparam \read_address_debug[0]~I .input_register_mode = "none";
defparam \read_address_debug[0]~I .input_sync_reset = "none";
defparam \read_address_debug[0]~I .oe_async_reset = "none";
defparam \read_address_debug[0]~I .oe_power_up = "low";
defparam \read_address_debug[0]~I .oe_register_mode = "none";
defparam \read_address_debug[0]~I .oe_sync_reset = "none";
defparam \read_address_debug[0]~I .operation_mode = "input";
defparam \read_address_debug[0]~I .output_async_reset = "none";
defparam \read_address_debug[0]~I .output_power_up = "low";
defparam \read_address_debug[0]~I .output_register_mode = "none";
defparam \read_address_debug[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_debug[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_debug[1]));
// synopsys translate_off
defparam \read_address_debug[1]~I .input_async_reset = "none";
defparam \read_address_debug[1]~I .input_power_up = "low";
defparam \read_address_debug[1]~I .input_register_mode = "none";
defparam \read_address_debug[1]~I .input_sync_reset = "none";
defparam \read_address_debug[1]~I .oe_async_reset = "none";
defparam \read_address_debug[1]~I .oe_power_up = "low";
defparam \read_address_debug[1]~I .oe_register_mode = "none";
defparam \read_address_debug[1]~I .oe_sync_reset = "none";
defparam \read_address_debug[1]~I .operation_mode = "input";
defparam \read_address_debug[1]~I .output_async_reset = "none";
defparam \read_address_debug[1]~I .output_power_up = "low";
defparam \read_address_debug[1]~I .output_register_mode = "none";
defparam \read_address_debug[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_debug[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_debug[2]));
// synopsys translate_off
defparam \read_address_debug[2]~I .input_async_reset = "none";
defparam \read_address_debug[2]~I .input_power_up = "low";
defparam \read_address_debug[2]~I .input_register_mode = "none";
defparam \read_address_debug[2]~I .input_sync_reset = "none";
defparam \read_address_debug[2]~I .oe_async_reset = "none";
defparam \read_address_debug[2]~I .oe_power_up = "low";
defparam \read_address_debug[2]~I .oe_register_mode = "none";
defparam \read_address_debug[2]~I .oe_sync_reset = "none";
defparam \read_address_debug[2]~I .operation_mode = "input";
defparam \read_address_debug[2]~I .output_async_reset = "none";
defparam \read_address_debug[2]~I .output_power_up = "low";
defparam \read_address_debug[2]~I .output_register_mode = "none";
defparam \read_address_debug[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_debug[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_debug[3]));
// synopsys translate_off
defparam \read_address_debug[3]~I .input_async_reset = "none";
defparam \read_address_debug[3]~I .input_power_up = "low";
defparam \read_address_debug[3]~I .input_register_mode = "none";
defparam \read_address_debug[3]~I .input_sync_reset = "none";
defparam \read_address_debug[3]~I .oe_async_reset = "none";
defparam \read_address_debug[3]~I .oe_power_up = "low";
defparam \read_address_debug[3]~I .oe_register_mode = "none";
defparam \read_address_debug[3]~I .oe_sync_reset = "none";
defparam \read_address_debug[3]~I .operation_mode = "input";
defparam \read_address_debug[3]~I .output_async_reset = "none";
defparam \read_address_debug[3]~I .output_power_up = "low";
defparam \read_address_debug[3]~I .output_register_mode = "none";
defparam \read_address_debug[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \read_address_debug[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read_address_debug[4]));
// synopsys translate_off
defparam \read_address_debug[4]~I .input_async_reset = "none";
defparam \read_address_debug[4]~I .input_power_up = "low";
defparam \read_address_debug[4]~I .input_register_mode = "none";
defparam \read_address_debug[4]~I .input_sync_reset = "none";
defparam \read_address_debug[4]~I .oe_async_reset = "none";
defparam \read_address_debug[4]~I .oe_power_up = "low";
defparam \read_address_debug[4]~I .oe_register_mode = "none";
defparam \read_address_debug[4]~I .oe_sync_reset = "none";
defparam \read_address_debug[4]~I .operation_mode = "input";
defparam \read_address_debug[4]~I .output_async_reset = "none";
defparam \read_address_debug[4]~I .output_power_up = "low";
defparam \read_address_debug[4]~I .output_register_mode = "none";
defparam \read_address_debug[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock_debug~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_debug));
// synopsys translate_off
defparam \clock_debug~I .input_async_reset = "none";
defparam \clock_debug~I .input_power_up = "low";
defparam \clock_debug~I .input_register_mode = "none";
defparam \clock_debug~I .input_sync_reset = "none";
defparam \clock_debug~I .oe_async_reset = "none";
defparam \clock_debug~I .oe_power_up = "low";
defparam \clock_debug~I .oe_register_mode = "none";
defparam \clock_debug~I .oe_sync_reset = "none";
defparam \clock_debug~I .operation_mode = "input";
defparam \clock_debug~I .output_async_reset = "none";
defparam \clock_debug~I .output_power_up = "low";
defparam \clock_debug~I .output_register_mode = "none";
defparam \clock_debug~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[0]~I (
	.datain(\data_out_1[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[0]));
// synopsys translate_off
defparam \data_out_1[0]~I .input_async_reset = "none";
defparam \data_out_1[0]~I .input_power_up = "low";
defparam \data_out_1[0]~I .input_register_mode = "none";
defparam \data_out_1[0]~I .input_sync_reset = "none";
defparam \data_out_1[0]~I .oe_async_reset = "none";
defparam \data_out_1[0]~I .oe_power_up = "low";
defparam \data_out_1[0]~I .oe_register_mode = "none";
defparam \data_out_1[0]~I .oe_sync_reset = "none";
defparam \data_out_1[0]~I .operation_mode = "output";
defparam \data_out_1[0]~I .output_async_reset = "none";
defparam \data_out_1[0]~I .output_power_up = "low";
defparam \data_out_1[0]~I .output_register_mode = "none";
defparam \data_out_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[1]~I (
	.datain(\data_out_1[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[1]));
// synopsys translate_off
defparam \data_out_1[1]~I .input_async_reset = "none";
defparam \data_out_1[1]~I .input_power_up = "low";
defparam \data_out_1[1]~I .input_register_mode = "none";
defparam \data_out_1[1]~I .input_sync_reset = "none";
defparam \data_out_1[1]~I .oe_async_reset = "none";
defparam \data_out_1[1]~I .oe_power_up = "low";
defparam \data_out_1[1]~I .oe_register_mode = "none";
defparam \data_out_1[1]~I .oe_sync_reset = "none";
defparam \data_out_1[1]~I .operation_mode = "output";
defparam \data_out_1[1]~I .output_async_reset = "none";
defparam \data_out_1[1]~I .output_power_up = "low";
defparam \data_out_1[1]~I .output_register_mode = "none";
defparam \data_out_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[2]~I (
	.datain(\data_out_1[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[2]));
// synopsys translate_off
defparam \data_out_1[2]~I .input_async_reset = "none";
defparam \data_out_1[2]~I .input_power_up = "low";
defparam \data_out_1[2]~I .input_register_mode = "none";
defparam \data_out_1[2]~I .input_sync_reset = "none";
defparam \data_out_1[2]~I .oe_async_reset = "none";
defparam \data_out_1[2]~I .oe_power_up = "low";
defparam \data_out_1[2]~I .oe_register_mode = "none";
defparam \data_out_1[2]~I .oe_sync_reset = "none";
defparam \data_out_1[2]~I .operation_mode = "output";
defparam \data_out_1[2]~I .output_async_reset = "none";
defparam \data_out_1[2]~I .output_power_up = "low";
defparam \data_out_1[2]~I .output_register_mode = "none";
defparam \data_out_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[3]~I (
	.datain(\data_out_1[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[3]));
// synopsys translate_off
defparam \data_out_1[3]~I .input_async_reset = "none";
defparam \data_out_1[3]~I .input_power_up = "low";
defparam \data_out_1[3]~I .input_register_mode = "none";
defparam \data_out_1[3]~I .input_sync_reset = "none";
defparam \data_out_1[3]~I .oe_async_reset = "none";
defparam \data_out_1[3]~I .oe_power_up = "low";
defparam \data_out_1[3]~I .oe_register_mode = "none";
defparam \data_out_1[3]~I .oe_sync_reset = "none";
defparam \data_out_1[3]~I .operation_mode = "output";
defparam \data_out_1[3]~I .output_async_reset = "none";
defparam \data_out_1[3]~I .output_power_up = "low";
defparam \data_out_1[3]~I .output_register_mode = "none";
defparam \data_out_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[4]~I (
	.datain(\data_out_1[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[4]));
// synopsys translate_off
defparam \data_out_1[4]~I .input_async_reset = "none";
defparam \data_out_1[4]~I .input_power_up = "low";
defparam \data_out_1[4]~I .input_register_mode = "none";
defparam \data_out_1[4]~I .input_sync_reset = "none";
defparam \data_out_1[4]~I .oe_async_reset = "none";
defparam \data_out_1[4]~I .oe_power_up = "low";
defparam \data_out_1[4]~I .oe_register_mode = "none";
defparam \data_out_1[4]~I .oe_sync_reset = "none";
defparam \data_out_1[4]~I .operation_mode = "output";
defparam \data_out_1[4]~I .output_async_reset = "none";
defparam \data_out_1[4]~I .output_power_up = "low";
defparam \data_out_1[4]~I .output_register_mode = "none";
defparam \data_out_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[5]));
// synopsys translate_off
defparam \data_out_1[5]~I .input_async_reset = "none";
defparam \data_out_1[5]~I .input_power_up = "low";
defparam \data_out_1[5]~I .input_register_mode = "none";
defparam \data_out_1[5]~I .input_sync_reset = "none";
defparam \data_out_1[5]~I .oe_async_reset = "none";
defparam \data_out_1[5]~I .oe_power_up = "low";
defparam \data_out_1[5]~I .oe_register_mode = "none";
defparam \data_out_1[5]~I .oe_sync_reset = "none";
defparam \data_out_1[5]~I .operation_mode = "output";
defparam \data_out_1[5]~I .output_async_reset = "none";
defparam \data_out_1[5]~I .output_power_up = "low";
defparam \data_out_1[5]~I .output_register_mode = "none";
defparam \data_out_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[6]));
// synopsys translate_off
defparam \data_out_1[6]~I .input_async_reset = "none";
defparam \data_out_1[6]~I .input_power_up = "low";
defparam \data_out_1[6]~I .input_register_mode = "none";
defparam \data_out_1[6]~I .input_sync_reset = "none";
defparam \data_out_1[6]~I .oe_async_reset = "none";
defparam \data_out_1[6]~I .oe_power_up = "low";
defparam \data_out_1[6]~I .oe_register_mode = "none";
defparam \data_out_1[6]~I .oe_sync_reset = "none";
defparam \data_out_1[6]~I .operation_mode = "output";
defparam \data_out_1[6]~I .output_async_reset = "none";
defparam \data_out_1[6]~I .output_power_up = "low";
defparam \data_out_1[6]~I .output_register_mode = "none";
defparam \data_out_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[7]));
// synopsys translate_off
defparam \data_out_1[7]~I .input_async_reset = "none";
defparam \data_out_1[7]~I .input_power_up = "low";
defparam \data_out_1[7]~I .input_register_mode = "none";
defparam \data_out_1[7]~I .input_sync_reset = "none";
defparam \data_out_1[7]~I .oe_async_reset = "none";
defparam \data_out_1[7]~I .oe_power_up = "low";
defparam \data_out_1[7]~I .oe_register_mode = "none";
defparam \data_out_1[7]~I .oe_sync_reset = "none";
defparam \data_out_1[7]~I .operation_mode = "output";
defparam \data_out_1[7]~I .output_async_reset = "none";
defparam \data_out_1[7]~I .output_power_up = "low";
defparam \data_out_1[7]~I .output_register_mode = "none";
defparam \data_out_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[8]));
// synopsys translate_off
defparam \data_out_1[8]~I .input_async_reset = "none";
defparam \data_out_1[8]~I .input_power_up = "low";
defparam \data_out_1[8]~I .input_register_mode = "none";
defparam \data_out_1[8]~I .input_sync_reset = "none";
defparam \data_out_1[8]~I .oe_async_reset = "none";
defparam \data_out_1[8]~I .oe_power_up = "low";
defparam \data_out_1[8]~I .oe_register_mode = "none";
defparam \data_out_1[8]~I .oe_sync_reset = "none";
defparam \data_out_1[8]~I .operation_mode = "output";
defparam \data_out_1[8]~I .output_async_reset = "none";
defparam \data_out_1[8]~I .output_power_up = "low";
defparam \data_out_1[8]~I .output_register_mode = "none";
defparam \data_out_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[9]));
// synopsys translate_off
defparam \data_out_1[9]~I .input_async_reset = "none";
defparam \data_out_1[9]~I .input_power_up = "low";
defparam \data_out_1[9]~I .input_register_mode = "none";
defparam \data_out_1[9]~I .input_sync_reset = "none";
defparam \data_out_1[9]~I .oe_async_reset = "none";
defparam \data_out_1[9]~I .oe_power_up = "low";
defparam \data_out_1[9]~I .oe_register_mode = "none";
defparam \data_out_1[9]~I .oe_sync_reset = "none";
defparam \data_out_1[9]~I .operation_mode = "output";
defparam \data_out_1[9]~I .output_async_reset = "none";
defparam \data_out_1[9]~I .output_power_up = "low";
defparam \data_out_1[9]~I .output_register_mode = "none";
defparam \data_out_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[10]));
// synopsys translate_off
defparam \data_out_1[10]~I .input_async_reset = "none";
defparam \data_out_1[10]~I .input_power_up = "low";
defparam \data_out_1[10]~I .input_register_mode = "none";
defparam \data_out_1[10]~I .input_sync_reset = "none";
defparam \data_out_1[10]~I .oe_async_reset = "none";
defparam \data_out_1[10]~I .oe_power_up = "low";
defparam \data_out_1[10]~I .oe_register_mode = "none";
defparam \data_out_1[10]~I .oe_sync_reset = "none";
defparam \data_out_1[10]~I .operation_mode = "output";
defparam \data_out_1[10]~I .output_async_reset = "none";
defparam \data_out_1[10]~I .output_power_up = "low";
defparam \data_out_1[10]~I .output_register_mode = "none";
defparam \data_out_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[11]));
// synopsys translate_off
defparam \data_out_1[11]~I .input_async_reset = "none";
defparam \data_out_1[11]~I .input_power_up = "low";
defparam \data_out_1[11]~I .input_register_mode = "none";
defparam \data_out_1[11]~I .input_sync_reset = "none";
defparam \data_out_1[11]~I .oe_async_reset = "none";
defparam \data_out_1[11]~I .oe_power_up = "low";
defparam \data_out_1[11]~I .oe_register_mode = "none";
defparam \data_out_1[11]~I .oe_sync_reset = "none";
defparam \data_out_1[11]~I .operation_mode = "output";
defparam \data_out_1[11]~I .output_async_reset = "none";
defparam \data_out_1[11]~I .output_power_up = "low";
defparam \data_out_1[11]~I .output_register_mode = "none";
defparam \data_out_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[12]));
// synopsys translate_off
defparam \data_out_1[12]~I .input_async_reset = "none";
defparam \data_out_1[12]~I .input_power_up = "low";
defparam \data_out_1[12]~I .input_register_mode = "none";
defparam \data_out_1[12]~I .input_sync_reset = "none";
defparam \data_out_1[12]~I .oe_async_reset = "none";
defparam \data_out_1[12]~I .oe_power_up = "low";
defparam \data_out_1[12]~I .oe_register_mode = "none";
defparam \data_out_1[12]~I .oe_sync_reset = "none";
defparam \data_out_1[12]~I .operation_mode = "output";
defparam \data_out_1[12]~I .output_async_reset = "none";
defparam \data_out_1[12]~I .output_power_up = "low";
defparam \data_out_1[12]~I .output_register_mode = "none";
defparam \data_out_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[13]));
// synopsys translate_off
defparam \data_out_1[13]~I .input_async_reset = "none";
defparam \data_out_1[13]~I .input_power_up = "low";
defparam \data_out_1[13]~I .input_register_mode = "none";
defparam \data_out_1[13]~I .input_sync_reset = "none";
defparam \data_out_1[13]~I .oe_async_reset = "none";
defparam \data_out_1[13]~I .oe_power_up = "low";
defparam \data_out_1[13]~I .oe_register_mode = "none";
defparam \data_out_1[13]~I .oe_sync_reset = "none";
defparam \data_out_1[13]~I .operation_mode = "output";
defparam \data_out_1[13]~I .output_async_reset = "none";
defparam \data_out_1[13]~I .output_power_up = "low";
defparam \data_out_1[13]~I .output_register_mode = "none";
defparam \data_out_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[14]));
// synopsys translate_off
defparam \data_out_1[14]~I .input_async_reset = "none";
defparam \data_out_1[14]~I .input_power_up = "low";
defparam \data_out_1[14]~I .input_register_mode = "none";
defparam \data_out_1[14]~I .input_sync_reset = "none";
defparam \data_out_1[14]~I .oe_async_reset = "none";
defparam \data_out_1[14]~I .oe_power_up = "low";
defparam \data_out_1[14]~I .oe_register_mode = "none";
defparam \data_out_1[14]~I .oe_sync_reset = "none";
defparam \data_out_1[14]~I .operation_mode = "output";
defparam \data_out_1[14]~I .output_async_reset = "none";
defparam \data_out_1[14]~I .output_power_up = "low";
defparam \data_out_1[14]~I .output_register_mode = "none";
defparam \data_out_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[15]));
// synopsys translate_off
defparam \data_out_1[15]~I .input_async_reset = "none";
defparam \data_out_1[15]~I .input_power_up = "low";
defparam \data_out_1[15]~I .input_register_mode = "none";
defparam \data_out_1[15]~I .input_sync_reset = "none";
defparam \data_out_1[15]~I .oe_async_reset = "none";
defparam \data_out_1[15]~I .oe_power_up = "low";
defparam \data_out_1[15]~I .oe_register_mode = "none";
defparam \data_out_1[15]~I .oe_sync_reset = "none";
defparam \data_out_1[15]~I .operation_mode = "output";
defparam \data_out_1[15]~I .output_async_reset = "none";
defparam \data_out_1[15]~I .output_power_up = "low";
defparam \data_out_1[15]~I .output_register_mode = "none";
defparam \data_out_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[16]));
// synopsys translate_off
defparam \data_out_1[16]~I .input_async_reset = "none";
defparam \data_out_1[16]~I .input_power_up = "low";
defparam \data_out_1[16]~I .input_register_mode = "none";
defparam \data_out_1[16]~I .input_sync_reset = "none";
defparam \data_out_1[16]~I .oe_async_reset = "none";
defparam \data_out_1[16]~I .oe_power_up = "low";
defparam \data_out_1[16]~I .oe_register_mode = "none";
defparam \data_out_1[16]~I .oe_sync_reset = "none";
defparam \data_out_1[16]~I .operation_mode = "output";
defparam \data_out_1[16]~I .output_async_reset = "none";
defparam \data_out_1[16]~I .output_power_up = "low";
defparam \data_out_1[16]~I .output_register_mode = "none";
defparam \data_out_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[17]));
// synopsys translate_off
defparam \data_out_1[17]~I .input_async_reset = "none";
defparam \data_out_1[17]~I .input_power_up = "low";
defparam \data_out_1[17]~I .input_register_mode = "none";
defparam \data_out_1[17]~I .input_sync_reset = "none";
defparam \data_out_1[17]~I .oe_async_reset = "none";
defparam \data_out_1[17]~I .oe_power_up = "low";
defparam \data_out_1[17]~I .oe_register_mode = "none";
defparam \data_out_1[17]~I .oe_sync_reset = "none";
defparam \data_out_1[17]~I .operation_mode = "output";
defparam \data_out_1[17]~I .output_async_reset = "none";
defparam \data_out_1[17]~I .output_power_up = "low";
defparam \data_out_1[17]~I .output_register_mode = "none";
defparam \data_out_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[18]));
// synopsys translate_off
defparam \data_out_1[18]~I .input_async_reset = "none";
defparam \data_out_1[18]~I .input_power_up = "low";
defparam \data_out_1[18]~I .input_register_mode = "none";
defparam \data_out_1[18]~I .input_sync_reset = "none";
defparam \data_out_1[18]~I .oe_async_reset = "none";
defparam \data_out_1[18]~I .oe_power_up = "low";
defparam \data_out_1[18]~I .oe_register_mode = "none";
defparam \data_out_1[18]~I .oe_sync_reset = "none";
defparam \data_out_1[18]~I .operation_mode = "output";
defparam \data_out_1[18]~I .output_async_reset = "none";
defparam \data_out_1[18]~I .output_power_up = "low";
defparam \data_out_1[18]~I .output_register_mode = "none";
defparam \data_out_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[19]));
// synopsys translate_off
defparam \data_out_1[19]~I .input_async_reset = "none";
defparam \data_out_1[19]~I .input_power_up = "low";
defparam \data_out_1[19]~I .input_register_mode = "none";
defparam \data_out_1[19]~I .input_sync_reset = "none";
defparam \data_out_1[19]~I .oe_async_reset = "none";
defparam \data_out_1[19]~I .oe_power_up = "low";
defparam \data_out_1[19]~I .oe_register_mode = "none";
defparam \data_out_1[19]~I .oe_sync_reset = "none";
defparam \data_out_1[19]~I .operation_mode = "output";
defparam \data_out_1[19]~I .output_async_reset = "none";
defparam \data_out_1[19]~I .output_power_up = "low";
defparam \data_out_1[19]~I .output_register_mode = "none";
defparam \data_out_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[20]));
// synopsys translate_off
defparam \data_out_1[20]~I .input_async_reset = "none";
defparam \data_out_1[20]~I .input_power_up = "low";
defparam \data_out_1[20]~I .input_register_mode = "none";
defparam \data_out_1[20]~I .input_sync_reset = "none";
defparam \data_out_1[20]~I .oe_async_reset = "none";
defparam \data_out_1[20]~I .oe_power_up = "low";
defparam \data_out_1[20]~I .oe_register_mode = "none";
defparam \data_out_1[20]~I .oe_sync_reset = "none";
defparam \data_out_1[20]~I .operation_mode = "output";
defparam \data_out_1[20]~I .output_async_reset = "none";
defparam \data_out_1[20]~I .output_power_up = "low";
defparam \data_out_1[20]~I .output_register_mode = "none";
defparam \data_out_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[21]));
// synopsys translate_off
defparam \data_out_1[21]~I .input_async_reset = "none";
defparam \data_out_1[21]~I .input_power_up = "low";
defparam \data_out_1[21]~I .input_register_mode = "none";
defparam \data_out_1[21]~I .input_sync_reset = "none";
defparam \data_out_1[21]~I .oe_async_reset = "none";
defparam \data_out_1[21]~I .oe_power_up = "low";
defparam \data_out_1[21]~I .oe_register_mode = "none";
defparam \data_out_1[21]~I .oe_sync_reset = "none";
defparam \data_out_1[21]~I .operation_mode = "output";
defparam \data_out_1[21]~I .output_async_reset = "none";
defparam \data_out_1[21]~I .output_power_up = "low";
defparam \data_out_1[21]~I .output_register_mode = "none";
defparam \data_out_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[22]));
// synopsys translate_off
defparam \data_out_1[22]~I .input_async_reset = "none";
defparam \data_out_1[22]~I .input_power_up = "low";
defparam \data_out_1[22]~I .input_register_mode = "none";
defparam \data_out_1[22]~I .input_sync_reset = "none";
defparam \data_out_1[22]~I .oe_async_reset = "none";
defparam \data_out_1[22]~I .oe_power_up = "low";
defparam \data_out_1[22]~I .oe_register_mode = "none";
defparam \data_out_1[22]~I .oe_sync_reset = "none";
defparam \data_out_1[22]~I .operation_mode = "output";
defparam \data_out_1[22]~I .output_async_reset = "none";
defparam \data_out_1[22]~I .output_power_up = "low";
defparam \data_out_1[22]~I .output_register_mode = "none";
defparam \data_out_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[23]));
// synopsys translate_off
defparam \data_out_1[23]~I .input_async_reset = "none";
defparam \data_out_1[23]~I .input_power_up = "low";
defparam \data_out_1[23]~I .input_register_mode = "none";
defparam \data_out_1[23]~I .input_sync_reset = "none";
defparam \data_out_1[23]~I .oe_async_reset = "none";
defparam \data_out_1[23]~I .oe_power_up = "low";
defparam \data_out_1[23]~I .oe_register_mode = "none";
defparam \data_out_1[23]~I .oe_sync_reset = "none";
defparam \data_out_1[23]~I .operation_mode = "output";
defparam \data_out_1[23]~I .output_async_reset = "none";
defparam \data_out_1[23]~I .output_power_up = "low";
defparam \data_out_1[23]~I .output_register_mode = "none";
defparam \data_out_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[24]));
// synopsys translate_off
defparam \data_out_1[24]~I .input_async_reset = "none";
defparam \data_out_1[24]~I .input_power_up = "low";
defparam \data_out_1[24]~I .input_register_mode = "none";
defparam \data_out_1[24]~I .input_sync_reset = "none";
defparam \data_out_1[24]~I .oe_async_reset = "none";
defparam \data_out_1[24]~I .oe_power_up = "low";
defparam \data_out_1[24]~I .oe_register_mode = "none";
defparam \data_out_1[24]~I .oe_sync_reset = "none";
defparam \data_out_1[24]~I .operation_mode = "output";
defparam \data_out_1[24]~I .output_async_reset = "none";
defparam \data_out_1[24]~I .output_power_up = "low";
defparam \data_out_1[24]~I .output_register_mode = "none";
defparam \data_out_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[25]));
// synopsys translate_off
defparam \data_out_1[25]~I .input_async_reset = "none";
defparam \data_out_1[25]~I .input_power_up = "low";
defparam \data_out_1[25]~I .input_register_mode = "none";
defparam \data_out_1[25]~I .input_sync_reset = "none";
defparam \data_out_1[25]~I .oe_async_reset = "none";
defparam \data_out_1[25]~I .oe_power_up = "low";
defparam \data_out_1[25]~I .oe_register_mode = "none";
defparam \data_out_1[25]~I .oe_sync_reset = "none";
defparam \data_out_1[25]~I .operation_mode = "output";
defparam \data_out_1[25]~I .output_async_reset = "none";
defparam \data_out_1[25]~I .output_power_up = "low";
defparam \data_out_1[25]~I .output_register_mode = "none";
defparam \data_out_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[26]));
// synopsys translate_off
defparam \data_out_1[26]~I .input_async_reset = "none";
defparam \data_out_1[26]~I .input_power_up = "low";
defparam \data_out_1[26]~I .input_register_mode = "none";
defparam \data_out_1[26]~I .input_sync_reset = "none";
defparam \data_out_1[26]~I .oe_async_reset = "none";
defparam \data_out_1[26]~I .oe_power_up = "low";
defparam \data_out_1[26]~I .oe_register_mode = "none";
defparam \data_out_1[26]~I .oe_sync_reset = "none";
defparam \data_out_1[26]~I .operation_mode = "output";
defparam \data_out_1[26]~I .output_async_reset = "none";
defparam \data_out_1[26]~I .output_power_up = "low";
defparam \data_out_1[26]~I .output_register_mode = "none";
defparam \data_out_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[27]));
// synopsys translate_off
defparam \data_out_1[27]~I .input_async_reset = "none";
defparam \data_out_1[27]~I .input_power_up = "low";
defparam \data_out_1[27]~I .input_register_mode = "none";
defparam \data_out_1[27]~I .input_sync_reset = "none";
defparam \data_out_1[27]~I .oe_async_reset = "none";
defparam \data_out_1[27]~I .oe_power_up = "low";
defparam \data_out_1[27]~I .oe_register_mode = "none";
defparam \data_out_1[27]~I .oe_sync_reset = "none";
defparam \data_out_1[27]~I .operation_mode = "output";
defparam \data_out_1[27]~I .output_async_reset = "none";
defparam \data_out_1[27]~I .output_power_up = "low";
defparam \data_out_1[27]~I .output_register_mode = "none";
defparam \data_out_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[28]));
// synopsys translate_off
defparam \data_out_1[28]~I .input_async_reset = "none";
defparam \data_out_1[28]~I .input_power_up = "low";
defparam \data_out_1[28]~I .input_register_mode = "none";
defparam \data_out_1[28]~I .input_sync_reset = "none";
defparam \data_out_1[28]~I .oe_async_reset = "none";
defparam \data_out_1[28]~I .oe_power_up = "low";
defparam \data_out_1[28]~I .oe_register_mode = "none";
defparam \data_out_1[28]~I .oe_sync_reset = "none";
defparam \data_out_1[28]~I .operation_mode = "output";
defparam \data_out_1[28]~I .output_async_reset = "none";
defparam \data_out_1[28]~I .output_power_up = "low";
defparam \data_out_1[28]~I .output_register_mode = "none";
defparam \data_out_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[29]));
// synopsys translate_off
defparam \data_out_1[29]~I .input_async_reset = "none";
defparam \data_out_1[29]~I .input_power_up = "low";
defparam \data_out_1[29]~I .input_register_mode = "none";
defparam \data_out_1[29]~I .input_sync_reset = "none";
defparam \data_out_1[29]~I .oe_async_reset = "none";
defparam \data_out_1[29]~I .oe_power_up = "low";
defparam \data_out_1[29]~I .oe_register_mode = "none";
defparam \data_out_1[29]~I .oe_sync_reset = "none";
defparam \data_out_1[29]~I .operation_mode = "output";
defparam \data_out_1[29]~I .output_async_reset = "none";
defparam \data_out_1[29]~I .output_power_up = "low";
defparam \data_out_1[29]~I .output_register_mode = "none";
defparam \data_out_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[30]));
// synopsys translate_off
defparam \data_out_1[30]~I .input_async_reset = "none";
defparam \data_out_1[30]~I .input_power_up = "low";
defparam \data_out_1[30]~I .input_register_mode = "none";
defparam \data_out_1[30]~I .input_sync_reset = "none";
defparam \data_out_1[30]~I .oe_async_reset = "none";
defparam \data_out_1[30]~I .oe_power_up = "low";
defparam \data_out_1[30]~I .oe_register_mode = "none";
defparam \data_out_1[30]~I .oe_sync_reset = "none";
defparam \data_out_1[30]~I .operation_mode = "output";
defparam \data_out_1[30]~I .output_async_reset = "none";
defparam \data_out_1[30]~I .output_power_up = "low";
defparam \data_out_1[30]~I .output_register_mode = "none";
defparam \data_out_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_1[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_1[31]));
// synopsys translate_off
defparam \data_out_1[31]~I .input_async_reset = "none";
defparam \data_out_1[31]~I .input_power_up = "low";
defparam \data_out_1[31]~I .input_register_mode = "none";
defparam \data_out_1[31]~I .input_sync_reset = "none";
defparam \data_out_1[31]~I .oe_async_reset = "none";
defparam \data_out_1[31]~I .oe_power_up = "low";
defparam \data_out_1[31]~I .oe_register_mode = "none";
defparam \data_out_1[31]~I .oe_sync_reset = "none";
defparam \data_out_1[31]~I .operation_mode = "output";
defparam \data_out_1[31]~I .output_async_reset = "none";
defparam \data_out_1[31]~I .output_power_up = "low";
defparam \data_out_1[31]~I .output_register_mode = "none";
defparam \data_out_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[0]~I (
	.datain(\data_out_2[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[0]));
// synopsys translate_off
defparam \data_out_2[0]~I .input_async_reset = "none";
defparam \data_out_2[0]~I .input_power_up = "low";
defparam \data_out_2[0]~I .input_register_mode = "none";
defparam \data_out_2[0]~I .input_sync_reset = "none";
defparam \data_out_2[0]~I .oe_async_reset = "none";
defparam \data_out_2[0]~I .oe_power_up = "low";
defparam \data_out_2[0]~I .oe_register_mode = "none";
defparam \data_out_2[0]~I .oe_sync_reset = "none";
defparam \data_out_2[0]~I .operation_mode = "output";
defparam \data_out_2[0]~I .output_async_reset = "none";
defparam \data_out_2[0]~I .output_power_up = "low";
defparam \data_out_2[0]~I .output_register_mode = "none";
defparam \data_out_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[1]~I (
	.datain(\data_out_2[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[1]));
// synopsys translate_off
defparam \data_out_2[1]~I .input_async_reset = "none";
defparam \data_out_2[1]~I .input_power_up = "low";
defparam \data_out_2[1]~I .input_register_mode = "none";
defparam \data_out_2[1]~I .input_sync_reset = "none";
defparam \data_out_2[1]~I .oe_async_reset = "none";
defparam \data_out_2[1]~I .oe_power_up = "low";
defparam \data_out_2[1]~I .oe_register_mode = "none";
defparam \data_out_2[1]~I .oe_sync_reset = "none";
defparam \data_out_2[1]~I .operation_mode = "output";
defparam \data_out_2[1]~I .output_async_reset = "none";
defparam \data_out_2[1]~I .output_power_up = "low";
defparam \data_out_2[1]~I .output_register_mode = "none";
defparam \data_out_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[2]~I (
	.datain(\data_out_2[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[2]));
// synopsys translate_off
defparam \data_out_2[2]~I .input_async_reset = "none";
defparam \data_out_2[2]~I .input_power_up = "low";
defparam \data_out_2[2]~I .input_register_mode = "none";
defparam \data_out_2[2]~I .input_sync_reset = "none";
defparam \data_out_2[2]~I .oe_async_reset = "none";
defparam \data_out_2[2]~I .oe_power_up = "low";
defparam \data_out_2[2]~I .oe_register_mode = "none";
defparam \data_out_2[2]~I .oe_sync_reset = "none";
defparam \data_out_2[2]~I .operation_mode = "output";
defparam \data_out_2[2]~I .output_async_reset = "none";
defparam \data_out_2[2]~I .output_power_up = "low";
defparam \data_out_2[2]~I .output_register_mode = "none";
defparam \data_out_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[3]~I (
	.datain(\data_out_2[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[3]));
// synopsys translate_off
defparam \data_out_2[3]~I .input_async_reset = "none";
defparam \data_out_2[3]~I .input_power_up = "low";
defparam \data_out_2[3]~I .input_register_mode = "none";
defparam \data_out_2[3]~I .input_sync_reset = "none";
defparam \data_out_2[3]~I .oe_async_reset = "none";
defparam \data_out_2[3]~I .oe_power_up = "low";
defparam \data_out_2[3]~I .oe_register_mode = "none";
defparam \data_out_2[3]~I .oe_sync_reset = "none";
defparam \data_out_2[3]~I .operation_mode = "output";
defparam \data_out_2[3]~I .output_async_reset = "none";
defparam \data_out_2[3]~I .output_power_up = "low";
defparam \data_out_2[3]~I .output_register_mode = "none";
defparam \data_out_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[4]~I (
	.datain(\data_out_2[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[4]));
// synopsys translate_off
defparam \data_out_2[4]~I .input_async_reset = "none";
defparam \data_out_2[4]~I .input_power_up = "low";
defparam \data_out_2[4]~I .input_register_mode = "none";
defparam \data_out_2[4]~I .input_sync_reset = "none";
defparam \data_out_2[4]~I .oe_async_reset = "none";
defparam \data_out_2[4]~I .oe_power_up = "low";
defparam \data_out_2[4]~I .oe_register_mode = "none";
defparam \data_out_2[4]~I .oe_sync_reset = "none";
defparam \data_out_2[4]~I .operation_mode = "output";
defparam \data_out_2[4]~I .output_async_reset = "none";
defparam \data_out_2[4]~I .output_power_up = "low";
defparam \data_out_2[4]~I .output_register_mode = "none";
defparam \data_out_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[5]));
// synopsys translate_off
defparam \data_out_2[5]~I .input_async_reset = "none";
defparam \data_out_2[5]~I .input_power_up = "low";
defparam \data_out_2[5]~I .input_register_mode = "none";
defparam \data_out_2[5]~I .input_sync_reset = "none";
defparam \data_out_2[5]~I .oe_async_reset = "none";
defparam \data_out_2[5]~I .oe_power_up = "low";
defparam \data_out_2[5]~I .oe_register_mode = "none";
defparam \data_out_2[5]~I .oe_sync_reset = "none";
defparam \data_out_2[5]~I .operation_mode = "output";
defparam \data_out_2[5]~I .output_async_reset = "none";
defparam \data_out_2[5]~I .output_power_up = "low";
defparam \data_out_2[5]~I .output_register_mode = "none";
defparam \data_out_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[6]));
// synopsys translate_off
defparam \data_out_2[6]~I .input_async_reset = "none";
defparam \data_out_2[6]~I .input_power_up = "low";
defparam \data_out_2[6]~I .input_register_mode = "none";
defparam \data_out_2[6]~I .input_sync_reset = "none";
defparam \data_out_2[6]~I .oe_async_reset = "none";
defparam \data_out_2[6]~I .oe_power_up = "low";
defparam \data_out_2[6]~I .oe_register_mode = "none";
defparam \data_out_2[6]~I .oe_sync_reset = "none";
defparam \data_out_2[6]~I .operation_mode = "output";
defparam \data_out_2[6]~I .output_async_reset = "none";
defparam \data_out_2[6]~I .output_power_up = "low";
defparam \data_out_2[6]~I .output_register_mode = "none";
defparam \data_out_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[7]));
// synopsys translate_off
defparam \data_out_2[7]~I .input_async_reset = "none";
defparam \data_out_2[7]~I .input_power_up = "low";
defparam \data_out_2[7]~I .input_register_mode = "none";
defparam \data_out_2[7]~I .input_sync_reset = "none";
defparam \data_out_2[7]~I .oe_async_reset = "none";
defparam \data_out_2[7]~I .oe_power_up = "low";
defparam \data_out_2[7]~I .oe_register_mode = "none";
defparam \data_out_2[7]~I .oe_sync_reset = "none";
defparam \data_out_2[7]~I .operation_mode = "output";
defparam \data_out_2[7]~I .output_async_reset = "none";
defparam \data_out_2[7]~I .output_power_up = "low";
defparam \data_out_2[7]~I .output_register_mode = "none";
defparam \data_out_2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[8]));
// synopsys translate_off
defparam \data_out_2[8]~I .input_async_reset = "none";
defparam \data_out_2[8]~I .input_power_up = "low";
defparam \data_out_2[8]~I .input_register_mode = "none";
defparam \data_out_2[8]~I .input_sync_reset = "none";
defparam \data_out_2[8]~I .oe_async_reset = "none";
defparam \data_out_2[8]~I .oe_power_up = "low";
defparam \data_out_2[8]~I .oe_register_mode = "none";
defparam \data_out_2[8]~I .oe_sync_reset = "none";
defparam \data_out_2[8]~I .operation_mode = "output";
defparam \data_out_2[8]~I .output_async_reset = "none";
defparam \data_out_2[8]~I .output_power_up = "low";
defparam \data_out_2[8]~I .output_register_mode = "none";
defparam \data_out_2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[9]));
// synopsys translate_off
defparam \data_out_2[9]~I .input_async_reset = "none";
defparam \data_out_2[9]~I .input_power_up = "low";
defparam \data_out_2[9]~I .input_register_mode = "none";
defparam \data_out_2[9]~I .input_sync_reset = "none";
defparam \data_out_2[9]~I .oe_async_reset = "none";
defparam \data_out_2[9]~I .oe_power_up = "low";
defparam \data_out_2[9]~I .oe_register_mode = "none";
defparam \data_out_2[9]~I .oe_sync_reset = "none";
defparam \data_out_2[9]~I .operation_mode = "output";
defparam \data_out_2[9]~I .output_async_reset = "none";
defparam \data_out_2[9]~I .output_power_up = "low";
defparam \data_out_2[9]~I .output_register_mode = "none";
defparam \data_out_2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[10]));
// synopsys translate_off
defparam \data_out_2[10]~I .input_async_reset = "none";
defparam \data_out_2[10]~I .input_power_up = "low";
defparam \data_out_2[10]~I .input_register_mode = "none";
defparam \data_out_2[10]~I .input_sync_reset = "none";
defparam \data_out_2[10]~I .oe_async_reset = "none";
defparam \data_out_2[10]~I .oe_power_up = "low";
defparam \data_out_2[10]~I .oe_register_mode = "none";
defparam \data_out_2[10]~I .oe_sync_reset = "none";
defparam \data_out_2[10]~I .operation_mode = "output";
defparam \data_out_2[10]~I .output_async_reset = "none";
defparam \data_out_2[10]~I .output_power_up = "low";
defparam \data_out_2[10]~I .output_register_mode = "none";
defparam \data_out_2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[11]));
// synopsys translate_off
defparam \data_out_2[11]~I .input_async_reset = "none";
defparam \data_out_2[11]~I .input_power_up = "low";
defparam \data_out_2[11]~I .input_register_mode = "none";
defparam \data_out_2[11]~I .input_sync_reset = "none";
defparam \data_out_2[11]~I .oe_async_reset = "none";
defparam \data_out_2[11]~I .oe_power_up = "low";
defparam \data_out_2[11]~I .oe_register_mode = "none";
defparam \data_out_2[11]~I .oe_sync_reset = "none";
defparam \data_out_2[11]~I .operation_mode = "output";
defparam \data_out_2[11]~I .output_async_reset = "none";
defparam \data_out_2[11]~I .output_power_up = "low";
defparam \data_out_2[11]~I .output_register_mode = "none";
defparam \data_out_2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[12]));
// synopsys translate_off
defparam \data_out_2[12]~I .input_async_reset = "none";
defparam \data_out_2[12]~I .input_power_up = "low";
defparam \data_out_2[12]~I .input_register_mode = "none";
defparam \data_out_2[12]~I .input_sync_reset = "none";
defparam \data_out_2[12]~I .oe_async_reset = "none";
defparam \data_out_2[12]~I .oe_power_up = "low";
defparam \data_out_2[12]~I .oe_register_mode = "none";
defparam \data_out_2[12]~I .oe_sync_reset = "none";
defparam \data_out_2[12]~I .operation_mode = "output";
defparam \data_out_2[12]~I .output_async_reset = "none";
defparam \data_out_2[12]~I .output_power_up = "low";
defparam \data_out_2[12]~I .output_register_mode = "none";
defparam \data_out_2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[13]));
// synopsys translate_off
defparam \data_out_2[13]~I .input_async_reset = "none";
defparam \data_out_2[13]~I .input_power_up = "low";
defparam \data_out_2[13]~I .input_register_mode = "none";
defparam \data_out_2[13]~I .input_sync_reset = "none";
defparam \data_out_2[13]~I .oe_async_reset = "none";
defparam \data_out_2[13]~I .oe_power_up = "low";
defparam \data_out_2[13]~I .oe_register_mode = "none";
defparam \data_out_2[13]~I .oe_sync_reset = "none";
defparam \data_out_2[13]~I .operation_mode = "output";
defparam \data_out_2[13]~I .output_async_reset = "none";
defparam \data_out_2[13]~I .output_power_up = "low";
defparam \data_out_2[13]~I .output_register_mode = "none";
defparam \data_out_2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[14]));
// synopsys translate_off
defparam \data_out_2[14]~I .input_async_reset = "none";
defparam \data_out_2[14]~I .input_power_up = "low";
defparam \data_out_2[14]~I .input_register_mode = "none";
defparam \data_out_2[14]~I .input_sync_reset = "none";
defparam \data_out_2[14]~I .oe_async_reset = "none";
defparam \data_out_2[14]~I .oe_power_up = "low";
defparam \data_out_2[14]~I .oe_register_mode = "none";
defparam \data_out_2[14]~I .oe_sync_reset = "none";
defparam \data_out_2[14]~I .operation_mode = "output";
defparam \data_out_2[14]~I .output_async_reset = "none";
defparam \data_out_2[14]~I .output_power_up = "low";
defparam \data_out_2[14]~I .output_register_mode = "none";
defparam \data_out_2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[15]));
// synopsys translate_off
defparam \data_out_2[15]~I .input_async_reset = "none";
defparam \data_out_2[15]~I .input_power_up = "low";
defparam \data_out_2[15]~I .input_register_mode = "none";
defparam \data_out_2[15]~I .input_sync_reset = "none";
defparam \data_out_2[15]~I .oe_async_reset = "none";
defparam \data_out_2[15]~I .oe_power_up = "low";
defparam \data_out_2[15]~I .oe_register_mode = "none";
defparam \data_out_2[15]~I .oe_sync_reset = "none";
defparam \data_out_2[15]~I .operation_mode = "output";
defparam \data_out_2[15]~I .output_async_reset = "none";
defparam \data_out_2[15]~I .output_power_up = "low";
defparam \data_out_2[15]~I .output_register_mode = "none";
defparam \data_out_2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[16]));
// synopsys translate_off
defparam \data_out_2[16]~I .input_async_reset = "none";
defparam \data_out_2[16]~I .input_power_up = "low";
defparam \data_out_2[16]~I .input_register_mode = "none";
defparam \data_out_2[16]~I .input_sync_reset = "none";
defparam \data_out_2[16]~I .oe_async_reset = "none";
defparam \data_out_2[16]~I .oe_power_up = "low";
defparam \data_out_2[16]~I .oe_register_mode = "none";
defparam \data_out_2[16]~I .oe_sync_reset = "none";
defparam \data_out_2[16]~I .operation_mode = "output";
defparam \data_out_2[16]~I .output_async_reset = "none";
defparam \data_out_2[16]~I .output_power_up = "low";
defparam \data_out_2[16]~I .output_register_mode = "none";
defparam \data_out_2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[17]));
// synopsys translate_off
defparam \data_out_2[17]~I .input_async_reset = "none";
defparam \data_out_2[17]~I .input_power_up = "low";
defparam \data_out_2[17]~I .input_register_mode = "none";
defparam \data_out_2[17]~I .input_sync_reset = "none";
defparam \data_out_2[17]~I .oe_async_reset = "none";
defparam \data_out_2[17]~I .oe_power_up = "low";
defparam \data_out_2[17]~I .oe_register_mode = "none";
defparam \data_out_2[17]~I .oe_sync_reset = "none";
defparam \data_out_2[17]~I .operation_mode = "output";
defparam \data_out_2[17]~I .output_async_reset = "none";
defparam \data_out_2[17]~I .output_power_up = "low";
defparam \data_out_2[17]~I .output_register_mode = "none";
defparam \data_out_2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[18]));
// synopsys translate_off
defparam \data_out_2[18]~I .input_async_reset = "none";
defparam \data_out_2[18]~I .input_power_up = "low";
defparam \data_out_2[18]~I .input_register_mode = "none";
defparam \data_out_2[18]~I .input_sync_reset = "none";
defparam \data_out_2[18]~I .oe_async_reset = "none";
defparam \data_out_2[18]~I .oe_power_up = "low";
defparam \data_out_2[18]~I .oe_register_mode = "none";
defparam \data_out_2[18]~I .oe_sync_reset = "none";
defparam \data_out_2[18]~I .operation_mode = "output";
defparam \data_out_2[18]~I .output_async_reset = "none";
defparam \data_out_2[18]~I .output_power_up = "low";
defparam \data_out_2[18]~I .output_register_mode = "none";
defparam \data_out_2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[19]));
// synopsys translate_off
defparam \data_out_2[19]~I .input_async_reset = "none";
defparam \data_out_2[19]~I .input_power_up = "low";
defparam \data_out_2[19]~I .input_register_mode = "none";
defparam \data_out_2[19]~I .input_sync_reset = "none";
defparam \data_out_2[19]~I .oe_async_reset = "none";
defparam \data_out_2[19]~I .oe_power_up = "low";
defparam \data_out_2[19]~I .oe_register_mode = "none";
defparam \data_out_2[19]~I .oe_sync_reset = "none";
defparam \data_out_2[19]~I .operation_mode = "output";
defparam \data_out_2[19]~I .output_async_reset = "none";
defparam \data_out_2[19]~I .output_power_up = "low";
defparam \data_out_2[19]~I .output_register_mode = "none";
defparam \data_out_2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[20]));
// synopsys translate_off
defparam \data_out_2[20]~I .input_async_reset = "none";
defparam \data_out_2[20]~I .input_power_up = "low";
defparam \data_out_2[20]~I .input_register_mode = "none";
defparam \data_out_2[20]~I .input_sync_reset = "none";
defparam \data_out_2[20]~I .oe_async_reset = "none";
defparam \data_out_2[20]~I .oe_power_up = "low";
defparam \data_out_2[20]~I .oe_register_mode = "none";
defparam \data_out_2[20]~I .oe_sync_reset = "none";
defparam \data_out_2[20]~I .operation_mode = "output";
defparam \data_out_2[20]~I .output_async_reset = "none";
defparam \data_out_2[20]~I .output_power_up = "low";
defparam \data_out_2[20]~I .output_register_mode = "none";
defparam \data_out_2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[21]));
// synopsys translate_off
defparam \data_out_2[21]~I .input_async_reset = "none";
defparam \data_out_2[21]~I .input_power_up = "low";
defparam \data_out_2[21]~I .input_register_mode = "none";
defparam \data_out_2[21]~I .input_sync_reset = "none";
defparam \data_out_2[21]~I .oe_async_reset = "none";
defparam \data_out_2[21]~I .oe_power_up = "low";
defparam \data_out_2[21]~I .oe_register_mode = "none";
defparam \data_out_2[21]~I .oe_sync_reset = "none";
defparam \data_out_2[21]~I .operation_mode = "output";
defparam \data_out_2[21]~I .output_async_reset = "none";
defparam \data_out_2[21]~I .output_power_up = "low";
defparam \data_out_2[21]~I .output_register_mode = "none";
defparam \data_out_2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[22]));
// synopsys translate_off
defparam \data_out_2[22]~I .input_async_reset = "none";
defparam \data_out_2[22]~I .input_power_up = "low";
defparam \data_out_2[22]~I .input_register_mode = "none";
defparam \data_out_2[22]~I .input_sync_reset = "none";
defparam \data_out_2[22]~I .oe_async_reset = "none";
defparam \data_out_2[22]~I .oe_power_up = "low";
defparam \data_out_2[22]~I .oe_register_mode = "none";
defparam \data_out_2[22]~I .oe_sync_reset = "none";
defparam \data_out_2[22]~I .operation_mode = "output";
defparam \data_out_2[22]~I .output_async_reset = "none";
defparam \data_out_2[22]~I .output_power_up = "low";
defparam \data_out_2[22]~I .output_register_mode = "none";
defparam \data_out_2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[23]));
// synopsys translate_off
defparam \data_out_2[23]~I .input_async_reset = "none";
defparam \data_out_2[23]~I .input_power_up = "low";
defparam \data_out_2[23]~I .input_register_mode = "none";
defparam \data_out_2[23]~I .input_sync_reset = "none";
defparam \data_out_2[23]~I .oe_async_reset = "none";
defparam \data_out_2[23]~I .oe_power_up = "low";
defparam \data_out_2[23]~I .oe_register_mode = "none";
defparam \data_out_2[23]~I .oe_sync_reset = "none";
defparam \data_out_2[23]~I .operation_mode = "output";
defparam \data_out_2[23]~I .output_async_reset = "none";
defparam \data_out_2[23]~I .output_power_up = "low";
defparam \data_out_2[23]~I .output_register_mode = "none";
defparam \data_out_2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[24]));
// synopsys translate_off
defparam \data_out_2[24]~I .input_async_reset = "none";
defparam \data_out_2[24]~I .input_power_up = "low";
defparam \data_out_2[24]~I .input_register_mode = "none";
defparam \data_out_2[24]~I .input_sync_reset = "none";
defparam \data_out_2[24]~I .oe_async_reset = "none";
defparam \data_out_2[24]~I .oe_power_up = "low";
defparam \data_out_2[24]~I .oe_register_mode = "none";
defparam \data_out_2[24]~I .oe_sync_reset = "none";
defparam \data_out_2[24]~I .operation_mode = "output";
defparam \data_out_2[24]~I .output_async_reset = "none";
defparam \data_out_2[24]~I .output_power_up = "low";
defparam \data_out_2[24]~I .output_register_mode = "none";
defparam \data_out_2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[25]));
// synopsys translate_off
defparam \data_out_2[25]~I .input_async_reset = "none";
defparam \data_out_2[25]~I .input_power_up = "low";
defparam \data_out_2[25]~I .input_register_mode = "none";
defparam \data_out_2[25]~I .input_sync_reset = "none";
defparam \data_out_2[25]~I .oe_async_reset = "none";
defparam \data_out_2[25]~I .oe_power_up = "low";
defparam \data_out_2[25]~I .oe_register_mode = "none";
defparam \data_out_2[25]~I .oe_sync_reset = "none";
defparam \data_out_2[25]~I .operation_mode = "output";
defparam \data_out_2[25]~I .output_async_reset = "none";
defparam \data_out_2[25]~I .output_power_up = "low";
defparam \data_out_2[25]~I .output_register_mode = "none";
defparam \data_out_2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[26]));
// synopsys translate_off
defparam \data_out_2[26]~I .input_async_reset = "none";
defparam \data_out_2[26]~I .input_power_up = "low";
defparam \data_out_2[26]~I .input_register_mode = "none";
defparam \data_out_2[26]~I .input_sync_reset = "none";
defparam \data_out_2[26]~I .oe_async_reset = "none";
defparam \data_out_2[26]~I .oe_power_up = "low";
defparam \data_out_2[26]~I .oe_register_mode = "none";
defparam \data_out_2[26]~I .oe_sync_reset = "none";
defparam \data_out_2[26]~I .operation_mode = "output";
defparam \data_out_2[26]~I .output_async_reset = "none";
defparam \data_out_2[26]~I .output_power_up = "low";
defparam \data_out_2[26]~I .output_register_mode = "none";
defparam \data_out_2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[27]));
// synopsys translate_off
defparam \data_out_2[27]~I .input_async_reset = "none";
defparam \data_out_2[27]~I .input_power_up = "low";
defparam \data_out_2[27]~I .input_register_mode = "none";
defparam \data_out_2[27]~I .input_sync_reset = "none";
defparam \data_out_2[27]~I .oe_async_reset = "none";
defparam \data_out_2[27]~I .oe_power_up = "low";
defparam \data_out_2[27]~I .oe_register_mode = "none";
defparam \data_out_2[27]~I .oe_sync_reset = "none";
defparam \data_out_2[27]~I .operation_mode = "output";
defparam \data_out_2[27]~I .output_async_reset = "none";
defparam \data_out_2[27]~I .output_power_up = "low";
defparam \data_out_2[27]~I .output_register_mode = "none";
defparam \data_out_2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[28]));
// synopsys translate_off
defparam \data_out_2[28]~I .input_async_reset = "none";
defparam \data_out_2[28]~I .input_power_up = "low";
defparam \data_out_2[28]~I .input_register_mode = "none";
defparam \data_out_2[28]~I .input_sync_reset = "none";
defparam \data_out_2[28]~I .oe_async_reset = "none";
defparam \data_out_2[28]~I .oe_power_up = "low";
defparam \data_out_2[28]~I .oe_register_mode = "none";
defparam \data_out_2[28]~I .oe_sync_reset = "none";
defparam \data_out_2[28]~I .operation_mode = "output";
defparam \data_out_2[28]~I .output_async_reset = "none";
defparam \data_out_2[28]~I .output_power_up = "low";
defparam \data_out_2[28]~I .output_register_mode = "none";
defparam \data_out_2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[29]));
// synopsys translate_off
defparam \data_out_2[29]~I .input_async_reset = "none";
defparam \data_out_2[29]~I .input_power_up = "low";
defparam \data_out_2[29]~I .input_register_mode = "none";
defparam \data_out_2[29]~I .input_sync_reset = "none";
defparam \data_out_2[29]~I .oe_async_reset = "none";
defparam \data_out_2[29]~I .oe_power_up = "low";
defparam \data_out_2[29]~I .oe_register_mode = "none";
defparam \data_out_2[29]~I .oe_sync_reset = "none";
defparam \data_out_2[29]~I .operation_mode = "output";
defparam \data_out_2[29]~I .output_async_reset = "none";
defparam \data_out_2[29]~I .output_power_up = "low";
defparam \data_out_2[29]~I .output_register_mode = "none";
defparam \data_out_2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[30]));
// synopsys translate_off
defparam \data_out_2[30]~I .input_async_reset = "none";
defparam \data_out_2[30]~I .input_power_up = "low";
defparam \data_out_2[30]~I .input_register_mode = "none";
defparam \data_out_2[30]~I .input_sync_reset = "none";
defparam \data_out_2[30]~I .oe_async_reset = "none";
defparam \data_out_2[30]~I .oe_power_up = "low";
defparam \data_out_2[30]~I .oe_register_mode = "none";
defparam \data_out_2[30]~I .oe_sync_reset = "none";
defparam \data_out_2[30]~I .operation_mode = "output";
defparam \data_out_2[30]~I .output_async_reset = "none";
defparam \data_out_2[30]~I .output_power_up = "low";
defparam \data_out_2[30]~I .output_register_mode = "none";
defparam \data_out_2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_2[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_2[31]));
// synopsys translate_off
defparam \data_out_2[31]~I .input_async_reset = "none";
defparam \data_out_2[31]~I .input_power_up = "low";
defparam \data_out_2[31]~I .input_register_mode = "none";
defparam \data_out_2[31]~I .input_sync_reset = "none";
defparam \data_out_2[31]~I .oe_async_reset = "none";
defparam \data_out_2[31]~I .oe_power_up = "low";
defparam \data_out_2[31]~I .oe_register_mode = "none";
defparam \data_out_2[31]~I .oe_sync_reset = "none";
defparam \data_out_2[31]~I .operation_mode = "output";
defparam \data_out_2[31]~I .output_async_reset = "none";
defparam \data_out_2[31]~I .output_power_up = "low";
defparam \data_out_2[31]~I .output_register_mode = "none";
defparam \data_out_2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[0]));
// synopsys translate_off
defparam \data_out_debug[0]~I .input_async_reset = "none";
defparam \data_out_debug[0]~I .input_power_up = "low";
defparam \data_out_debug[0]~I .input_register_mode = "none";
defparam \data_out_debug[0]~I .input_sync_reset = "none";
defparam \data_out_debug[0]~I .oe_async_reset = "none";
defparam \data_out_debug[0]~I .oe_power_up = "low";
defparam \data_out_debug[0]~I .oe_register_mode = "none";
defparam \data_out_debug[0]~I .oe_sync_reset = "none";
defparam \data_out_debug[0]~I .operation_mode = "output";
defparam \data_out_debug[0]~I .output_async_reset = "none";
defparam \data_out_debug[0]~I .output_power_up = "low";
defparam \data_out_debug[0]~I .output_register_mode = "none";
defparam \data_out_debug[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[1]));
// synopsys translate_off
defparam \data_out_debug[1]~I .input_async_reset = "none";
defparam \data_out_debug[1]~I .input_power_up = "low";
defparam \data_out_debug[1]~I .input_register_mode = "none";
defparam \data_out_debug[1]~I .input_sync_reset = "none";
defparam \data_out_debug[1]~I .oe_async_reset = "none";
defparam \data_out_debug[1]~I .oe_power_up = "low";
defparam \data_out_debug[1]~I .oe_register_mode = "none";
defparam \data_out_debug[1]~I .oe_sync_reset = "none";
defparam \data_out_debug[1]~I .operation_mode = "output";
defparam \data_out_debug[1]~I .output_async_reset = "none";
defparam \data_out_debug[1]~I .output_power_up = "low";
defparam \data_out_debug[1]~I .output_register_mode = "none";
defparam \data_out_debug[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[2]));
// synopsys translate_off
defparam \data_out_debug[2]~I .input_async_reset = "none";
defparam \data_out_debug[2]~I .input_power_up = "low";
defparam \data_out_debug[2]~I .input_register_mode = "none";
defparam \data_out_debug[2]~I .input_sync_reset = "none";
defparam \data_out_debug[2]~I .oe_async_reset = "none";
defparam \data_out_debug[2]~I .oe_power_up = "low";
defparam \data_out_debug[2]~I .oe_register_mode = "none";
defparam \data_out_debug[2]~I .oe_sync_reset = "none";
defparam \data_out_debug[2]~I .operation_mode = "output";
defparam \data_out_debug[2]~I .output_async_reset = "none";
defparam \data_out_debug[2]~I .output_power_up = "low";
defparam \data_out_debug[2]~I .output_register_mode = "none";
defparam \data_out_debug[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[3]));
// synopsys translate_off
defparam \data_out_debug[3]~I .input_async_reset = "none";
defparam \data_out_debug[3]~I .input_power_up = "low";
defparam \data_out_debug[3]~I .input_register_mode = "none";
defparam \data_out_debug[3]~I .input_sync_reset = "none";
defparam \data_out_debug[3]~I .oe_async_reset = "none";
defparam \data_out_debug[3]~I .oe_power_up = "low";
defparam \data_out_debug[3]~I .oe_register_mode = "none";
defparam \data_out_debug[3]~I .oe_sync_reset = "none";
defparam \data_out_debug[3]~I .operation_mode = "output";
defparam \data_out_debug[3]~I .output_async_reset = "none";
defparam \data_out_debug[3]~I .output_power_up = "low";
defparam \data_out_debug[3]~I .output_register_mode = "none";
defparam \data_out_debug[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[4]));
// synopsys translate_off
defparam \data_out_debug[4]~I .input_async_reset = "none";
defparam \data_out_debug[4]~I .input_power_up = "low";
defparam \data_out_debug[4]~I .input_register_mode = "none";
defparam \data_out_debug[4]~I .input_sync_reset = "none";
defparam \data_out_debug[4]~I .oe_async_reset = "none";
defparam \data_out_debug[4]~I .oe_power_up = "low";
defparam \data_out_debug[4]~I .oe_register_mode = "none";
defparam \data_out_debug[4]~I .oe_sync_reset = "none";
defparam \data_out_debug[4]~I .operation_mode = "output";
defparam \data_out_debug[4]~I .output_async_reset = "none";
defparam \data_out_debug[4]~I .output_power_up = "low";
defparam \data_out_debug[4]~I .output_register_mode = "none";
defparam \data_out_debug[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[5]));
// synopsys translate_off
defparam \data_out_debug[5]~I .input_async_reset = "none";
defparam \data_out_debug[5]~I .input_power_up = "low";
defparam \data_out_debug[5]~I .input_register_mode = "none";
defparam \data_out_debug[5]~I .input_sync_reset = "none";
defparam \data_out_debug[5]~I .oe_async_reset = "none";
defparam \data_out_debug[5]~I .oe_power_up = "low";
defparam \data_out_debug[5]~I .oe_register_mode = "none";
defparam \data_out_debug[5]~I .oe_sync_reset = "none";
defparam \data_out_debug[5]~I .operation_mode = "output";
defparam \data_out_debug[5]~I .output_async_reset = "none";
defparam \data_out_debug[5]~I .output_power_up = "low";
defparam \data_out_debug[5]~I .output_register_mode = "none";
defparam \data_out_debug[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[6]));
// synopsys translate_off
defparam \data_out_debug[6]~I .input_async_reset = "none";
defparam \data_out_debug[6]~I .input_power_up = "low";
defparam \data_out_debug[6]~I .input_register_mode = "none";
defparam \data_out_debug[6]~I .input_sync_reset = "none";
defparam \data_out_debug[6]~I .oe_async_reset = "none";
defparam \data_out_debug[6]~I .oe_power_up = "low";
defparam \data_out_debug[6]~I .oe_register_mode = "none";
defparam \data_out_debug[6]~I .oe_sync_reset = "none";
defparam \data_out_debug[6]~I .operation_mode = "output";
defparam \data_out_debug[6]~I .output_async_reset = "none";
defparam \data_out_debug[6]~I .output_power_up = "low";
defparam \data_out_debug[6]~I .output_register_mode = "none";
defparam \data_out_debug[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[7]));
// synopsys translate_off
defparam \data_out_debug[7]~I .input_async_reset = "none";
defparam \data_out_debug[7]~I .input_power_up = "low";
defparam \data_out_debug[7]~I .input_register_mode = "none";
defparam \data_out_debug[7]~I .input_sync_reset = "none";
defparam \data_out_debug[7]~I .oe_async_reset = "none";
defparam \data_out_debug[7]~I .oe_power_up = "low";
defparam \data_out_debug[7]~I .oe_register_mode = "none";
defparam \data_out_debug[7]~I .oe_sync_reset = "none";
defparam \data_out_debug[7]~I .operation_mode = "output";
defparam \data_out_debug[7]~I .output_async_reset = "none";
defparam \data_out_debug[7]~I .output_power_up = "low";
defparam \data_out_debug[7]~I .output_register_mode = "none";
defparam \data_out_debug[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[8]));
// synopsys translate_off
defparam \data_out_debug[8]~I .input_async_reset = "none";
defparam \data_out_debug[8]~I .input_power_up = "low";
defparam \data_out_debug[8]~I .input_register_mode = "none";
defparam \data_out_debug[8]~I .input_sync_reset = "none";
defparam \data_out_debug[8]~I .oe_async_reset = "none";
defparam \data_out_debug[8]~I .oe_power_up = "low";
defparam \data_out_debug[8]~I .oe_register_mode = "none";
defparam \data_out_debug[8]~I .oe_sync_reset = "none";
defparam \data_out_debug[8]~I .operation_mode = "output";
defparam \data_out_debug[8]~I .output_async_reset = "none";
defparam \data_out_debug[8]~I .output_power_up = "low";
defparam \data_out_debug[8]~I .output_register_mode = "none";
defparam \data_out_debug[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[9]));
// synopsys translate_off
defparam \data_out_debug[9]~I .input_async_reset = "none";
defparam \data_out_debug[9]~I .input_power_up = "low";
defparam \data_out_debug[9]~I .input_register_mode = "none";
defparam \data_out_debug[9]~I .input_sync_reset = "none";
defparam \data_out_debug[9]~I .oe_async_reset = "none";
defparam \data_out_debug[9]~I .oe_power_up = "low";
defparam \data_out_debug[9]~I .oe_register_mode = "none";
defparam \data_out_debug[9]~I .oe_sync_reset = "none";
defparam \data_out_debug[9]~I .operation_mode = "output";
defparam \data_out_debug[9]~I .output_async_reset = "none";
defparam \data_out_debug[9]~I .output_power_up = "low";
defparam \data_out_debug[9]~I .output_register_mode = "none";
defparam \data_out_debug[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[10]));
// synopsys translate_off
defparam \data_out_debug[10]~I .input_async_reset = "none";
defparam \data_out_debug[10]~I .input_power_up = "low";
defparam \data_out_debug[10]~I .input_register_mode = "none";
defparam \data_out_debug[10]~I .input_sync_reset = "none";
defparam \data_out_debug[10]~I .oe_async_reset = "none";
defparam \data_out_debug[10]~I .oe_power_up = "low";
defparam \data_out_debug[10]~I .oe_register_mode = "none";
defparam \data_out_debug[10]~I .oe_sync_reset = "none";
defparam \data_out_debug[10]~I .operation_mode = "output";
defparam \data_out_debug[10]~I .output_async_reset = "none";
defparam \data_out_debug[10]~I .output_power_up = "low";
defparam \data_out_debug[10]~I .output_register_mode = "none";
defparam \data_out_debug[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[11]));
// synopsys translate_off
defparam \data_out_debug[11]~I .input_async_reset = "none";
defparam \data_out_debug[11]~I .input_power_up = "low";
defparam \data_out_debug[11]~I .input_register_mode = "none";
defparam \data_out_debug[11]~I .input_sync_reset = "none";
defparam \data_out_debug[11]~I .oe_async_reset = "none";
defparam \data_out_debug[11]~I .oe_power_up = "low";
defparam \data_out_debug[11]~I .oe_register_mode = "none";
defparam \data_out_debug[11]~I .oe_sync_reset = "none";
defparam \data_out_debug[11]~I .operation_mode = "output";
defparam \data_out_debug[11]~I .output_async_reset = "none";
defparam \data_out_debug[11]~I .output_power_up = "low";
defparam \data_out_debug[11]~I .output_register_mode = "none";
defparam \data_out_debug[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[12]));
// synopsys translate_off
defparam \data_out_debug[12]~I .input_async_reset = "none";
defparam \data_out_debug[12]~I .input_power_up = "low";
defparam \data_out_debug[12]~I .input_register_mode = "none";
defparam \data_out_debug[12]~I .input_sync_reset = "none";
defparam \data_out_debug[12]~I .oe_async_reset = "none";
defparam \data_out_debug[12]~I .oe_power_up = "low";
defparam \data_out_debug[12]~I .oe_register_mode = "none";
defparam \data_out_debug[12]~I .oe_sync_reset = "none";
defparam \data_out_debug[12]~I .operation_mode = "output";
defparam \data_out_debug[12]~I .output_async_reset = "none";
defparam \data_out_debug[12]~I .output_power_up = "low";
defparam \data_out_debug[12]~I .output_register_mode = "none";
defparam \data_out_debug[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[13]));
// synopsys translate_off
defparam \data_out_debug[13]~I .input_async_reset = "none";
defparam \data_out_debug[13]~I .input_power_up = "low";
defparam \data_out_debug[13]~I .input_register_mode = "none";
defparam \data_out_debug[13]~I .input_sync_reset = "none";
defparam \data_out_debug[13]~I .oe_async_reset = "none";
defparam \data_out_debug[13]~I .oe_power_up = "low";
defparam \data_out_debug[13]~I .oe_register_mode = "none";
defparam \data_out_debug[13]~I .oe_sync_reset = "none";
defparam \data_out_debug[13]~I .operation_mode = "output";
defparam \data_out_debug[13]~I .output_async_reset = "none";
defparam \data_out_debug[13]~I .output_power_up = "low";
defparam \data_out_debug[13]~I .output_register_mode = "none";
defparam \data_out_debug[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[14]));
// synopsys translate_off
defparam \data_out_debug[14]~I .input_async_reset = "none";
defparam \data_out_debug[14]~I .input_power_up = "low";
defparam \data_out_debug[14]~I .input_register_mode = "none";
defparam \data_out_debug[14]~I .input_sync_reset = "none";
defparam \data_out_debug[14]~I .oe_async_reset = "none";
defparam \data_out_debug[14]~I .oe_power_up = "low";
defparam \data_out_debug[14]~I .oe_register_mode = "none";
defparam \data_out_debug[14]~I .oe_sync_reset = "none";
defparam \data_out_debug[14]~I .operation_mode = "output";
defparam \data_out_debug[14]~I .output_async_reset = "none";
defparam \data_out_debug[14]~I .output_power_up = "low";
defparam \data_out_debug[14]~I .output_register_mode = "none";
defparam \data_out_debug[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[15]));
// synopsys translate_off
defparam \data_out_debug[15]~I .input_async_reset = "none";
defparam \data_out_debug[15]~I .input_power_up = "low";
defparam \data_out_debug[15]~I .input_register_mode = "none";
defparam \data_out_debug[15]~I .input_sync_reset = "none";
defparam \data_out_debug[15]~I .oe_async_reset = "none";
defparam \data_out_debug[15]~I .oe_power_up = "low";
defparam \data_out_debug[15]~I .oe_register_mode = "none";
defparam \data_out_debug[15]~I .oe_sync_reset = "none";
defparam \data_out_debug[15]~I .operation_mode = "output";
defparam \data_out_debug[15]~I .output_async_reset = "none";
defparam \data_out_debug[15]~I .output_power_up = "low";
defparam \data_out_debug[15]~I .output_register_mode = "none";
defparam \data_out_debug[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[16]));
// synopsys translate_off
defparam \data_out_debug[16]~I .input_async_reset = "none";
defparam \data_out_debug[16]~I .input_power_up = "low";
defparam \data_out_debug[16]~I .input_register_mode = "none";
defparam \data_out_debug[16]~I .input_sync_reset = "none";
defparam \data_out_debug[16]~I .oe_async_reset = "none";
defparam \data_out_debug[16]~I .oe_power_up = "low";
defparam \data_out_debug[16]~I .oe_register_mode = "none";
defparam \data_out_debug[16]~I .oe_sync_reset = "none";
defparam \data_out_debug[16]~I .operation_mode = "output";
defparam \data_out_debug[16]~I .output_async_reset = "none";
defparam \data_out_debug[16]~I .output_power_up = "low";
defparam \data_out_debug[16]~I .output_register_mode = "none";
defparam \data_out_debug[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[17]));
// synopsys translate_off
defparam \data_out_debug[17]~I .input_async_reset = "none";
defparam \data_out_debug[17]~I .input_power_up = "low";
defparam \data_out_debug[17]~I .input_register_mode = "none";
defparam \data_out_debug[17]~I .input_sync_reset = "none";
defparam \data_out_debug[17]~I .oe_async_reset = "none";
defparam \data_out_debug[17]~I .oe_power_up = "low";
defparam \data_out_debug[17]~I .oe_register_mode = "none";
defparam \data_out_debug[17]~I .oe_sync_reset = "none";
defparam \data_out_debug[17]~I .operation_mode = "output";
defparam \data_out_debug[17]~I .output_async_reset = "none";
defparam \data_out_debug[17]~I .output_power_up = "low";
defparam \data_out_debug[17]~I .output_register_mode = "none";
defparam \data_out_debug[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[18]));
// synopsys translate_off
defparam \data_out_debug[18]~I .input_async_reset = "none";
defparam \data_out_debug[18]~I .input_power_up = "low";
defparam \data_out_debug[18]~I .input_register_mode = "none";
defparam \data_out_debug[18]~I .input_sync_reset = "none";
defparam \data_out_debug[18]~I .oe_async_reset = "none";
defparam \data_out_debug[18]~I .oe_power_up = "low";
defparam \data_out_debug[18]~I .oe_register_mode = "none";
defparam \data_out_debug[18]~I .oe_sync_reset = "none";
defparam \data_out_debug[18]~I .operation_mode = "output";
defparam \data_out_debug[18]~I .output_async_reset = "none";
defparam \data_out_debug[18]~I .output_power_up = "low";
defparam \data_out_debug[18]~I .output_register_mode = "none";
defparam \data_out_debug[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[19]));
// synopsys translate_off
defparam \data_out_debug[19]~I .input_async_reset = "none";
defparam \data_out_debug[19]~I .input_power_up = "low";
defparam \data_out_debug[19]~I .input_register_mode = "none";
defparam \data_out_debug[19]~I .input_sync_reset = "none";
defparam \data_out_debug[19]~I .oe_async_reset = "none";
defparam \data_out_debug[19]~I .oe_power_up = "low";
defparam \data_out_debug[19]~I .oe_register_mode = "none";
defparam \data_out_debug[19]~I .oe_sync_reset = "none";
defparam \data_out_debug[19]~I .operation_mode = "output";
defparam \data_out_debug[19]~I .output_async_reset = "none";
defparam \data_out_debug[19]~I .output_power_up = "low";
defparam \data_out_debug[19]~I .output_register_mode = "none";
defparam \data_out_debug[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[20]));
// synopsys translate_off
defparam \data_out_debug[20]~I .input_async_reset = "none";
defparam \data_out_debug[20]~I .input_power_up = "low";
defparam \data_out_debug[20]~I .input_register_mode = "none";
defparam \data_out_debug[20]~I .input_sync_reset = "none";
defparam \data_out_debug[20]~I .oe_async_reset = "none";
defparam \data_out_debug[20]~I .oe_power_up = "low";
defparam \data_out_debug[20]~I .oe_register_mode = "none";
defparam \data_out_debug[20]~I .oe_sync_reset = "none";
defparam \data_out_debug[20]~I .operation_mode = "output";
defparam \data_out_debug[20]~I .output_async_reset = "none";
defparam \data_out_debug[20]~I .output_power_up = "low";
defparam \data_out_debug[20]~I .output_register_mode = "none";
defparam \data_out_debug[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[21]));
// synopsys translate_off
defparam \data_out_debug[21]~I .input_async_reset = "none";
defparam \data_out_debug[21]~I .input_power_up = "low";
defparam \data_out_debug[21]~I .input_register_mode = "none";
defparam \data_out_debug[21]~I .input_sync_reset = "none";
defparam \data_out_debug[21]~I .oe_async_reset = "none";
defparam \data_out_debug[21]~I .oe_power_up = "low";
defparam \data_out_debug[21]~I .oe_register_mode = "none";
defparam \data_out_debug[21]~I .oe_sync_reset = "none";
defparam \data_out_debug[21]~I .operation_mode = "output";
defparam \data_out_debug[21]~I .output_async_reset = "none";
defparam \data_out_debug[21]~I .output_power_up = "low";
defparam \data_out_debug[21]~I .output_register_mode = "none";
defparam \data_out_debug[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[22]));
// synopsys translate_off
defparam \data_out_debug[22]~I .input_async_reset = "none";
defparam \data_out_debug[22]~I .input_power_up = "low";
defparam \data_out_debug[22]~I .input_register_mode = "none";
defparam \data_out_debug[22]~I .input_sync_reset = "none";
defparam \data_out_debug[22]~I .oe_async_reset = "none";
defparam \data_out_debug[22]~I .oe_power_up = "low";
defparam \data_out_debug[22]~I .oe_register_mode = "none";
defparam \data_out_debug[22]~I .oe_sync_reset = "none";
defparam \data_out_debug[22]~I .operation_mode = "output";
defparam \data_out_debug[22]~I .output_async_reset = "none";
defparam \data_out_debug[22]~I .output_power_up = "low";
defparam \data_out_debug[22]~I .output_register_mode = "none";
defparam \data_out_debug[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[23]));
// synopsys translate_off
defparam \data_out_debug[23]~I .input_async_reset = "none";
defparam \data_out_debug[23]~I .input_power_up = "low";
defparam \data_out_debug[23]~I .input_register_mode = "none";
defparam \data_out_debug[23]~I .input_sync_reset = "none";
defparam \data_out_debug[23]~I .oe_async_reset = "none";
defparam \data_out_debug[23]~I .oe_power_up = "low";
defparam \data_out_debug[23]~I .oe_register_mode = "none";
defparam \data_out_debug[23]~I .oe_sync_reset = "none";
defparam \data_out_debug[23]~I .operation_mode = "output";
defparam \data_out_debug[23]~I .output_async_reset = "none";
defparam \data_out_debug[23]~I .output_power_up = "low";
defparam \data_out_debug[23]~I .output_register_mode = "none";
defparam \data_out_debug[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[24]));
// synopsys translate_off
defparam \data_out_debug[24]~I .input_async_reset = "none";
defparam \data_out_debug[24]~I .input_power_up = "low";
defparam \data_out_debug[24]~I .input_register_mode = "none";
defparam \data_out_debug[24]~I .input_sync_reset = "none";
defparam \data_out_debug[24]~I .oe_async_reset = "none";
defparam \data_out_debug[24]~I .oe_power_up = "low";
defparam \data_out_debug[24]~I .oe_register_mode = "none";
defparam \data_out_debug[24]~I .oe_sync_reset = "none";
defparam \data_out_debug[24]~I .operation_mode = "output";
defparam \data_out_debug[24]~I .output_async_reset = "none";
defparam \data_out_debug[24]~I .output_power_up = "low";
defparam \data_out_debug[24]~I .output_register_mode = "none";
defparam \data_out_debug[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[25]));
// synopsys translate_off
defparam \data_out_debug[25]~I .input_async_reset = "none";
defparam \data_out_debug[25]~I .input_power_up = "low";
defparam \data_out_debug[25]~I .input_register_mode = "none";
defparam \data_out_debug[25]~I .input_sync_reset = "none";
defparam \data_out_debug[25]~I .oe_async_reset = "none";
defparam \data_out_debug[25]~I .oe_power_up = "low";
defparam \data_out_debug[25]~I .oe_register_mode = "none";
defparam \data_out_debug[25]~I .oe_sync_reset = "none";
defparam \data_out_debug[25]~I .operation_mode = "output";
defparam \data_out_debug[25]~I .output_async_reset = "none";
defparam \data_out_debug[25]~I .output_power_up = "low";
defparam \data_out_debug[25]~I .output_register_mode = "none";
defparam \data_out_debug[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[26]));
// synopsys translate_off
defparam \data_out_debug[26]~I .input_async_reset = "none";
defparam \data_out_debug[26]~I .input_power_up = "low";
defparam \data_out_debug[26]~I .input_register_mode = "none";
defparam \data_out_debug[26]~I .input_sync_reset = "none";
defparam \data_out_debug[26]~I .oe_async_reset = "none";
defparam \data_out_debug[26]~I .oe_power_up = "low";
defparam \data_out_debug[26]~I .oe_register_mode = "none";
defparam \data_out_debug[26]~I .oe_sync_reset = "none";
defparam \data_out_debug[26]~I .operation_mode = "output";
defparam \data_out_debug[26]~I .output_async_reset = "none";
defparam \data_out_debug[26]~I .output_power_up = "low";
defparam \data_out_debug[26]~I .output_register_mode = "none";
defparam \data_out_debug[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[27]));
// synopsys translate_off
defparam \data_out_debug[27]~I .input_async_reset = "none";
defparam \data_out_debug[27]~I .input_power_up = "low";
defparam \data_out_debug[27]~I .input_register_mode = "none";
defparam \data_out_debug[27]~I .input_sync_reset = "none";
defparam \data_out_debug[27]~I .oe_async_reset = "none";
defparam \data_out_debug[27]~I .oe_power_up = "low";
defparam \data_out_debug[27]~I .oe_register_mode = "none";
defparam \data_out_debug[27]~I .oe_sync_reset = "none";
defparam \data_out_debug[27]~I .operation_mode = "output";
defparam \data_out_debug[27]~I .output_async_reset = "none";
defparam \data_out_debug[27]~I .output_power_up = "low";
defparam \data_out_debug[27]~I .output_register_mode = "none";
defparam \data_out_debug[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[28]));
// synopsys translate_off
defparam \data_out_debug[28]~I .input_async_reset = "none";
defparam \data_out_debug[28]~I .input_power_up = "low";
defparam \data_out_debug[28]~I .input_register_mode = "none";
defparam \data_out_debug[28]~I .input_sync_reset = "none";
defparam \data_out_debug[28]~I .oe_async_reset = "none";
defparam \data_out_debug[28]~I .oe_power_up = "low";
defparam \data_out_debug[28]~I .oe_register_mode = "none";
defparam \data_out_debug[28]~I .oe_sync_reset = "none";
defparam \data_out_debug[28]~I .operation_mode = "output";
defparam \data_out_debug[28]~I .output_async_reset = "none";
defparam \data_out_debug[28]~I .output_power_up = "low";
defparam \data_out_debug[28]~I .output_register_mode = "none";
defparam \data_out_debug[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[29]));
// synopsys translate_off
defparam \data_out_debug[29]~I .input_async_reset = "none";
defparam \data_out_debug[29]~I .input_power_up = "low";
defparam \data_out_debug[29]~I .input_register_mode = "none";
defparam \data_out_debug[29]~I .input_sync_reset = "none";
defparam \data_out_debug[29]~I .oe_async_reset = "none";
defparam \data_out_debug[29]~I .oe_power_up = "low";
defparam \data_out_debug[29]~I .oe_register_mode = "none";
defparam \data_out_debug[29]~I .oe_sync_reset = "none";
defparam \data_out_debug[29]~I .operation_mode = "output";
defparam \data_out_debug[29]~I .output_async_reset = "none";
defparam \data_out_debug[29]~I .output_power_up = "low";
defparam \data_out_debug[29]~I .output_register_mode = "none";
defparam \data_out_debug[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[30]));
// synopsys translate_off
defparam \data_out_debug[30]~I .input_async_reset = "none";
defparam \data_out_debug[30]~I .input_power_up = "low";
defparam \data_out_debug[30]~I .input_register_mode = "none";
defparam \data_out_debug[30]~I .input_sync_reset = "none";
defparam \data_out_debug[30]~I .oe_async_reset = "none";
defparam \data_out_debug[30]~I .oe_power_up = "low";
defparam \data_out_debug[30]~I .oe_register_mode = "none";
defparam \data_out_debug[30]~I .oe_sync_reset = "none";
defparam \data_out_debug[30]~I .operation_mode = "output";
defparam \data_out_debug[30]~I .output_async_reset = "none";
defparam \data_out_debug[30]~I .output_power_up = "low";
defparam \data_out_debug[30]~I .output_register_mode = "none";
defparam \data_out_debug[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_debug[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_debug[31]));
// synopsys translate_off
defparam \data_out_debug[31]~I .input_async_reset = "none";
defparam \data_out_debug[31]~I .input_power_up = "low";
defparam \data_out_debug[31]~I .input_register_mode = "none";
defparam \data_out_debug[31]~I .input_sync_reset = "none";
defparam \data_out_debug[31]~I .oe_async_reset = "none";
defparam \data_out_debug[31]~I .oe_power_up = "low";
defparam \data_out_debug[31]~I .oe_register_mode = "none";
defparam \data_out_debug[31]~I .oe_sync_reset = "none";
defparam \data_out_debug[31]~I .operation_mode = "output";
defparam \data_out_debug[31]~I .output_async_reset = "none";
defparam \data_out_debug[31]~I .output_power_up = "low";
defparam \data_out_debug[31]~I .output_register_mode = "none";
defparam \data_out_debug[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
