// Seed: 4017469315
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input supply0 id_15
);
  wire id_17;
  wire id_18;
  assign id_7 = 1;
endmodule
module module_0 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2
    , id_30,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output uwire id_12,
    output uwire id_13,
    output uwire id_14,
    output tri id_15,
    input wand id_16,
    input wire id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wand module_1,
    input supply1 id_22,
    output supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    output wor id_26,
    input tri1 id_27,
    output tri id_28
);
  id_31(
      .id_0(1'b0),
      .id_1(id_12),
      .id_2(1),
      .id_3(1),
      .id_4(id_13 - id_0),
      .id_5(id_1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  ); module_0(
      id_6,
      id_28,
      id_27,
      id_23,
      id_22,
      id_26,
      id_26,
      id_12,
      id_17,
      id_15,
      id_14,
      id_0,
      id_3,
      id_17,
      id_24,
      id_6
  );
endmodule
