Version:
	9.0 Build 132 02/25/2009 SJ Full Version

Chip Device Options:
	Device Name:	EP3SL340F1760I4
	Device JTAG code:	ffffffff
	Programming_mode:	Passive Serial
	NWS_NRS_NCS:	UNRESERVED
	RDYNBUSY:	UNRESERVED
	DATA 7 to 1:	UNRESERVED
	nCEO:	UNRESERVED
	UNUSED PINS:	RESERVED_WEAK_PULL_UP
	Default IO Standard::	2.5 V
	User Start-up Clock:	0
	Auto Restart on Error:	1
	Release Clears Before Tristates:	0
	Device Clear:	0
	Test And Scan:	0
	Device OE:	0
	Enable Lock Output:	0
	Enable Init Done:	0
	Enable JTAG BST:	0
	Enable Vref A:	0
	Enable Vref B:	0



****************************
******Individual Atoms******
****************************

- ATOM ------------------------
	ATOM_NAME: MEMINST[31]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 1
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[31]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[30]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 3
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[30]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[29]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 5
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[29]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[28]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 7
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[28]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[27]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 9
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[27]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[26]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 11
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[26]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[25]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 13
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[25]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[24]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 15
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[24]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[23]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 17
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[23]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[22]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 19
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[22]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[21]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 21
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[21]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[20]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 23
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[20]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[19]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 25
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[19]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[18]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 27
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[18]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[17]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 29
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[17]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[16]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 31
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[16]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[15]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 33
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[15]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[14]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 35
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[14]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[13]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 37
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[13]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[12]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 39
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[12]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[11]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 41
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[11]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[10]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 43
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[10]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[9]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 45
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[9]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[8]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 47
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[8]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[7]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 49
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[7]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[6]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 51
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[6]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[5]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 53
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[5]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[4]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 55
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[4]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[3]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 57
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[3]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[2]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 59
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[2]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[1]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 61
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[1]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: MEMINST[0]~output -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 63
	Atom Type: stratixiii_io_obuf

	INPUTS (Driven By):
		0: [I]	  InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	MEMINST[0]~output	LIT INDEX 0 FANOUTS 1
		1: NONE

	PARAMETER LIST:
		open_drain_output              = false
		bus_hold                       = false
		shift_series_termination_control = false


- ATOM ------------------------
	ATOM_NAME: PC[31]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 65
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[31]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[30]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 67
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[30]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[29]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 69
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[29]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[28]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 71
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[28]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[27]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 73
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[27]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[26]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 75
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[26]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[25]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 77
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[25]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[24]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 79
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[24]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[23]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 81
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[23]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[22]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 83
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[22]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[21]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 85
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[21]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[20]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 87
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[20]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[19]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 89
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[19]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[18]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 91
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[18]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[17]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 93
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[17]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[16]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 95
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[16]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[15]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 97
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[15]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[14]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 99
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[14]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[13]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 101
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[13]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[12]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 103
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[12]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[11]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 105
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[11]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[10]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 107
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[10]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[9]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 109
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[9]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[8]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 111
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[8]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[7]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 113
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[7]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[6]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 115
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[6]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[5]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 117
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[5]~input	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 118
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[31]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 31
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 31
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 119
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[30]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 30
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 30
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 120
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[29]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 29
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 29
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 121
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[28]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 28
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 28
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 122
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[27]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 27
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 27
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 123
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[26]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 26
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 26
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 124
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[25]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 25
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 25
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 125
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[24]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 24
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 24
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 126
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[23]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 23
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 23
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 127
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[22]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 22
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 22
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 128
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[21]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 21
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 21
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 129
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[20]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 20
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 20
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 130
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[19]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 19
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 19
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 131
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[18]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 18
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 18
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 132
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[17]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 17
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 17
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 133
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[16]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 16
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 16
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 134
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[15]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 15
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 15
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 135
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[14]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 14
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 14
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 136
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[13]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 13
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 13
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 137
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[12]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 12
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 12
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 138
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[11]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 11
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 11
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 139
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[10]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 10
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 10
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 140
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[9]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 9
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 9
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 141
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[8]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 8
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 8
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 142
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[7]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 7
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 7
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 143
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[6]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 6
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 6
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 144
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[5]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 5
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 5
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 145
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[4]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 4
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 4
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 146
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[3]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 3
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 3
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 147
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[2]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 2
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 2
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 148
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[1]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 1
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 1
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 149
	Atom Type: stratixiii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: [PORTBRE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		5: NO ITERM
		6: [CLK0]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		7: [CLK1]	  CLK~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		8: [ENA0]	  GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		9: NO ITERM
		10: [ENA2]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		11: [ENA3]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		12: NO ITERM
		13: NO ITERM
		14: [PORTADATAIN]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		15: [PORTAADDR]	  ~GND	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		16: [PORTAADDR]	  ~GND	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		17: [PORTAADDR]	  ~GND	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		18: [PORTAADDR]	  ~GND	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		19: [PORTAADDR]	  ~GND	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		20: [PORTBADDR]	  PC[0]~input	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTBADDR]	  PC[1]~input	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTBADDR]	  PC[2]~input	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTBADDR]	  PC[3]~input	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTBADDR]	  PC[4]~input	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[0]	LIT INDEX 0 FANOUTS 1 REGED POS
		2: [OBSERVABLEPORTAWEREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		12: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		13: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0~portb_address_reg4	LIT INDEX 4 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = dont_care
		logical_ram_name               = InstMemCore:inst|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
		init_file                      = ./MemContentInstance/IMemPipe.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 32
		port_a_logical_ram_width       = 32
		port_a_address_clear           = none
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 31
		port_a_first_bit_number        = 0
		port_a_data_width              = 1
		port_a_address_width           = 5
		port_a_read_during_write_mode  = new_data_no_nbe_read
		port_b_logical_ram_depth       = 32
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock1
		port_b_address_clear           = none
		port_b_read_enable_clock       = clock1
		port_b_data_out_clock          = clock1
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 31
		port_b_first_bit_number        = 0
		port_b_data_width              = 1
		port_b_address_width           = 5
		port_b_read_during_write_mode  = new_data_no_nbe_read
		clk0_input_clock_enable        = ena2
		clk0_core_clock_enable         = ena0
		clk1_input_clock_enable        = ena3
		clk1_core_clock_enable         = ena3
		clock_duty_cycle_dependence    = on


- ATOM ------------------------
	ATOM_NAME: CLK~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 151
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  CLK	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	CLK~input	LIT INDEX 0 FANOUTS 64

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[0]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 153
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[0]~input	LIT INDEX 0 FANOUTS 32

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[1]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 155
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[1]~input	LIT INDEX 0 FANOUTS 32

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[2]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 157
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[2]~input	LIT INDEX 0 FANOUTS 32

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[3]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 159
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[3]~input	LIT INDEX 0 FANOUTS 32

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: PC[4]~input -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 161
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  PC[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	PC[4]~input	LIT INDEX 0 FANOUTS 32

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: ~GND -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 162
	Atom Type: stratixiii_lcell_comb

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	~GND	LIT INDEX 0 FANOUTS 192
		1: NONE
		2: NONE
		3: NONE

	PARAMETER LIST:
		shared_arith                   = off
		extended_lut                   = off
		lut_mask                       = 0000000000000000


- ATOM ------------------------
	ATOM_NAME: PC[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 64
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[31]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 66
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[30]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 68
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[29]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 70
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[28]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 72
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[27]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 74
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[26]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 76
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[25]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 78
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[24]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 80
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[23]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 82
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[22]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 84
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[21]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 86
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[20]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 88
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[19]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 90
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[18]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 92
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[17]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 94
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[16]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 96
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[15]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 98
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[14]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 100
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[13]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 102
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[12]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 104
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[11]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 106
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[10]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 108
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[9]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 110
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[8]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 112
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[7]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 114
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[6]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 116
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[5]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: CLK -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 150
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	CLK	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 152
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[0]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 154
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[1]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 156
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[2]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 158
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[3]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: PC[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 160
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: NO ITERM
	OUTPUTS (Int. Connections):
		0: [PADOUT]	PC[4]	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 0
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[31]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[31]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 2
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[30]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[30]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 4
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[29]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[29]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 6
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[28]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[28]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 8
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[27]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[27]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 10
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[26]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[26]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 12
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[25]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[25]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 14
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[24]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[24]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 16
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[23]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[23]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 18
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[22]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[22]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 20
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[21]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[21]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 22
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[20]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[20]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 24
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[19]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[19]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 26
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[18]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[18]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 28
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[17]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[17]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 30
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[16]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[16]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 32
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[15]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[15]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 34
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[14]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[14]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 36
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[13]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[13]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 38
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[12]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[12]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 40
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[11]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[11]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 42
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[10]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[10]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 44
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[9]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[9]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 46
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[8]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[8]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 48
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[7]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[7]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 50
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[6]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[6]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 52
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[5]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[5]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 54
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[4]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[4]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 56
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[3]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[3]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 58
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[2]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[2]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 60
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[1]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[1]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: MEMINST[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 62
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	  MEMINST[0]~output	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	MEMINST[0]	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

- ATOM ------------------------
	ATOM_NAME: ~ALTERA_DATA0~~ibuf -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 164
	Atom Type: stratixiii_io_ibuf

	INPUTS (Driven By):
		0: [I]	  ~ALTERA_DATA0~	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
	OUTPUTS (Int. Connections):
		0: [O]	~ALTERA_DATA0~~ibuf	LIT INDEX 0 FANOUTS 0

	PARAMETER LIST:
		bus_hold                       = false
		simulate_z_as                  = z


- ATOM ------------------------
	ATOM_NAME: ~ALTERA_DATA0~ -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 163
	Atom Type: stratixiii_io_pad

	INPUTS (Driven By):
		0: [PADIN]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [PADOUT]	~ALTERA_DATA0~	LIT INDEX 0 FANOUTS 1

	PARAMETER LIST:
		EMPTY!!

	DELAY CHAINS:
		D1 Delay Chain:	0
		D2 Delay Chain:	0
		D3 Delay Chain 0:	0
		D3 Delay Chain 1:	0
		T4 Delay Chain:	0
		D4 Delay Chain:	0
		T8 Delay Chain 0:	0
		T8 Delay Chain 1:	0
		D5 Delay Chain:	0
		D6 Delay Chain:	0
		D5 OCT Delay Chain:	0
		D6 OCT Delay Chain:	0
		T11 Delay Chain:	0

	IO STANDARD:			2.5 V
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF

