Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 22:03:51 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.151        0.000                      0                  125        0.185        0.000                      0                  125        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.151        0.000                      0                  125        0.185        0.000                      0                  125        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 image_handler/ss/text_pos_y_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/ssROM/data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 1.602ns (23.209%)  route 5.300ns (76.791%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.634     5.155    image_handler/ss/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  image_handler/ss/text_pos_y_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  image_handler/ss/text_pos_y_reg[0]_rep/Q
                         net (fo=153, routed)         1.676     7.309    image_handler/ss/ssROM/data_reg_i_53_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I0_O)        0.295     7.604 r  image_handler/ss/ssROM/data_i_277/O
                         net (fo=5, routed)           0.984     8.588    image_handler/ss/ssROM/data_i_277_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  image_handler/ss/ssROM/data_i_123/O
                         net (fo=1, routed)           0.607     9.319    image_handler/ss/ssROM/data_i_123_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.443 r  image_handler/ss/ssROM/data_i_48/O
                         net (fo=1, routed)           0.784    10.228    image_handler/ss/ssROM/data_i_48_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  image_handler/ss/ssROM/data_i_16/O
                         net (fo=1, routed)           0.434    10.786    image_handler/ss/ssROM/data_i_16_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I3_O)        0.124    10.910 r  image_handler/ss/ssROM/data_i_5/O
                         net (fo=1, routed)           0.815    11.725    image_handler/ss/ssROM/data_i_5_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.124    11.849 r  image_handler/ss/ssROM/data_i_2/O
                         net (fo=1, routed)           0.000    11.849    image_handler/ss/ssROM/data_i_2_n_0
    SLICE_X6Y43          MUXF7 (Prop_muxf7_I0_O)      0.209    12.058 r  image_handler/ss/ssROM/data_reg_i_1/O
                         net (fo=1, routed)           0.000    12.058    image_handler/ss/ssROM/data_reg_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  image_handler/ss/ssROM/data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    image_handler/ss/ssROM/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  image_handler/ss/ssROM/data_reg/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.113    15.209    image_handler/ss/ssROM/data_reg
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.213ns (21.894%)  route 4.327ns (78.106%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          1.127     9.708    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.860 r  image_handler/vga_sync_unit/text_pos_y[6]_i_1/O
                         net (fo=26, routed)          0.840    10.700    image_handler/ss/text_pos_y
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.429    14.653    image_handler/ss/text_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.213ns (21.894%)  route 4.327ns (78.106%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          1.127     9.708    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.860 r  image_handler/vga_sync_unit/text_pos_y[6]_i_1/O
                         net (fo=26, routed)          0.840    10.700    image_handler/ss/text_pos_y
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.429    14.653    image_handler/ss/text_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.213ns (21.894%)  route 4.327ns (78.106%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          1.127     9.708    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.860 r  image_handler/vga_sync_unit/text_pos_y[6]_i_1/O
                         net (fo=26, routed)          0.840    10.700    image_handler/ss/text_pos_y
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.429    14.653    image_handler/ss/text_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.213ns (21.894%)  route 4.327ns (78.106%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          1.127     9.708    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.860 r  image_handler/vga_sync_unit/text_pos_y[6]_i_1/O
                         net (fo=26, routed)          0.840    10.700    image_handler/ss/text_pos_y
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  image_handler/ss/text_pos_x_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.429    14.653    image_handler/ss/text_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_y_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.825ns (32.027%)  route 3.873ns (67.973%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          0.884     9.465    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.589 r  image_handler/vga_sync_unit/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.589    image_handler/ss/S[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.229 r  image_handler/ss/_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.629    10.858    image_handler/ss/_inferred__0/i__carry_n_4
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    image_handler/ss/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[4]_rep/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)       -0.257    14.826    image_handler/ss/text_pos_y_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_y_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.825ns (32.053%)  route 3.869ns (67.947%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          0.884     9.465    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.589 r  image_handler/vga_sync_unit/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.589    image_handler/ss/S[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.229 r  image_handler/ss/_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           0.624    10.853    image_handler/ss/_inferred__0/i__carry_n_4
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    image_handler/ss/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[4]_rep__0/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)       -0.251    14.832    image_handler/ss/text_pos_y_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_y_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.765ns (31.807%)  route 3.784ns (68.193%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          0.884     9.465    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.589 r  image_handler/vga_sync_unit/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.589    image_handler/ss/S[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.169 r  image_handler/ss/_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.539    10.708    image_handler/ss/_inferred__0/i__carry_n_5
    SLICE_X5Y42          FDRE                                         r  image_handler/ss/text_pos_y_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  image_handler/ss/text_pos_y_reg[3]_rep__0/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)       -0.218    14.864    image_handler/ss/text_pos_y_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_y_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.765ns (32.109%)  route 3.732ns (67.891%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          0.884     9.465    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.589 r  image_handler/vga_sync_unit/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.589    image_handler/ss/S[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.169 r  image_handler/ss/_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.487    10.656    image_handler/ss/_inferred__0/i__carry_n_5
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.517    14.858    image_handler/ss/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  image_handler/ss/text_pos_y_reg[3]_rep/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)       -0.240    14.843    image_handler/ss/text_pos_y_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/text_pos_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.213ns (23.028%)  route 4.054ns (76.972%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.159    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          1.021     6.636    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.154     6.790 f  image_handler/vga_sync_unit/vsync_reg_i_3/O
                         net (fo=2, routed)           0.602     7.392    image_handler/vga_sync_unit/vsync_reg_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.327     7.719 r  image_handler/vga_sync_unit/text_pos_y[6]_i_6/O
                         net (fo=2, routed)           0.738     8.457    image_handler/vga_sync_unit/text_pos_y[6]_i_6_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.581 r  image_handler/vga_sync_unit/text_pos_y[6]_i_2/O
                         net (fo=19, routed)          1.127     9.708    image_handler/vga_sync_unit/ss/data_flag14_out
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.860 r  image_handler/vga_sync_unit/text_pos_y[6]_i_1/O
                         net (fo=26, routed)          0.567    10.427    image_handler/ss/text_pos_y
    SLICE_X5Y42          FDRE                                         r  image_handler/ss/text_pos_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.857    image_handler/ss/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  image_handler/ss/text_pos_x_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.429    14.653    image_handler/ss/text_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 image_handler/ss/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/ss/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  image_handler/ss/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  image_handler/ss/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.734    image_handler/ss_n_4
    SLICE_X2Y41          FDRE                                         r  image_handler/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  image_handler/rgb_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.059     1.549    image_handler/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 image_handler/ss/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/ss/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  image_handler/ss/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  image_handler/ss/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.116     1.734    image_handler/ss_n_0
    SLICE_X3Y42          FDRE                                         r  image_handler/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  image_handler/rgb_reg_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.066     1.543    image_handler/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 image_handler/ss/data_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/ss/ssROM/data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.254ns (69.398%)  route 0.112ns (30.602%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    image_handler/ss/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  image_handler/ss/data_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  image_handler/ss/data_flag_reg[0]/Q
                         net (fo=1, routed)           0.112     1.751    image_handler/ss/ssROM/data_reg_0[0]
    SLICE_X6Y43          MUXF7 (Prop_muxf7_S_O)       0.090     1.841 r  image_handler/ss/ssROM/data_reg_i_1/O
                         net (fo=1, routed)           0.000     1.841    image_handler/ss/ssROM/data_reg_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  image_handler/ss/ssROM/data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    image_handler/ss/ssROM/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  image_handler/ss/ssROM/data_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.134     1.626    image_handler/ss/ssROM/data_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  image_handler/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=14, routed)          0.104     1.729    image_handler/vga_sync_unit/h_count_reg_reg[7]_0[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.098     1.827 r  image_handler/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.827    image_handler/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X2Y42          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.598    image_handler/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  image_handler/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.786    image_handler/vga_sync_unit/pixel_reg[0]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.042     1.828 r  image_handler/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    image_handler/vga_sync_unit/pixel_next[1]
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.107     1.584    image_handler/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.834%)  route 0.173ns (48.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.478    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  image_handler/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=12, routed)          0.173     1.792    image_handler/vga_sync_unit/y[4]
    SLICE_X0Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  image_handler/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    image_handler/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.091     1.584    image_handler/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 image_handler/ss/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.793%)  route 0.202ns (55.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    image_handler/ss/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  image_handler/ss/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  image_handler/ss/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.202     1.842    image_handler/ss_n_1
    SLICE_X1Y41          FDRE                                         r  image_handler/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  image_handler/rgb_reg_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.070     1.584    image_handler/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.836%)  route 0.159ns (43.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  image_handler/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.159     1.800    image_handler/vga_sync_unit/x[9]
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  image_handler/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.845    image_handler/vga_sync_unit/hsync_next
    SLICE_X1Y43          FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.866     1.993    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  image_handler/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091     1.585    image_handler/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  image_handler/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.786    image_handler/vga_sync_unit/pixel_reg[0]
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  image_handler/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    image_handler/vga_sync_unit/pixel_next[0]
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091     1.568    image_handler/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 keyboard_handler/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.446    keyboard_handler/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboard_handler/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    keyboard_handler/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  keyboard_handler/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    keyboard_handler/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    keyboard_handler/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    keyboard_handler/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    image_handler/rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    image_handler/rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    image_handler/rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    image_handler/rgb_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    image_handler/rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    image_handler/rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    image_handler/rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    image_handler/rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    image_handler/rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    image_handler/rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    image_handler/ss/text_pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    image_handler/vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    image_handler/vga_sync_unit/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    image_handler/vga_sync_unit/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   segDisp/genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    image_handler/vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    image_handler/vga_sync_unit/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    image_handler/rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    image_handler/rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    image_handler/rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    image_handler/rgb_reg_reg[5]/C



