

================================================================
== Vivado HLS Report for 'output_result'
================================================================
* Date:           Sun Apr 28 16:07:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     4.049|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     520|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     158|    -|
|Register         |        -|      -|     304|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     304|     678|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_333_p2                          |     +    |      0|  0|  12|           4|           1|
    |sum_i_i_fu_309_p2                    |     +    |      0|  0|  41|          34|          34|
    |tmp_10_i_i_i_fu_276_p2               |     +    |      0|  0|  39|          32|          32|
    |tmp_19_i_i_fu_300_p2                 |     +    |      0|  0|  40|          33|          33|
    |tmp_8_i_i_i_fu_255_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp_4_i_i_i_fu_200_p2                |     -    |      0|  0|  39|           5|          32|
    |tmp_6_i_i_i_fu_206_p2                |     -    |      0|  0|  39|           5|          32|
    |tmp_i_i_i_fu_212_p2                  |     -    |      0|  0|  39|          10|          32|
    |ap_block_pp0_stage0_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_484                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op88_writeresp_state12  |    and   |      0|  0|   2|           1|           1|
    |icmp7_fu_291_p2                      |   icmp   |      0|  0|  20|          28|           1|
    |icmp_fu_270_p2                       |   icmp   |      0|  0|  20|          28|           1|
    |tmp_13_i_i_i_fu_328_p2               |   icmp   |      0|  0|  20|          32|          32|
    |tmp_3_i_i_i_fu_217_p2                |   icmp   |      0|  0|  20|          32|           4|
    |tmp_5_i_i_i_fu_231_p2                |   icmp   |      0|  0|  20|          32|           4|
    |tmp_7_i_i_i_fu_243_p2                |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12                     |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_248_p3                     |  select  |      0|  0|  32|           1|           4|
    |nLoops_fu_223_p3                     |  select  |      0|  0|  32|           1|           4|
    |rLoops_fu_236_p3                     |  select  |      0|  0|  32|           1|           4|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 520|         351|         295|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  53|         12|    1|         12|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_sig_ioackin_m_axi_outputs_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY   |   9|          2|    1|          2|
    |cntl_V_blk_n                          |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_169                   |   9|          2|    4|          8|
    |outputs_blk_n_AW                      |   9|          2|    1|          2|
    |outputs_blk_n_B                       |   9|          2|    1|          2|
    |outputs_blk_n_W                       |   9|          2|    1|          2|
    |outputs_offset_blk_n                  |   9|          2|    1|          2|
    |outputs_offset_c_blk_n                |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 158|         35|   15|         41|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY   |   1|   0|    1|          0|
    |i_0_i_i_i_i_reg_169                   |   4|   0|    4|          0|
    |icmp7_reg_398                         |   1|   0|    1|          0|
    |icmp_reg_394                          |   1|   0|    1|          0|
    |nLoops_reg_388                        |  32|   0|   32|          0|
    |outputs_addr_reg_402                  |  32|   0|   32|          0|
    |outputs_offset_cast_s_reg_347         |  10|   0|   33|         23|
    |sext_cast_i_i_reg_352                 |  31|   0|   34|          3|
    |tmp_13_i_i_i_reg_408                  |   1|   0|    1|          0|
    |tmp_283_reg_417                       |  16|   0|   16|          0|
    |tmp_285_reg_360                       |  32|   0|   32|          0|
    |tmp_286_reg_366                       |  32|   0|   32|          0|
    |tmp_287_reg_371                       |  32|   0|   32|          0|
    |tmp_4_i_i_i_reg_376                   |  32|   0|   32|          0|
    |tmp_6_i_i_i_reg_382                   |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 304|   0|  330|         26|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   output_result  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   output_result  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   output_result  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   output_result  | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   output_result  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   output_result  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   output_result  | return value |
|m_axi_outputs_AWVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WVALID      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WREADY      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WDATA       | out |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WSTRB       | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WLAST       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WID         | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WUSER       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RDATA       |  in |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RLAST       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|outputs_offset_dout       |  in |   31|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_empty_n    |  in |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_read       | out |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_c_dout     |  in |   10|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_empty_n  |  in |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_read     | out |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|output_buffer_V_dout      |  in |   16|   ap_fifo  |  output_buffer_V |    pointer   |
|output_buffer_V_empty_n   |  in |    1|   ap_fifo  |  output_buffer_V |    pointer   |
|output_buffer_V_read      | out |    1|   ap_fifo  |  output_buffer_V |    pointer   |
|result_buffer_V_dout      |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_empty_n   |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_read      | out |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_n_V_dout           |  in |   32|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_empty_n        |  in |    1|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_read           | out |    1|   ap_fifo  |    result_n_V    |    pointer   |
|result_r_V_dout           |  in |   32|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_empty_n        |  in |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_read           | out |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_c_V_dout           |  in |   32|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_empty_n        |  in |    1|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_read           | out |    1|   ap_fifo  |    result_c_V    |    pointer   |
|cntl_V_din                | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_full_n             |  in |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_write              | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

