Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat May 27 21:54:12 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           31286 |         8096 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2131 |          333 |
| Yes          | No                    | No                     |             720 |          209 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2417 |          689 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_arready0                                                                                                  | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].y[5]_i_1_n_0                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/sel                                                                                          | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].y[5]_i_1_n_0                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_awready0                                                                                                  | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[8].ram/mem_reg_0                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad0                                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[0][125]_i_1_n_0                                                                                      |                                                                                                                                          |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][125]_i_2_n_0                                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][125]_i_1_n_0                                                                |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][125]_i_2_n_0                                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][125]_i_1_n_0                                                                |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][125]_i_2_n_0                                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][125]_i_1_n_0                                                                |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[14][125]_i_1_n_0                                                                                     |                                                                                                                                          |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][125]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][125]_i_1_n_0                                                                 |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[15][125]_i_1_n_0                                                                                     |                                                                                                                                          |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][125]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][125]_i_1_n_0                                                                 |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][125]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][125]_i_1_n_0                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][125]_i_2_n_0                                                                                     | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][125]_i_1_n_0                                                                |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[4][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[3][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[2][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[1][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[10][31]_i_1_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[11][31]_i_1_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[12][31]_i_1_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[0][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/E[0]                                                                                         | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/slv_reg_reg[13][0][0]                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/slv_reg_reg[15][0][0]                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/slv_reg_reg[16][0][0]                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][31]_i_1_n_0                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][127]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][95]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][63]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][31]_i_1_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[2][127]_i_1_n_0                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][63]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][31]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[15][95]_i_1_n_0                                                                                      |                                                                                                                                          |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[15][63]_i_1_n_0                                                                                      |                                                                                                                                          |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][127]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[14][95]_i_1_n_0                                                                                      |                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][95]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][95]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][63]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][63]_i_1_n_0                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][31]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[13][31]_i_1_n_0                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][95]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][95]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][63]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][63]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][31]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[12][31]_i_1_n_0                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[14][31]_i_1_n_0                                                                                      |                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[14][63]_i_1_n_0                                                                                      |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][95]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][95]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][63]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][63]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][31]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[11][31]_i_1_n_0                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[1][95]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][95]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][95]_i_1_n_0                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][63]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][63]_i_1_n_0                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][31]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[10][31]_i_1_n_0                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[0][95]_i_1_n_0                                                                                       |                                                                                                                                          |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[0][63]_i_1_n_0                                                                                       |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[0][31]_i_1_n_0                                                                                       |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][63]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[3][95]_i_1_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][31]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][63]_i_1_n_0                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[4][95]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][127]_i_1_n_0                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][31]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][63]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[5][95]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][127]_i_1_n_0                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][31]_i_1_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][63]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[6][95]_i_1_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][127]_i_2_n_0                                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][127]_i_1_n_0                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][31]_i_1_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][63]_i_1_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[15][31]_i_1_n_0                                                                                      |                                                                                                                                          |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][31]_i_1_n_0                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][63]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[8][95]_i_1_n_0                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                  | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][31]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][31]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][63]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][63]_i_1_n_0                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[9][95]_i_1_n_0                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[9][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[8][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[7][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[6][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/slv_reg[5][31]_i_1_n_0                                                                                        | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/p_0_out                                                                                  |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][95]_i_2_n_0                                                                                       | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/curr_pix[7][95]_i_1_n_0                                                                  |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].dir_i_1_n_0                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |               18 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].dir_i_1_n_0                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].dir_i_1_n_0                                                                      | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/min_sad[15]_i_1_n_0                                                     |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1_wr_addr1                                                                                                 |                                                                                                                                          |               16 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_1_out2_out                                                            |               77 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_3_out                                                                 |               79 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_4_out5_out                                                            |               71 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_0_out__13                                                             |               81 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                          |             8105 |          31327 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                     5 |
| 10     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                   103 |
+--------+-----------------------+


