Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/cs141/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0f2c5dbfef4149a597af3ddb0f18050a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_to_pwm_tb_behav xil_defaultlib.clk_to_pwm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
