============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 18:57:35 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 0010100100001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=82) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=82) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=82)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=82)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=24,BUS_CTRL_NUM=60,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2006/17 useful/useless nets, 1144/0 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1771/16 useful/useless nets, 1473/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 290 better
SYN-1014 : Optimize round 2
SYN-1032 : 1537/45 useful/useless nets, 1239/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1561/155 useful/useless nets, 1284/29 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 205 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1941/18 useful/useless nets, 1664/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 7182, tnet num: 1941, tinst num: 1663, tnode num: 9123, tedge num: 11141.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1941 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 177 (3.58), #lev = 6 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 177 (3.58), #lev = 6 (1.83)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 404 instances into 177 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.314099s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (96.3%)

RUN-1004 : used memory is 146 MB, reserved memory is 114 MB, peak memory is 160 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (185 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1164 instances
RUN-0007 : 449 luts, 502 seqs, 103 mslices, 61 lslices, 18 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1447 nets
RUN-1001 : 870 nets have 2 pins
RUN-1001 : 431 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     254     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     232     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1162 instances, 449 luts, 502 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6122, tnet num: 1445, tinst num: 1162, tnode num: 8078, tedge num: 10272.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1445 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.212064s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 350724
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1162.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 232060, overlap = 67.5
PHY-3002 : Step(2): len = 171993, overlap = 67.5
PHY-3002 : Step(3): len = 110617, overlap = 67.5
PHY-3002 : Step(4): len = 87096.3, overlap = 67.5
PHY-3002 : Step(5): len = 80563, overlap = 67.5
PHY-3002 : Step(6): len = 64145.7, overlap = 67.5
PHY-3002 : Step(7): len = 61103.2, overlap = 67.5
PHY-3002 : Step(8): len = 52655.4, overlap = 67.5
PHY-3002 : Step(9): len = 49107.2, overlap = 67.5
PHY-3002 : Step(10): len = 44388.1, overlap = 67.5
PHY-3002 : Step(11): len = 41755.9, overlap = 67.5
PHY-3002 : Step(12): len = 39726, overlap = 67.5
PHY-3002 : Step(13): len = 37319.2, overlap = 67.5
PHY-3002 : Step(14): len = 36224.3, overlap = 67.5
PHY-3002 : Step(15): len = 34046.1, overlap = 67.5
PHY-3002 : Step(16): len = 33979.9, overlap = 67.5
PHY-3002 : Step(17): len = 32336.3, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39018e-06
PHY-3002 : Step(18): len = 34997.3, overlap = 58.5
PHY-3002 : Step(19): len = 35670.6, overlap = 58.5
PHY-3002 : Step(20): len = 32498.8, overlap = 58.5
PHY-3002 : Step(21): len = 32085.4, overlap = 60.75
PHY-3002 : Step(22): len = 32255.9, overlap = 60.75
PHY-3002 : Step(23): len = 31569.9, overlap = 58.5
PHY-3002 : Step(24): len = 31531.2, overlap = 58.5
PHY-3002 : Step(25): len = 29364.8, overlap = 56.25
PHY-3002 : Step(26): len = 29395.8, overlap = 58.5
PHY-3002 : Step(27): len = 27947.2, overlap = 63.25
PHY-3002 : Step(28): len = 27382.7, overlap = 58.0312
PHY-3002 : Step(29): len = 27276.8, overlap = 59
PHY-3002 : Step(30): len = 25730, overlap = 57.3125
PHY-3002 : Step(31): len = 25647.9, overlap = 57.5625
PHY-3002 : Step(32): len = 25872, overlap = 58.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78036e-06
PHY-3002 : Step(33): len = 25972.7, overlap = 58.1875
PHY-3002 : Step(34): len = 25998.9, overlap = 58.3125
PHY-3002 : Step(35): len = 26053.4, overlap = 58.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.56072e-06
PHY-3002 : Step(36): len = 28244.5, overlap = 56.0625
PHY-3002 : Step(37): len = 28499, overlap = 56.0625
PHY-3002 : Step(38): len = 29028.4, overlap = 56.0625
PHY-3002 : Step(39): len = 29103.3, overlap = 58.3125
PHY-3002 : Step(40): len = 29372.6, overlap = 58.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.11214e-05
PHY-3002 : Step(41): len = 30510.8, overlap = 56.0625
PHY-3002 : Step(42): len = 30734, overlap = 58.3125
PHY-3002 : Step(43): len = 30919, overlap = 58.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.22429e-05
PHY-3002 : Step(44): len = 31740.1, overlap = 58.4062
PHY-3002 : Step(45): len = 31841.6, overlap = 58.4062
PHY-3002 : Step(46): len = 33753.3, overlap = 54.25
PHY-3002 : Step(47): len = 33978.2, overlap = 54.25
PHY-3002 : Step(48): len = 33038.5, overlap = 54.25
PHY-3002 : Step(49): len = 32795.6, overlap = 54.25
PHY-3002 : Step(50): len = 32302.2, overlap = 54.4375
PHY-3002 : Step(51): len = 32541.1, overlap = 52.1875
PHY-3002 : Step(52): len = 33157.5, overlap = 52.1875
PHY-3002 : Step(53): len = 33298.7, overlap = 52.125
PHY-3002 : Step(54): len = 33307, overlap = 54.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.44858e-05
PHY-3002 : Step(55): len = 33568.3, overlap = 54.1875
PHY-3002 : Step(56): len = 33580.6, overlap = 54.1875
PHY-3002 : Step(57): len = 33531.9, overlap = 54.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.89716e-05
PHY-3002 : Step(58): len = 33791, overlap = 54.3125
PHY-3002 : Step(59): len = 33832.2, overlap = 54.4375
PHY-3002 : Step(60): len = 33935.4, overlap = 54.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1445 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032660s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(61): len = 38613.9, overlap = 14.9062
PHY-3002 : Step(62): len = 38870.8, overlap = 14.9062
PHY-3002 : Step(63): len = 37494.9, overlap = 18.9688
PHY-3002 : Step(64): len = 37527.9, overlap = 19.0312
PHY-3002 : Step(65): len = 36833.1, overlap = 20.4688
PHY-3002 : Step(66): len = 36991.6, overlap = 22.6562
PHY-3002 : Step(67): len = 36763.7, overlap = 19.2188
PHY-3002 : Step(68): len = 36077.8, overlap = 18.0938
PHY-3002 : Step(69): len = 36075.5, overlap = 17.5312
PHY-3002 : Step(70): len = 35617.4, overlap = 18.1562
PHY-3002 : Step(71): len = 35508.9, overlap = 19.1562
PHY-3002 : Step(72): len = 34728, overlap = 18.3438
PHY-3002 : Step(73): len = 34138.7, overlap = 18.7188
PHY-3002 : Step(74): len = 34184.5, overlap = 17.8438
PHY-3002 : Step(75): len = 33859.8, overlap = 19.9688
PHY-3002 : Step(76): len = 33775.2, overlap = 20.2188
PHY-3002 : Step(77): len = 33345.2, overlap = 20.0312
PHY-3002 : Step(78): len = 33363.1, overlap = 20.0938
PHY-3002 : Step(79): len = 33310.8, overlap = 20.2812
PHY-3002 : Step(80): len = 32953.8, overlap = 20.6875
PHY-3002 : Step(81): len = 32915, overlap = 21.9062
PHY-3002 : Step(82): len = 32915, overlap = 21.9062
PHY-3002 : Step(83): len = 32706.3, overlap = 21.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114004
PHY-3002 : Step(84): len = 32711.2, overlap = 22.375
PHY-3002 : Step(85): len = 32711.2, overlap = 22.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1445 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00795e-05
PHY-3002 : Step(86): len = 33337.6, overlap = 56.2812
PHY-3002 : Step(87): len = 33607.9, overlap = 55.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0159e-05
PHY-3002 : Step(88): len = 33743.9, overlap = 54.2812
PHY-3002 : Step(89): len = 33952.1, overlap = 54.1562
PHY-3002 : Step(90): len = 34445.2, overlap = 49.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.03181e-05
PHY-3002 : Step(91): len = 34275.8, overlap = 43.1562
PHY-3002 : Step(92): len = 34275.8, overlap = 43.1562
PHY-3002 : Step(93): len = 34257.2, overlap = 39.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.06361e-05
PHY-3002 : Step(94): len = 35172.4, overlap = 36.4688
PHY-3002 : Step(95): len = 35172.4, overlap = 36.4688
PHY-3002 : Step(96): len = 34731.2, overlap = 36.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161272
PHY-3002 : Step(97): len = 35386.2, overlap = 35.0938
PHY-3002 : Step(98): len = 35481.5, overlap = 34.7812
PHY-3002 : Step(99): len = 35447.1, overlap = 30.1562
PHY-3002 : Step(100): len = 35384.5, overlap = 29.4062
PHY-3002 : Step(101): len = 34846.2, overlap = 26.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6122, tnet num: 1445, tinst num: 1162, tnode num: 8078, tedge num: 10272.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 73.25 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1447.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43248, over cnt = 171(0%), over = 648, worst = 18
PHY-1001 : End global iterations;  0.122814s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.3%)

PHY-1001 : Congestion index: top1 = 35.84, top5 = 19.32, top10 = 12.21, top15 = 8.76.
PHY-1001 : End incremental global routing;  0.200848s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (70.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1445 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044239s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271704s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 201, reserve = 168, peak = 201.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 923/1447.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43248, over cnt = 171(0%), over = 648, worst = 18
PHY-1002 : len = 48496, over cnt = 106(0%), over = 214, worst = 8
PHY-1002 : len = 49736, over cnt = 41(0%), over = 91, worst = 5
PHY-1002 : len = 50320, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 50344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137234s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 31.83, top5 = 19.46, top10 = 13.20, top15 = 9.63.
OPT-1001 : End congestion update;  0.202418s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1445 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036754s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.239327s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (65.3%)

OPT-1001 : Current memory(MB): used = 203, reserve = 169, peak = 203.
OPT-1001 : End physical optimization;  0.720765s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (80.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 449 LUT to BLE ...
SYN-4008 : Packed 449 LUT and 207 SEQ to BLE.
SYN-4003 : Packing 295 remaining SEQ's ...
SYN-4005 : Packed 168 SEQ with LUT/SLICE
SYN-4006 : 101 single LUT's are left
SYN-4006 : 127 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 576/929 primitive instances ...
PHY-3001 : End packing;  0.050619s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 529 instances
RUN-1001 : 240 mslices, 240 lslices, 18 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1241 nets
RUN-1001 : 658 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 527 instances, 480 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 35210, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5202, tnet num: 1239, tinst num: 527, tnode num: 6635, tedge num: 9056.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.240530s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03398e-05
PHY-3002 : Step(102): len = 34818.2, overlap = 37.25
PHY-3002 : Step(103): len = 34969.3, overlap = 36.75
PHY-3002 : Step(104): len = 34986.2, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.06797e-05
PHY-3002 : Step(105): len = 34908.9, overlap = 36.75
PHY-3002 : Step(106): len = 34908.9, overlap = 36.75
PHY-3002 : Step(107): len = 34876.2, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.13593e-05
PHY-3002 : Step(108): len = 35511.2, overlap = 32.5
PHY-3002 : Step(109): len = 35511.2, overlap = 32.5
PHY-3002 : Step(110): len = 35306.3, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.166213s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (28.2%)

PHY-3001 : Trial Legalized: Len = 47561.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0190558
PHY-3002 : Step(111): len = 44604.4, overlap = 3.75
PHY-3002 : Step(112): len = 43738, overlap = 4.5
PHY-3002 : Step(113): len = 39787, overlap = 7
PHY-3002 : Step(114): len = 39403.4, overlap = 7.25
PHY-3002 : Step(115): len = 39460.5, overlap = 7.5
PHY-3002 : Step(116): len = 38617.8, overlap = 7.75
PHY-3002 : Step(117): len = 38617.8, overlap = 7.75
PHY-3002 : Step(118): len = 38614, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005701s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43184.9, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 43280.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5202, tnet num: 1239, tinst num: 527, tnode num: 6635, tedge num: 9056.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 57/1241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53704, over cnt = 163(0%), over = 246, worst = 6
PHY-1002 : len = 55032, over cnt = 60(0%), over = 76, worst = 4
PHY-1002 : len = 55744, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 55864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.236976s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (39.6%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 19.91, top10 = 14.82, top15 = 11.17.
PHY-1001 : End incremental global routing;  0.308850s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (45.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036524s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.370470s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (54.8%)

OPT-1001 : Current memory(MB): used = 204, reserve = 171, peak = 208.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1046/1241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.8%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 19.91, top10 = 14.82, top15 = 11.17.
OPT-1001 : End congestion update;  0.072742s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027080s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (115.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.099938s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (109.4%)

OPT-1001 : Current memory(MB): used = 205, reserve = 172, peak = 208.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1046/1241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 19.91, top10 = 14.82, top15 = 11.17.
PHY-1001 : End incremental global routing;  0.070973s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1046/1241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.2%)

PHY-1001 : Congestion index: top1 = 27.93, top5 = 19.91, top10 = 14.82, top15 = 11.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026555s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (176.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.945994s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (79.3%)

RUN-1003 : finish command "place" in  6.415609s wall, 2.625000s user + 0.765625s system = 3.390625s CPU (52.8%)

RUN-1004 : used memory is 191 MB, reserved memory is 158 MB, peak memory is 208 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 529 instances
RUN-1001 : 240 mslices, 240 lslices, 18 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1241 nets
RUN-1001 : 658 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5202, tnet num: 1239, tinst num: 527, tnode num: 6635, tedge num: 9056.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 240 mslices, 240 lslices, 18 pads, 26 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53208, over cnt = 162(0%), over = 247, worst = 6
PHY-1002 : len = 54160, over cnt = 85(0%), over = 117, worst = 3
PHY-1002 : len = 54848, over cnt = 42(0%), over = 64, worst = 3
PHY-1002 : len = 55696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221835s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.1%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 19.85, top10 = 14.77, top15 = 11.12.
PHY-1001 : End global routing;  0.290320s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (37.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 230, reserve = 197, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 494, reserve = 465, peak = 494.
PHY-1001 : End build detailed router design. 4.729477s wall, 4.015625s user + 0.390625s system = 4.406250s CPU (93.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.082298s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (93.8%)

PHY-1001 : Current memory(MB): used = 525, reserve = 498, peak = 525.
PHY-1001 : End phase 1; 1.093161s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (92.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 12% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 566 net; 1.199491s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (96.4%)

PHY-1022 : len = 133440, over cnt = 87(0%), over = 87, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 499, peak = 526.
PHY-1001 : End initial routed; 2.782818s wall, 2.734375s user + 0.031250s system = 2.765625s CPU (99.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1083(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.285365s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End phase 2; 3.068272s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 133440, over cnt = 87(0%), over = 87, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010116s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 133496, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.094543s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (66.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 133424, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.090800s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (103.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 133400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027751s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1083(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.292528s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.168857s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.5%)

PHY-1001 : Current memory(MB): used = 539, reserve = 511, peak = 539.
PHY-1001 : End phase 3; 0.828704s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (94.3%)

PHY-1003 : Routed, final wirelength = 133400
PHY-1001 : Current memory(MB): used = 539, reserve = 511, peak = 539.
PHY-1001 : End export database. 0.014950s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.5%)

PHY-1001 : End detail routing;  10.074750s wall, 9.093750s user + 0.500000s system = 9.593750s CPU (95.2%)

RUN-1003 : finish command "route" in  10.697416s wall, 9.484375s user + 0.515625s system = 10.000000s CPU (93.5%)

RUN-1004 : used memory is 485 MB, reserved memory is 460 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      781   out of  19600    3.98%
#reg                      523   out of  19600    2.67%
#le                       908
  #lut only               385   out of    908   42.40%
  #reg only               127   out of    908   13.99%
  #lut&reg                396   out of    908   43.61%
#dsp                        0   out of     29    0.00%
#bram                      22   out of     64   34.38%
  #bram9k                  22
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            228
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        103
#3        adc/clk_adc          GCLK               lslice             type/c_b[7]_syn_7.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |908    |617     |164     |523     |26      |0       |
|  adc                               |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  anjian_list                       |anjian         |45     |37      |6       |27      |0       |0       |
|  fifo_list                         |fifo_ctrl      |136    |84      |45      |55      |4       |0       |
|    fifo_list                       |fifo           |100    |57      |36      |44      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |59     |53      |6       |36      |0       |0       |
|  tx                                |uart_tx        |69     |47      |8       |38      |0       |0       |
|  type                              |type_choice    |125    |117     |8       |66      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |453    |266     |91      |282     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |453    |266     |91      |282     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |169    |96      |0       |169     |0       |0       |
|        reg_inst                    |register       |166    |93      |0       |166     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |284    |170     |91      |113     |0       |0       |
|        bus_inst                    |bus_top        |78     |40      |30      |25      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |28     |16      |10      |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |10      |10      |6       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |24     |14      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       640   
    #2          2       282   
    #3          3       129   
    #4          4        25   
    #5        5-10       85   
    #6        11-50      53   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.96            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 527
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1241, pip num: 11453
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 31743 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010000010100100001110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.244980s wall, 10.593750s user + 0.125000s system = 10.718750s CPU (477.5%)

RUN-1004 : used memory is 498 MB, reserved memory is 472 MB, peak memory is 680 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_185735.log"
