Classic Timing Analyzer report for instr_rom_rv32i
Wed Nov 05 10:56:23 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                         ; To                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.713 ns    ; PC[4]                                                                        ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.989 ns    ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[29]                                                                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.783 ns   ; PC[2]                                                                        ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                              ;                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                 ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                           ; To Clock ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.713 ns   ; PC[4] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.326 ns   ; PC[6] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 3.324 ns   ; PC[3] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.254 ns   ; PC[5] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.008 ns   ; PC[2] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                       ;
+-------+--------------+------------+------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                         ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 8.989 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[29] ; clock      ;
; N/A   ; None         ; 8.989 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[29] ; clock      ;
; N/A   ; None         ; 8.989 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[29] ; clock      ;
; N/A   ; None         ; 8.989 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[29] ; clock      ;
; N/A   ; None         ; 8.989 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[29] ; clock      ;
; N/A   ; None         ; 8.906 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[27] ; clock      ;
; N/A   ; None         ; 8.906 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[27] ; clock      ;
; N/A   ; None         ; 8.906 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[27] ; clock      ;
; N/A   ; None         ; 8.906 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[27] ; clock      ;
; N/A   ; None         ; 8.906 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[27] ; clock      ;
; N/A   ; None         ; 8.589 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 8.589 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 8.589 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 8.589 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 8.589 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[5]  ; clock      ;
; N/A   ; None         ; 8.588 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 8.588 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 8.588 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 8.588 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 8.588 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[20] ; clock      ;
; N/A   ; None         ; 8.568 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[24] ; clock      ;
; N/A   ; None         ; 8.568 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[24] ; clock      ;
; N/A   ; None         ; 8.568 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[24] ; clock      ;
; N/A   ; None         ; 8.568 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[24] ; clock      ;
; N/A   ; None         ; 8.568 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[24] ; clock      ;
; N/A   ; None         ; 8.558 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[6]  ; clock      ;
; N/A   ; None         ; 8.558 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[6]  ; clock      ;
; N/A   ; None         ; 8.558 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[6]  ; clock      ;
; N/A   ; None         ; 8.558 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[6]  ; clock      ;
; N/A   ; None         ; 8.558 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[6]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[2]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[2]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[2]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[2]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[2]  ; clock      ;
; N/A   ; None         ; 8.159 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 8.159 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 8.159 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 8.159 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 8.159 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[7]  ; clock      ;
; N/A   ; None         ; 8.129 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 8.129 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 8.129 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 8.129 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 8.129 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[15] ; clock      ;
; N/A   ; None         ; 8.059 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[10] ; clock      ;
; N/A   ; None         ; 8.059 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[10] ; clock      ;
; N/A   ; None         ; 8.059 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[10] ; clock      ;
; N/A   ; None         ; 8.059 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[10] ; clock      ;
; N/A   ; None         ; 8.059 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[10] ; clock      ;
; N/A   ; None         ; 7.918 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[11] ; clock      ;
; N/A   ; None         ; 7.918 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[11] ; clock      ;
; N/A   ; None         ; 7.918 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[11] ; clock      ;
; N/A   ; None         ; 7.918 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[11] ; clock      ;
; N/A   ; None         ; 7.918 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[11] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[18] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[18] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[18] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[18] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[18] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[16] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[16] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[16] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[16] ; clock      ;
; N/A   ; None         ; 7.765 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[16] ; clock      ;
; N/A   ; None         ; 7.482 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[14] ; clock      ;
; N/A   ; None         ; 7.482 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[14] ; clock      ;
; N/A   ; None         ; 7.482 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[14] ; clock      ;
; N/A   ; None         ; 7.482 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[14] ; clock      ;
; N/A   ; None         ; 7.482 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[14] ; clock      ;
; N/A   ; None         ; 7.357 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[0]  ; clock      ;
; N/A   ; None         ; 7.357 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[0]  ; clock      ;
; N/A   ; None         ; 7.357 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[0]  ; clock      ;
; N/A   ; None         ; 7.357 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[0]  ; clock      ;
; N/A   ; None         ; 7.357 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[0]  ; clock      ;
; N/A   ; None         ; 7.310 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[31] ; clock      ;
; N/A   ; None         ; 7.310 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[31] ; clock      ;
; N/A   ; None         ; 7.310 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[31] ; clock      ;
; N/A   ; None         ; 7.310 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[31] ; clock      ;
; N/A   ; None         ; 7.310 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[31] ; clock      ;
; N/A   ; None         ; 7.308 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[30] ; clock      ;
; N/A   ; None         ; 7.308 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[30] ; clock      ;
; N/A   ; None         ; 7.308 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[30] ; clock      ;
; N/A   ; None         ; 7.308 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[30] ; clock      ;
; N/A   ; None         ; 7.308 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[30] ; clock      ;
; N/A   ; None         ; 7.292 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[25] ; clock      ;
; N/A   ; None         ; 7.292 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[25] ; clock      ;
; N/A   ; None         ; 7.292 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[25] ; clock      ;
; N/A   ; None         ; 7.292 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[25] ; clock      ;
; N/A   ; None         ; 7.292 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[25] ; clock      ;
; N/A   ; None         ; 7.291 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 7.291 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 7.291 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 7.291 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 7.291 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[22] ; clock      ;
; N/A   ; None         ; 7.281 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[1]  ; clock      ;
; N/A   ; None         ; 7.281 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[1]  ; clock      ;
; N/A   ; None         ; 7.281 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[1]  ; clock      ;
; N/A   ; None         ; 7.281 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[1]  ; clock      ;
; N/A   ; None         ; 7.281 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[1]  ; clock      ;
; N/A   ; None         ; 7.276 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 7.276 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 7.276 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 7.276 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 7.276 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[8]  ; clock      ;
; N/A   ; None         ; 7.246 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 7.246 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 7.246 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 7.246 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 7.246 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[13] ; clock      ;
; N/A   ; None         ; 7.227 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[23] ; clock      ;
; N/A   ; None         ; 7.227 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[23] ; clock      ;
; N/A   ; None         ; 7.227 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[23] ; clock      ;
; N/A   ; None         ; 7.227 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[23] ; clock      ;
; N/A   ; None         ; 7.227 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[23] ; clock      ;
; N/A   ; None         ; 7.144 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[17] ; clock      ;
; N/A   ; None         ; 7.144 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[17] ; clock      ;
; N/A   ; None         ; 7.144 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[17] ; clock      ;
; N/A   ; None         ; 7.144 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[17] ; clock      ;
; N/A   ; None         ; 7.144 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[17] ; clock      ;
; N/A   ; None         ; 7.091 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[3]  ; clock      ;
; N/A   ; None         ; 7.091 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[3]  ; clock      ;
; N/A   ; None         ; 7.091 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[3]  ; clock      ;
; N/A   ; None         ; 7.091 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[3]  ; clock      ;
; N/A   ; None         ; 7.091 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[3]  ; clock      ;
; N/A   ; None         ; 7.081 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[26] ; clock      ;
; N/A   ; None         ; 7.081 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[26] ; clock      ;
; N/A   ; None         ; 7.081 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[26] ; clock      ;
; N/A   ; None         ; 7.081 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[26] ; clock      ;
; N/A   ; None         ; 7.081 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[26] ; clock      ;
; N/A   ; None         ; 7.079 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[9]  ; clock      ;
; N/A   ; None         ; 7.079 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[9]  ; clock      ;
; N/A   ; None         ; 7.079 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[9]  ; clock      ;
; N/A   ; None         ; 7.079 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[9]  ; clock      ;
; N/A   ; None         ; 7.079 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[9]  ; clock      ;
; N/A   ; None         ; 7.066 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[4]  ; clock      ;
; N/A   ; None         ; 7.066 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[4]  ; clock      ;
; N/A   ; None         ; 7.066 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[4]  ; clock      ;
; N/A   ; None         ; 7.066 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[4]  ; clock      ;
; N/A   ; None         ; 7.066 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[4]  ; clock      ;
; N/A   ; None         ; 7.032 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[12] ; clock      ;
; N/A   ; None         ; 7.032 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[12] ; clock      ;
; N/A   ; None         ; 7.032 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[12] ; clock      ;
; N/A   ; None         ; 7.032 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[12] ; clock      ;
; N/A   ; None         ; 7.032 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[12] ; clock      ;
; N/A   ; None         ; 6.852 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 6.852 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 6.852 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 6.852 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 6.852 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[21] ; clock      ;
; N/A   ; None         ; 6.848 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[28] ; clock      ;
; N/A   ; None         ; 6.848 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[28] ; clock      ;
; N/A   ; None         ; 6.848 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[28] ; clock      ;
; N/A   ; None         ; 6.848 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[28] ; clock      ;
; N/A   ; None         ; 6.848 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[28] ; clock      ;
; N/A   ; None         ; 6.830 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; INSTR[19] ; clock      ;
; N/A   ; None         ; 6.830 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; INSTR[19] ; clock      ;
; N/A   ; None         ; 6.830 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; INSTR[19] ; clock      ;
; N/A   ; None         ; 6.830 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; INSTR[19] ; clock      ;
; N/A   ; None         ; 6.830 ns   ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; INSTR[19] ; clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                        ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                           ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.783 ns ; PC[2] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.029 ns ; PC[5] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.099 ns ; PC[3] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.101 ns ; PC[6] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.488 ns ; PC[4] ; altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 05 10:56:22 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off instr_rom_rv32i -c instr_rom_rv32i --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for memory "altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "PC[4]", clock pin = "clock") is 3.713 ns
    Info: + Longest pin to memory delay is 6.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A18; Fanout = 1; PIN Node = 'PC[4]'
        Info: 2: + IC(5.061 ns) + CELL(0.103 ns) = 6.041 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.980 ns ( 16.22 % )
        Info: Total interconnect delay = 5.061 ns ( 83.78 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.335 ns ( 56.81 % )
        Info: Total interconnect delay = 1.015 ns ( 43.19 % )
Info: tco from clock "clock" to destination pin "INSTR[29]" through memory "altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0" is 8.989 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 56.81 % )
        Info: Total interconnect delay = 1.015 ns ( 43.19 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y4; Fanout = 1; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|q_a[29]'
        Info: 3: + IC(2.691 ns) + CELL(1.962 ns) = 6.503 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'INSTR[29]'
        Info: Total cell delay = 3.812 ns ( 58.62 % )
        Info: Total interconnect delay = 2.691 ns ( 41.38 % )
Info: th for memory "altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "PC[2]", clock pin = "clock") is -2.783 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 56.81 % )
        Info: Total interconnect delay = 1.015 ns ( 43.19 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 5.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'PC[2]'
        Info: 2: + IC(4.434 ns) + CELL(0.103 ns) = 5.336 ns; Loc. = M4K_X8_Y4; Fanout = 32; MEM Node = 'altsyncram:rom|altsyncram_65s:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.902 ns ( 16.90 % )
        Info: Total interconnect delay = 4.434 ns ( 83.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Wed Nov 05 10:56:23 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


