# compile vhdl design source files
vhdl xil_defaultlib  \
"COUNTER_TB_func_synth.vhd" \
"../../../../../COUNTER_IP.srcs/sources_1/imports/new/PULSE_COUNTER.vhd" \
"../../../../../COUNTER_IP.srcs/sim_1/new/COUNTER_TB.vhd" \

# Do not sort compile order
nosort
