---
calibre_verifs: true
releasePmMailDist: 
    engdahl,aparik,gerard,gowan,vkadeto,warrena,jmangatt,deepakgs,jayarama,dpatil,scordei,lmalheir,bapna,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,sg-lp5-t7-ckt@synopsys.com,sg-d889-lpddr5-tsmc7plus-ckt@synopsys.com
supply_pins_override: 
    dwc_ddrphy_lcdl: M4
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M6
releaseUtilityMacro: 
    - dwc_ddrphy_vddqclamp_4x1_ns
    - dwc_ddrphy_vddqclamp_2x2_ns
    - dwc_ddrphy_vdd2clamp_4x1_ns
    - dwc_ddrphy_vdd2clamp_2x2_ns
    - dwc_ddrphy_endcell_ns
    - dwc_ddrphy_decapvdd_4x1_ns
    - dwc_ddrphy_decapvdd_1x1_ns
    - dwc_ddrphy_decapvdd_1by4x1_ns
    - dwc_ddrphy_decapvddq_4x1_ns
    - dwc_ddrphy_decapvddq_1x1_ns
    - dwc_ddrphy_decapvddq_1by4x1_ns
    - dwc_ddrphy_decapvdd2_4x1_ns
    - dwc_ddrphy_decapvdd2_1x1_ns
    - dwc_ddrphy_decapvdd2_1by4x1_ns
releaseMailDist: 
    - engdahl,aparik,gerard,gowan,vkadeto,warrena,jmangatt,
    - deepakgs,jayarama,dpatil,scordei,lmalheir,bapna,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,sg-lp5-t7-ckt@synopsys.com,sg-d889-lpddr5-tsmc7plus-ckt@synopsys.com
metal_stack: 13M_1Xs_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 6M_1Xs_h_1Xa_v_1Ya_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 OVERLAP
release_gds_cdl: icv
layout_tag: Pre-Final release
reference_date_time: 14 days ago
rel: 1.00a_pre3
utility_name: dwc_ddrphy_utility_cells
vcrel: 1.00a_pre3
utility_tag_layers: 63:63 60:63
p4_release_root: products/lpddr54/project/d889-lpddr54-tsmc7ff_plus18
process: tsmc7ff_plus18

