<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Career profile of Abhay showcasing skills, projects, and contact information.">
    <title>Abhay - Career Profile</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <div class="container">
            <h1>Hi, I'm <span>Abhay</span></h1>
            <p> Design and Verification Enginner | UVM and System Verilog Expert </p>
        </div>
    </header>
    
    <nav>
        <ul>    
            <li><a href="#about">About</a></li>
            <li><a href="#skills">Skills</a></li>
            <li><a href="#projects">Projects</a></li>
            <li><a href="#education">Education</a></li>
            <li><a href="#contact">Contact</a></li>
        </ul>
    </nav>
    
    <main>
        <section id="about">
            <h2>About Me</h2>
            <p>Hello! I'm Abhay, a Design and Verification Engineer with expertise in UVM Testbench development. I'm passionate about RTL Design and Verification. With 13+ of experience, I’ve worked on projects that have involved designing and implementing comprehensive verification environments using methodologies such as UVM and SystemVerilog. My experience includes writing and debugging testbenches, developing reusable verification components, creating functional coverage models, and implementing constrained random testing strategies. I’ve collaborated closely with design and RTL teams to identify and resolve issues, ensuring the design meets functional specifications and quality standards.</p>
            <h4>Key projects include:</h4>
            <ul>
            <li>Developing Coverage-Driven Verification for complex IP and Subsystem, focusing on achieving 100% functional and code coverage.</li>
            <li>Creating UVM Testbenches for high-speed interface protocols like PCIe, USB, or Ethernet.</li>
            <li>Performing Gate-Level Simulations (GLS) to validate timing and power-critical designs.</li>
            <li>Debugging and Root Cause Analysis using tools as VCS, Xcellium, QuestaSim and Vmanager.</li>
            <li>Automation of Verification Flows using scripting languages like Python, Perl, or TCL to enhance productivity.</li>
            <li>Collaborating on Formal Verification using tools like JasperGold to ensure design correctness.</li>
            </ul>
        </section>
        
        <section id="skills">
            <h2>Skills</h2>
            <ul>
                <li>Programming Languages: System Verilog, UVM, JavaScript, Python</li>
                <li>Frameworks: UVM</li>
                <li>Tools: VCS, Xcelium, Vmanager</li>
                <li>Soft Skills: Communication, Problem-Solving, Leadership</li>
            </ul>
        </section>
        
        <section id="projects">
            <h2>Projects</h2>
            <div class="project">
                <h3>Ethernet subsystem verification </h3>
                <p>Ethernet subsystem is made of RGMII MAC and Data Mover.</p>
            </div>
            <div class="project">
                <h3>Verification of PCIe Gen3 Test Card. </h3>
                <p>PCIe Test Card is used for validating server SOC. It can generate all kind of PCIe TLP traffic. This card also supported PCIe-IDE traffic.</p>
            </div>
        </section>
        


        <section id="education">
            <h2>Education</h2>
            <div class="project">
                <h3><a href="https://www.linkedin.com/company/12754/?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base%3B9Fcv1iGkRay0OC1VU%2BjbQw%3D%3D" target="_blank">Liverpool John Moores University</a></h3>
                <p>Master of Science, Artificial Intelligence and Machine Learning.
                <br>Sep 2022 - Aug 2024<br>
                </p>
            </div>
            <div class="project">
                <h3><a href="https://www.linkedin.com/company/13365150/?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_education_details%3BsOr5uNHDTEStT1N10ji6Yg%3D%3D" target="_blank">National Institute of Technology, Tiruchirappalli</a></h3>
                <p>MTech, VLSI Systems.
                <br>2009 - 2011<br>
                </p>
            </div>

            <div class="project">
                <h3><a href="https://www.linkedin.com/company/577550/?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_education_details%3BsOr5uNHDTEStT1N10ji6Yg%3D%3D" target="_blank">Manipal Institute of Technology</a></h3>
                <p> B.E., Electrical and Electronics.
                <br>2005 - 2009<br>
                </p>
            </div>
        </section>

        <section id="contact">
            <h2>Contact</h2>
            <p>Email: <a href="abhay.work.space@gmail.com">abhay.work.space@gmail.com</a></p>
            <p>LinkedIn: <a href="https://www.linkedin.com/in/abhay-singh-bb949936/" target="_blank">linkedin.com/in/abhay-singh-bb949936</a></p>
            <p>GitHub: <a href="https://github.com/username" target="_blank">github.com/username</a></p>
        </section>

    </main>
    
    <footer>
        <p>&copy; 2024 Abhay. All Rights Reserved.</p>
    </footer>
</body>
</html>
