#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d16e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d0e0b0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1d18120 .functor NOT 1, L_0x1d4fad0, C4<0>, C4<0>, C4<0>;
L_0x1d12640 .functor XOR 1, L_0x1d4f6b0, L_0x1d4f750, C4<0>, C4<0>;
L_0x1d10b40 .functor XOR 1, L_0x1d12640, L_0x1d4f950, C4<0>, C4<0>;
v0x1d4da90_0 .net "L", 0 0, v0x1d0f9e0_0;  1 drivers
v0x1d4db50_0 .net "Q_dut", 0 0, L_0x1d4f4a0;  1 drivers
v0x1d4dc10_0 .net "Q_ref", 0 0, v0x1d18430_0;  1 drivers
L_0x7fed9178f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d4dce0_0 .net *"_ivl_10", 1 0, L_0x7fed9178f060;  1 drivers
v0x1d4dd80_0 .net *"_ivl_14", 0 0, L_0x1d4f590;  1 drivers
v0x1d4deb0_0 .net *"_ivl_16", 0 0, L_0x1d4f6b0;  1 drivers
v0x1d4df90_0 .net *"_ivl_18", 0 0, L_0x1d4f750;  1 drivers
v0x1d4e070_0 .net *"_ivl_20", 0 0, L_0x1d12640;  1 drivers
v0x1d4e150_0 .net *"_ivl_22", 0 0, L_0x1d4f950;  1 drivers
v0x1d4e2c0_0 .net *"_ivl_24", 0 0, L_0x1d10b40;  1 drivers
L_0x7fed9178f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d4e3a0_0 .net *"_ivl_5", 1 0, L_0x7fed9178f018;  1 drivers
v0x1d4e480_0 .var "clk", 0 0;
v0x1d4e520_0 .net "q_in", 0 0, v0x1d4b6e0_0;  1 drivers
v0x1d4e5c0_0 .net "r_in", 0 0, v0x1d4b7b0_0;  1 drivers
v0x1d4e6b0_0 .var/2u "stats1", 159 0;
v0x1d4e790_0 .var/2u "strobe", 0 0;
v0x1d4e850_0 .net "tb_match", 0 0, L_0x1d4fad0;  1 drivers
v0x1d4e910_0 .net "tb_mismatch", 0 0, L_0x1d18120;  1 drivers
L_0x1d4f2a0 .concat [ 1 2 0 0], v0x1d4b6e0_0, L_0x7fed9178f018;
L_0x1d4f370 .concat [ 1 2 0 0], v0x1d4b7b0_0, L_0x7fed9178f060;
L_0x1d4f4a0 .part L_0x1d4f0c0, 0, 1;
L_0x1d4f590 .concat [ 1 0 0 0], v0x1d18430_0;
L_0x1d4f6b0 .concat [ 1 0 0 0], v0x1d18430_0;
L_0x1d4f750 .concat [ 1 0 0 0], L_0x1d4f4a0;
L_0x1d4f950 .concat [ 1 0 0 0], v0x1d18430_0;
L_0x1d4fad0 .cmp/eeq 1, L_0x1d4f590, L_0x1d10b40;
S_0x1d11d50 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1d0e0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x1d18390_0 .net "L", 0 0, v0x1d0f9e0_0;  alias, 1 drivers
v0x1d18430_0 .var "Q", 0 0;
v0x1d13900_0 .net "clk", 0 0, v0x1d4e480_0;  1 drivers
v0x1d12750_0 .net "q_in", 0 0, v0x1d4b6e0_0;  alias, 1 drivers
v0x1d10c50_0 .net "r_in", 0 0, v0x1d4b7b0_0;  alias, 1 drivers
E_0x1d1f0f0 .event posedge, v0x1d13900_0;
S_0x1d4b400 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1d0e0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x1d0f9e0_0 .var "L", 0 0;
v0x1d4b640_0 .net "clk", 0 0, v0x1d4e480_0;  alias, 1 drivers
v0x1d4b6e0_0 .var "q_in", 0 0;
v0x1d4b7b0_0 .var "r_in", 0 0;
E_0x1d1f510/0 .event negedge, v0x1d13900_0;
E_0x1d1f510/1 .event posedge, v0x1d13900_0;
E_0x1d1f510 .event/or E_0x1d1f510/0, E_0x1d1f510/1;
S_0x1d4b8b0 .scope module, "top_module1" "top_module" 3 88, 4 16 0, S_0x1d0e0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 3 "q_in";
    .port_info 3 /INPUT 3 "r_in";
    .port_info 4 /OUTPUT 3 "Q";
L_0x1d137f0 .functor XOR 1, L_0x1d4eac0, L_0x1d4ebc0, C4<0>, C4<0>;
v0x1d4d230_0 .net "L", 0 0, v0x1d0f9e0_0;  alias, 1 drivers
v0x1d4d2f0_0 .net "Q", 2 0, L_0x1d4f0c0;  1 drivers
v0x1d4d3d0_0 .net *"_ivl_3", 0 0, L_0x1d4eac0;  1 drivers
v0x1d4d490_0 .net *"_ivl_5", 0 0, L_0x1d4ebc0;  1 drivers
v0x1d4d570_0 .net "clk", 0 0, v0x1d4e480_0;  alias, 1 drivers
v0x1d4d610_0 .net "q_in", 2 0, L_0x1d4f2a0;  1 drivers
v0x1d4d6f0_0 .net "r_in", 2 0, L_0x1d4f370;  1 drivers
L_0x1d4e9f0 .part L_0x1d4f370, 0, 1;
L_0x1d4eac0 .part L_0x1d4f2a0, 1, 1;
L_0x1d4ebc0 .part L_0x1d4f2a0, 2, 1;
L_0x1d4ed80 .part L_0x1d4f370, 1, 1;
L_0x1d4eea0 .part L_0x1d4f2a0, 0, 1;
L_0x1d4ef40 .part L_0x1d4f370, 2, 1;
L_0x1d4f020 .part L_0x1d4f2a0, 2, 1;
L_0x1d4f0c0 .concat8 [ 1 1 1 0], v0x1d4c0d0_0, v0x1d4c820_0, v0x1d4cfc0_0;
S_0x1d4bb70 .scope module, "u0" "mux_flipflop" 4 24, 4 1 0, S_0x1d4b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "D0";
    .port_info 3 /INPUT 1 "D1";
    .port_info 4 /OUTPUT 1 "Q";
v0x1d4be30_0 .net "D0", 0 0, L_0x1d4e9f0;  1 drivers
v0x1d4bef0_0 .net "D1", 0 0, L_0x1d137f0;  1 drivers
v0x1d4bfb0_0 .net "L", 0 0, v0x1d0f9e0_0;  alias, 1 drivers
v0x1d4c0d0_0 .var "Q", 0 0;
v0x1d4c170_0 .net "clk", 0 0, v0x1d4e480_0;  alias, 1 drivers
S_0x1d4c350 .scope module, "u1" "mux_flipflop" 4 32, 4 1 0, S_0x1d4b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "D0";
    .port_info 3 /INPUT 1 "D1";
    .port_info 4 /OUTPUT 1 "Q";
v0x1d4c600_0 .net "D0", 0 0, L_0x1d4ed80;  1 drivers
v0x1d4c6c0_0 .net "D1", 0 0, L_0x1d4eea0;  1 drivers
v0x1d4c780_0 .net "L", 0 0, v0x1d0f9e0_0;  alias, 1 drivers
v0x1d4c820_0 .var "Q", 0 0;
v0x1d4c8c0_0 .net "clk", 0 0, v0x1d4e480_0;  alias, 1 drivers
S_0x1d4ca50 .scope module, "u2" "mux_flipflop" 4 40, 4 1 0, S_0x1d4b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "D0";
    .port_info 3 /INPUT 1 "D1";
    .port_info 4 /OUTPUT 1 "Q";
v0x1d4cce0_0 .net "D0", 0 0, L_0x1d4ef40;  1 drivers
v0x1d4cda0_0 .net "D1", 0 0, L_0x1d4f020;  1 drivers
v0x1d4ce60_0 .net "L", 0 0, v0x1d0f9e0_0;  alias, 1 drivers
v0x1d4cfc0_0 .var "Q", 0 0;
v0x1d4d060_0 .net "clk", 0 0, v0x1d4e480_0;  alias, 1 drivers
S_0x1d4d870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1d0e0b0;
 .timescale -12 -12;
E_0x1d1ec10 .event anyedge, v0x1d4e790_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d4e790_0;
    %nor/r;
    %assign/vec4 v0x1d4e790_0, 0;
    %wait E_0x1d1ec10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d4b400;
T_1 ;
    %wait E_0x1d1f510;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1d4b6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d4b7b0_0, 0;
    %assign/vec4 v0x1d0f9e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d4b400;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d1f0f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1d11d50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d18430_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1d11d50;
T_4 ;
    %wait E_0x1d1f0f0;
    %load/vec4 v0x1d18390_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1d10c50_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1d12750_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x1d18430_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d4bb70;
T_5 ;
    %wait E_0x1d1f0f0;
    %load/vec4 v0x1d4bfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1d4be30_0;
    %assign/vec4 v0x1d4c0d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1d4bef0_0;
    %assign/vec4 v0x1d4c0d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d4c350;
T_6 ;
    %wait E_0x1d1f0f0;
    %load/vec4 v0x1d4c780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d4c600_0;
    %assign/vec4 v0x1d4c820_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1d4c6c0_0;
    %assign/vec4 v0x1d4c820_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d4ca50;
T_7 ;
    %wait E_0x1d1f0f0;
    %load/vec4 v0x1d4ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d4cce0_0;
    %assign/vec4 v0x1d4cfc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1d4cda0_0;
    %assign/vec4 v0x1d4cfc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d0e0b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4e790_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1d0e0b0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d4e480_0;
    %inv;
    %store/vec4 v0x1d4e480_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1d0e0b0;
T_10 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d4b640_0, v0x1d4e910_0, v0x1d4e480_0, v0x1d4da90_0, v0x1d4e520_0, v0x1d4e5c0_0, v0x1d4dc10_0, v0x1d4db50_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1d0e0b0;
T_11 ;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1d0e0b0;
T_12 ;
    %wait E_0x1d1f510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4e6b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4e6b0_0, 4, 32;
    %load/vec4 v0x1d4e850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4e6b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d4e6b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4e6b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1d4dc10_0;
    %load/vec4 v0x1d4dc10_0;
    %load/vec4 v0x1d4db50_0;
    %xor;
    %load/vec4 v0x1d4dc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4e6b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1d4e6b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d4e6b0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/mt2015_muxdff/iter0/response2/top_module.sv";
