;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 20, @12
	JMZ -12, <10
	JMZ -12, <10
	SLT 721, 40
	ADD #270, <1
	ADD 130, 9
	JMZ 12, <10
	DJN 20, <12
	SLT -20, @12
	SLT -20, @12
	SLT 20, @12
	CMP -207, <-120
	DJN 20, <12
	SLT 20, 12
	SLT 20, @12
	SUB -207, <-120
	SPL -0, @0
	SUB #72, @200
	SUB -207, <-120
	SUB -207, <-120
	SUB 12, @10
	SLT 800, 9
	SLT 800, 9
	SUB -207, <-120
	SUB @121, 103
	SPL 0, <-2
	SPL @72, #200
	SUB <127, 181
	ADD 130, 9
	SUB 12, @10
	ADD -270, 60
	SPL 300, 90
	SPL <127, 106
	ADD -270, 60
	SPL @72, #200
	SPL @72, #200
	SPL @72, #200
	SUB #72, @200
	SUB @-127, 100
	SPL 0, <-2
	SPL 0, <-2
	SLT -7, <-30
	SLT -7, <-30
	SLT -7, <-30
	CMP -207, <-120
