ENOMEM	,	V_18
of_clk_add_provider	,	F_18
vexpress_osc_init	,	F_20
clk_register	,	F_17
vexpress_osc_ops	,	V_22
dev_dbg	,	F_19
clk_init_data	,	V_12
hw	,	V_2
pdev	,	V_11
vexpress_osc_probe	,	F_8
dev	,	V_16
u32	,	T_1
reg	,	V_7
of_clk_src_simple_get	,	V_26
"Registered clock '%s'\n"	,	L_3
devm_regmap_init_vexpress_config	,	F_10
ARRAY_SIZE	,	F_14
init	,	V_13
clk	,	V_14
regmap_read	,	F_3
platform_driver_register	,	F_21
PTR_ERR	,	F_12
vexpress_osc	,	V_4
ops	,	V_21
to_vexpress_osc	,	F_2
rate_max	,	V_9
name	,	V_20
of_node	,	V_19
of_property_read_string	,	F_15
GFP_KERNEL	,	V_17
"clock-output-names"	,	L_2
vexpress_osc_set_rate	,	F_6
devm_kzalloc	,	F_9
rate_min	,	V_8
"freq-range"	,	L_1
flags	,	V_23
range	,	V_15
parent_rate	,	V_3
of_property_read_u32_array	,	F_13
rate	,	V_6
regmap_write	,	F_7
clk_hw	,	V_1
dev_name	,	F_16
vexpress_osc_round_rate	,	F_4
WARN_ON	,	F_5
vexpress_osc_recalc_rate	,	F_1
num_parents	,	V_25
vexpress_osc_driver	,	V_27
CLK_IS_ROOT	,	V_24
__init	,	T_2
platform_device	,	V_10
osc	,	V_5
IS_ERR	,	F_11
