{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_lut6.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/dma", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "benchmarks/verilog/IWLS2005/mc",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "benchmarks/verilog/IWLS2005/s38584",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "benchmarks/verilog/IWLS2005/spi",
            "top_module": "spi_top"
        },
        {
            "name": "systemcdes",
            "rtl_path": "benchmarks/verilog/IWLS2005/systemcdes",
            "top_module": "systemcdes"
        },
        {
            "name": "usbf",
            "rtl_path": "benchmarks/verilog/IWLS2005/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_conmax",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "benchmarks/verilog/IWLS2005/wb_dma",
            "top_module": "wb_dma_top"
        }
    ]
}
