<stg><name>tiled_conv</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %tk = alloca i32 1

]]></Node>
<StgValue><ssdm name="tk"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
entry:1 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten166 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten166"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
entry:3 %ti = alloca i32 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten253 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten253"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %conv_bias_buf_pong_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %conv_bias_buf_pong_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %conv_bias_buf_pong_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %conv_bias_buf_pong_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %conv_bias_buf_ping_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry:10 %conv_bias_buf_ping_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
entry:11 %conv_bias_buf_ping_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
entry:12 %conv_bias_buf_ping_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_15, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_7, void @empty_9, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:27 %output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map

]]></Node>
<StgValue><ssdm name="output_feature_map_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias

]]></Node>
<StgValue><ssdm name="layer_bias_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights

]]></Node>
<StgValue><ssdm name="layer_weights_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %conv_in_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %conv_in_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %conv_in_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %conv_wt_buf_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %conv_wt_buf_ping_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %conv_wt_buf_ping_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %conv_wt_buf_ping_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %conv_wt_buf_ping_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %conv_wt_buf_ping_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %conv_wt_buf_ping_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_ping_V_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %conv_wt_buf_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %conv_wt_buf_pong_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %conv_wt_buf_pong_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %conv_wt_buf_pong_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %conv_wt_buf_pong_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %conv_wt_buf_pong_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %conv_wt_buf_pong_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_pong_V_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %conv_out_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %conv_out_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %conv_out_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %conv_out_buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
entry:53 %store_ln887 = store i16 0, i9 %conv_out_buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:54 %store_ln62 = store i14 0, i14 %indvar_flatten253

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:55 %store_ln62 = store i5 0, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:56 %store_ln62 = store i11 0, i11 %indvar_flatten166

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:57 %store_ln62 = store i6 0, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:58 %store_ln62 = store i5 0, i5 %tk

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
entry:59 %br_ln62 = br void %for.body129

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body129:0 %tj_1 = load i6 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body129:1 %indvar_flatten253_load = load i14 %indvar_flatten253

]]></Node>
<StgValue><ssdm name="indvar_flatten253_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
for.body129:2 %conv_bias_buf_ping_V_0_2_load = load i16 %conv_bias_buf_ping_V_0_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_2_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
for.body129:3 %conv_bias_buf_ping_V_1_2_load = load i16 %conv_bias_buf_ping_V_1_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
for.body129:4 %conv_bias_buf_ping_V_2_2_load = load i16 %conv_bias_buf_ping_V_2_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
for.body129:5 %conv_bias_buf_ping_V_3_2_load = load i16 %conv_bias_buf_ping_V_3_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_2_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="6">
<![CDATA[
for.body129:6 %empty = trunc i6 %tj_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.body129:7 %p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.body129:8 %p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="8">
<![CDATA[
for.body129:9 %p_shl3_cast = zext i8 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="10">
<![CDATA[
for.body129:10 %p_shl2_cast = zext i10 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.body129:11 %tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="7">
<![CDATA[
for.body129:12 %p_cast18 = zext i7 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.body129:13 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="9">
<![CDATA[
for.body129:14 %zext_ln130 = zext i9 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body129:15 %add_ln130 = add i10 %zext_ln130, i10 %p_cast18

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body129:16 %add_ln46_1 = add i11 %p_shl2_cast, i11 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.body129:17 %shl_ln130_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln130_6"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body129:18 %icmp_ln62 = icmp_eq  i14 %indvar_flatten253_load, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body129:19 %add_ln62_1 = add i14 %indvar_flatten253_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body129:20 %br_ln62 = br i1 %icmp_ln62, void %for.inc161, void %for.end163

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc161:1 %indvar_flatten166_load_1 = load i11 %indvar_flatten166

]]></Node>
<StgValue><ssdm name="indvar_flatten166_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc161:2 %ti_load = load i5 %ti

]]></Node>
<StgValue><ssdm name="ti_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc161:3 %add_ln62 = add i5 %ti_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:6 %icmp_ln65 = icmp_eq  i11 %indvar_flatten166_load_1, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc161:8 %select_ln39_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti_load

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
for.end163:0 %ret_ln153 = ret

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc161:0 %tk_load = load i5 %tk

]]></Node>
<StgValue><ssdm name="tk_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc161:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc161:5 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc161:7 %select_ln39 = select i1 %icmp_ln65, i6 0, i6 %tj_1

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="5">
<![CDATA[
for.inc161:9 %zext_ln39 = zext i5 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc161:10 %mul_ln39 = mul i9 %zext_ln39, i9 23

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="5">
<![CDATA[
for.inc161:11 %zext_ln39_1 = zext i5 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:12 %mul_ln39_1 = mul i11 %zext_ln39_1, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:13 %add_ln39 = add i11 %mul_ln39_1, i11 2045

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc161:14 %select_ln39_2 = select i1 %icmp_ln65, i10 0, i10 %add_ln130

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:15 %select_ln39_3 = select i1 %icmp_ln65, i11 0, i11 %add_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:16 %select_ln39_4 = select i1 %icmp_ln65, i11 0, i11 %shl_ln130_6

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:17 %xor_ln39 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc161:18 %icmp_ln75 = icmp_eq  i5 %tk_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:19 %and_ln39 = and i1 %icmp_ln75, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc161:20 %add_ln65 = add i6 %select_ln39, i6 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc161:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:22 %or_ln24 = or i1 %and_ln39, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc161:23 %select_ln24 = select i1 %or_ln24, i5 0, i5 %tk_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="6">
<![CDATA[
for.inc161:24 %empty_42 = trunc i6 %add_ln65

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc161:25 %p_shl2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_42, i5 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc161:26 %p_shl3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_42, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="8">
<![CDATA[
for.inc161:27 %p_shl3_cast_mid1 = zext i8 %p_shl3_mid1

]]></Node>
<StgValue><ssdm name="p_shl3_cast_mid1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:28 %p_shl2_cast_mid1 = zext i10 %p_shl2_mid1

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc161:29 %p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_42, i2 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="7">
<![CDATA[
for.inc161:30 %p_cast18_mid1 = zext i7 %p_mid

]]></Node>
<StgValue><ssdm name="p_cast18_mid1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc161:31 %p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_42, i4 0

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="9">
<![CDATA[
for.inc161:32 %zext_ln130_4 = zext i9 %p_mid1

]]></Node>
<StgValue><ssdm name="zext_ln130_4"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:33 %add_ln130_1 = add i10 %zext_ln130_4, i10 %p_cast18_mid1

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc161:34 %select_ln24_1 = select i1 %and_ln39, i10 %add_ln130_1, i10 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:35 %add_ln46 = add i11 %p_shl2_cast_mid1, i11 %p_shl3_cast_mid1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:36 %select_ln24_2 = select i1 %and_ln39, i11 %add_ln46, i11 %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc161:37 %shl_ln130_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln130_6_mid1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:38 %select_ln24_3 = select i1 %and_ln39, i11 %shl_ln130_6_mid1, i11 %select_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln24_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="11">
<![CDATA[
for.inc161:39 %zext_ln65 = zext i11 %select_ln24_3

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc161:40 %select_ln65 = select i1 %and_ln39, i6 %add_ln65, i6 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc161:41 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc161:42 %icmp_ln78 = icmp_eq  i5 %select_ln24, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc161:43 %br_ln78 = br i1 %icmp_ln78, void %if.end, void %for.body9.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body9.i.preheader:0 %p_mid129 = icmp_ugt  i11 %add_ln39, i11 735

]]></Node>
<StgValue><ssdm name="p_mid129"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="11">
<![CDATA[
for.body9.i.preheader:1 %call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4">
<![CDATA[
for.body9.i.preheader:2 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="144" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="11">
<![CDATA[
for.body9.i.preheader:1 %call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid129, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i11 %select_ln24_2

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4">
<![CDATA[
for.body9.i.preheader:2 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2_load, i16 %conv_bias_buf_ping_V_1_2_load, i16 %conv_bias_buf_ping_V_2_2_load, i16 %conv_bias_buf_ping_V_3_2_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
for.body9.i.preheader:3 %conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
for.body9.i.preheader:4 %conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
for.body9.i.preheader:5 %conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
for.body9.i.preheader:6 %conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.body9.i.preheader:7 %br_ln93 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:0 %conv_bias_buf_ping_V_3_3 = phi i16 %conv_bias_buf_ping_V_3, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_3_2_load, void %for.inc161

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:1 %conv_bias_buf_ping_V_2_3 = phi i16 %conv_bias_buf_ping_V_2, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_2_2_load, void %for.inc161

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:2 %conv_bias_buf_ping_V_1_3 = phi i16 %conv_bias_buf_ping_V_1, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_1_2_load, void %for.inc161

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_3"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:3 %conv_bias_buf_ping_V_0_3 = phi i16 %conv_bias_buf_ping_V_0, void %for.body9.i.preheader, i16 %conv_bias_buf_ping_V_0_2_load, void %for.inc161

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="5">
<![CDATA[
if.end:4 %empty_39 = trunc i5 %select_ln24

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="5">
<![CDATA[
if.end:5 %empty_40 = trunc i5 %select_ln24

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:6 %br_ln95 = br i1 %empty_40, void %if.then134, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then134:0 %call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then134:0 %call_ln97 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
if.then134:1 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
if.then134:2 %shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_mid"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.then134:3 %shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_1_mid"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="17">
<![CDATA[
if.then134:4 %zext_ln125_3 = zext i17 %shl_ln130_1_mid

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then134:5 %add_ln130_14 = add i19 %shl_ln130_mid, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_14"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then134:6 %add_ln130_15 = add i19 %add_ln130_14, i19 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln130_15"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="10" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then134:7 %call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="10" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then134:7 %call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1.1, i16 %fm, i6 %shl_ln, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_15, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then134:8 %icmp_ln113 = icmp_ult  i5 %select_ln24, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then134:9 %br_ln113 = br i1 %icmp_ln113, void %for.inc, void %if.then141

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
if.then141:0 %conv_bias_buf_pong_V_0_1_load_1 = load i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1_load_1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
if.then141:1 %conv_bias_buf_pong_V_1_1_load_1 = load i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1_load_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
if.then141:2 %conv_bias_buf_pong_V_2_1_load_1 = load i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1_load_1"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
if.then141:3 %conv_bias_buf_pong_V_3_1_load_1 = load i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1_load_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then141:4 %add_ln114 = add i4 %empty_39, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.then141:5 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="176" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.then141:5 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln114

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
if.then141:6 %conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
if.then141:7 %conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
if.then141:8 %conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
if.then141:9 %conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then141:10 %store_ln121 = store i16 %conv_bias_buf_pong_V_3, i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then141:11 %store_ln121 = store i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then141:12 %store_ln121 = store i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then141:13 %store_ln121 = store i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="0"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
if.then141:14 %br_ln121 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then152:1 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
if.then152:2 %conv_bias_buf_ping_V_0_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
if.then152:3 %conv_bias_buf_ping_V_1_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
if.then152:4 %conv_bias_buf_ping_V_2_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
if.then152:5 %conv_bias_buf_ping_V_3_1 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_40" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
if.then152:6 %br_ln148 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc:0 %conv_bias_buf_ping_V_3_5 = phi i16 %conv_bias_buf_ping_V_3_3, void %if.then141, i16 %conv_bias_buf_ping_V_3_1, void %if.then152, i16 %conv_bias_buf_ping_V_3_3, void %if.then134, i16 %conv_bias_buf_ping_V_3_3, void %if.else

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_3_5"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc:1 %conv_bias_buf_ping_V_2_5 = phi i16 %conv_bias_buf_ping_V_2_3, void %if.then141, i16 %conv_bias_buf_ping_V_2_1, void %if.then152, i16 %conv_bias_buf_ping_V_2_3, void %if.then134, i16 %conv_bias_buf_ping_V_2_3, void %if.else

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_2_5"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc:2 %conv_bias_buf_ping_V_1_5 = phi i16 %conv_bias_buf_ping_V_1_3, void %if.then141, i16 %conv_bias_buf_ping_V_1_1, void %if.then152, i16 %conv_bias_buf_ping_V_1_3, void %if.then134, i16 %conv_bias_buf_ping_V_1_3, void %if.else

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_1_5"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc:3 %conv_bias_buf_ping_V_0_5 = phi i16 %conv_bias_buf_ping_V_0_3, void %if.then141, i16 %conv_bias_buf_ping_V_0_1, void %if.then152, i16 %conv_bias_buf_ping_V_0_3, void %if.then134, i16 %conv_bias_buf_ping_V_0_3, void %if.else

]]></Node>
<StgValue><ssdm name="conv_bias_buf_ping_V_0_5"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:4 %indvar_flatten166_load = load i11 %indvar_flatten166

]]></Node>
<StgValue><ssdm name="indvar_flatten166_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:5 %add_ln75 = add i5 %select_ln24, i5 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:6 %add_ln65_1 = add i11 %indvar_flatten166_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc:7 %select_ln65_1 = select i1 %icmp_ln65, i11 1, i11 %add_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc:8 %store_ln75 = store i16 %conv_bias_buf_ping_V_3_5, i16 %conv_bias_buf_ping_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc:9 %store_ln75 = store i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc:10 %store_ln75 = store i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc:11 %store_ln75 = store i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:12 %store_ln75 = store i14 %add_ln62_1, i14 %indvar_flatten253

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:13 %store_ln75 = store i5 %select_ln39_1, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:14 %store_ln75 = store i11 %select_ln65_1, i11 %indvar_flatten166

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:15 %store_ln75 = store i6 %select_ln65, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:16 %store_ln75 = store i5 %add_ln75, i5 %tk

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
for.inc:17 %br_ln75 = br void %for.body129

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
if.else:0 %conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_0_1_load"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
if.else:1 %conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_1_1_load"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
if.else:2 %conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_2_1_load"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
if.else:3 %conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_pong_V_3_1_load"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.else:4 %call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.else:4 %call_ln124 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load

]]></Node>
<StgValue><ssdm name="call_ln124"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
if.else:5 %shl_ln114_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln114_1"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
if.else:6 %shl_ln130_2_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_2_mid"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
if.else:7 %shl_ln130_3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_3_mid"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="17">
<![CDATA[
if.else:8 %zext_ln125_2 = zext i17 %shl_ln130_3_mid

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.else:9 %add_ln130_8 = add i19 %shl_ln130_2_mid, i19 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln130_8"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.else:10 %add_ln130_13 = add i19 %add_ln130_8, i19 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln130_13"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="10" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.else:11 %call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="223" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="10" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.else:11 %call_ln114 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.1, i16 %fm, i6 %shl_ln114_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %select_ln24_3, i19 %shl_ln130_2_mid, i17 %shl_ln130_3_mid, i19 %add_ln130_13, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i10 %select_ln24_1

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else:12 %icmp_ln140 = icmp_ult  i5 %select_ln24, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:13 %br_ln140 = br i1 %icmp_ln140, void %for.inc, void %if.then152

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then152:0 %add_ln141 = add i4 %empty_39, i4 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="64" op_14_bw="64" op_15_bw="4" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then152:1 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_ping_V, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln141

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
