#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct 17 15:36:04 2019
# Process ID: 3529064
# Current directory: /home/hantaoz3/cs233git/FPGALab3
# Command line: vivado
# Log file: /home/hantaoz3/cs233git/FPGALab3/vivado.log
# Journal file: /home/hantaoz3/cs233git/FPGALab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
ERROR: [VRFC 10-46] p31 is already declared [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
ERROR: [VRFC 10-1350] second declaration of p31 ignored [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
INFO: [VRFC 10-2458] undeclared symbol c51, assumed default net type wire [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:19]
ERROR: [VRFC 10-1040] module wallace ignored due to previous errors [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:1]
INFO: [USF-XSim-99] Step results log file:'/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
ERROR: [VRFC 10-46] p31 is already declared [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
ERROR: [VRFC 10-1350] second declaration of p31 ignored [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
INFO: [VRFC 10-2458] undeclared symbol c51, assumed default net type wire [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:19]
ERROR: [VRFC 10-1040] module wallace ignored due to previous errors [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:1]
INFO: [USF-XSim-99] Step results log file:'/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log' file for more information.
launch_runs impl_1 -jobs 2
[Thu Oct 17 16:41:14 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 16:41:14 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu Oct 17 16:48:23 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct 17 16:50:44 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 16:50:44 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property top top_level [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct 17 16:52:36 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 16:52:36 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct 17 16:54:22 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 16:54:22 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab3/.Xil/Vivado-3529064-siebl-0222-27.ews.illinois.edu/dcp/top_level.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab3/.Xil/Vivado-3529064-siebl-0222-27.ews.illinois.edu/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6160.227 ; gain = 0.000 ; free physical = 845 ; free virtual = 9633
Restored from archive | CPU: 0.010000 secs | Memory: 0.051949 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6160.227 ; gain = 0.000 ; free physical = 845 ; free virtual = 9633
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 16:56:37 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 16:59:11 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 16:59:11 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:17:50 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:17:50 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:18:58 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:18:58 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:24:14 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:24:14 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:26:19 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:26:19 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:28:00 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:28:00 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:29:15 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:29:15 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183737366A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183737366A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
ERROR: [VRFC 10-46] p31 is already declared [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
ERROR: [VRFC 10-1350] second declaration of p31 ignored [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
INFO: [VRFC 10-2458] undeclared symbol c51, assumed default net type wire [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:19]
ERROR: [VRFC 10-1040] module wallace ignored due to previous errors [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:1]
INFO: [USF-XSim-99] Step results log file:'/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
ERROR: [VRFC 10-46] p31 is already declared [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
ERROR: [VRFC 10-1350] second declaration of p31 ignored [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
INFO: [VRFC 10-2458] undeclared symbol c51, assumed default net type wire [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:19]
ERROR: [VRFC 10-1040] module wallace ignored due to previous errors [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:1]
INFO: [USF-XSim-99] Step results log file:'/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
ERROR: [VRFC 10-46] p31 is already declared [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
ERROR: [VRFC 10-1350] second declaration of p31 ignored [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:6]
INFO: [VRFC 10-2458] undeclared symbol c51, assumed default net type wire [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:19]
ERROR: [VRFC 10-1040] module wallace ignored due to previous errors [/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/wallace_multiplier.v:1]
INFO: [USF-XSim-99] Step results log file:'/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xvlog.log' file for more information.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wallace_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
xvlog -m64 --relax -prj wallace_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/src/wallace_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 300b74e7947241b4bf1a3501e4358782 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wallace_tb_behav xil_defaultlib.wallace_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sources_1/imports/FPGALab3/part1/wallace_multiplier.v" Line 1. Module wallace doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 17. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.srcs/sim_1/imports/part1/adder_lib.v" Line 1. Module halfadder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.wallace
Compiling module xil_defaultlib.wallace_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot wallace_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav/xsim.dir/wallace_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 17 17:36:35 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "wallace_tb_behav -key {Behavioral:sim_1:Functional:wallace_tb} -tclbatch {wallace_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source wallace_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'wallace_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:41:02 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:41:02 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183737366A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:43:29 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:43:29 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:46:29 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:46:29 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183737366A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737366A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737366A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:49:24 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:49:24 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:52:13 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:52:13 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 17:58:51 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 17:58:51 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 18:00:49 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 18:00:49 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 18:09:50 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 18:09:50 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 17 18:13:29 2019] Launched synth_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/synth_1/runme.log
[Thu Oct 17 18:13:29 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab3/FPGALab3/FPGALab3.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-2166] Incorrect bitstream assigned to device. Bitstream for device: xc7a35t
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 18:17:40 2019...
