module Program_Counter (
    clk,
    rst_n,
    next_pc,
    pc
);
    input clk;
    input reset;
    input [31:0] next_pc;
    output [31:0] pc;

    reg [31:0] pc;

    always @ (posedge clk or posedge reset) begin
        if (reset)
            pc <= 32'b0;
        else
            pc <= next_pc;
    end
endmodule

