// Seed: 1930693129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
);
  initial begin : LABEL_0
    id_1 = new(1);
    $display(id_0, 1);
    id_1 <= 1;
  end
  not primCall (id_1, id_0);
  supply0 id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2;
  wire id_1;
  always disable id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
