
Obstacle Detection System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021cc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002354  08002354  00003354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002384  08002384  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002384  08002384  00003384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800238c  0800238c  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800238c  0800238c  0000338c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002390  08002390  00003390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002394  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004068  2**0
                  CONTENTS
 10 .bss          00000170  20000068  20000068  00004068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001d8  200001d8  00004068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004fa2  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001248  00000000  00000000  0000903a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005b8  00000000  00000000  0000a288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000424  00000000  00000000  0000a840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002109e  00000000  00000000  0000ac64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006e62  00000000  00000000  0002bd02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c86d0  00000000  00000000  00032b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fb234  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001bd8  00000000  00000000  000fb278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  000fce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800233c 	.word	0x0800233c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	0800233c 	.word	0x0800233c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	f003 0307 	and.w	r3, r3, #7
 8000502:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000504:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <__NVIC_SetPriorityGrouping+0x44>)
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800050a:	68ba      	ldr	r2, [r7, #8]
 800050c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000510:	4013      	ands	r3, r2
 8000512:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800051c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000526:	4a04      	ldr	r2, [pc, #16]	@ (8000538 <__NVIC_SetPriorityGrouping+0x44>)
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	60d3      	str	r3, [r2, #12]
}
 800052c:	bf00      	nop
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	e000ed00 	.word	0xe000ed00

0800053c <Utility_Init>:
//Declarações de funções úteis

//Funções de configuração do sistema de clock do STM32
//Inicialização de funções da biblioteca
void Utility_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
	Configure_Clock();	//inicializa o sistema de clock
 8000540:	f000 f804 	bl	800054c <Configure_Clock>
	TIM2_Setup();		//configura o Timer2 como base de tempo de 1us
 8000544:	f000 f86c 	bl	8000620 <TIM2_Setup>
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}

0800054c <Configure_Clock>:
//HCLK = 168 MHz
//APB1 = 42 MHz
//APB2 = 84 MHz
//USB, RNG, SDIO = 48 MHz
void Configure_Clock(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	#define PLL_N	168
	#define PLL_P	2
	#define PLL_Q	7

	//Configurações da Flash e do regulador de tensão para permitir operação em alta velocidade
	FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;	//habilita prefetch, caches e a latência da flash
 8000550:	4b2e      	ldr	r3, [pc, #184]	@ (800060c <Configure_Clock+0xc0>)
 8000552:	f240 7205 	movw	r2, #1797	@ 0x705
 8000556:	601a      	str	r2, [r3, #0]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;	//habilita o clock da interface de energia
 8000558:	4b2d      	ldr	r3, [pc, #180]	@ (8000610 <Configure_Clock+0xc4>)
 800055a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800055c:	4a2c      	ldr	r2, [pc, #176]	@ (8000610 <Configure_Clock+0xc4>)
 800055e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000562:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS;				//regulador de tensão no modo 2
 8000564:	4b2b      	ldr	r3, [pc, #172]	@ (8000614 <Configure_Clock+0xc8>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a2a      	ldr	r2, [pc, #168]	@ (8000614 <Configure_Clock+0xc8>)
 800056a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800056e:	6013      	str	r3, [r2, #0]

	//Configuração do modo de agrupamento de prioridades das interrupções
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000570:	2003      	movs	r0, #3
 8000572:	f7ff ffbf 	bl	80004f4 <__NVIC_SetPriorityGrouping>

	//Reseta os registradores do módulo RCC para o estado inicial
	RCC->CIR = 0;				//desabilita todas as interrupções de RCC
 8000576:	4b26      	ldr	r3, [pc, #152]	@ (8000610 <Configure_Clock+0xc4>)
 8000578:	2200      	movs	r2, #0
 800057a:	60da      	str	r2, [r3, #12]
	RCC->CR |= RCC_CR_HSION;	//liga o oscilador HSI
 800057c:	4b24      	ldr	r3, [pc, #144]	@ (8000610 <Configure_Clock+0xc4>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a23      	ldr	r2, [pc, #140]	@ (8000610 <Configure_Clock+0xc4>)
 8000582:	f043 0301 	orr.w	r3, r3, #1
 8000586:	6013      	str	r3, [r2, #0]
	RCC->CFGR = 0;				//reseta o registrador CFGR
 8000588:	4b21      	ldr	r3, [pc, #132]	@ (8000610 <Configure_Clock+0xc4>)
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
	//Desliga HSE, CSS e o PLL e o bypass de HSE
	RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON | RCC_CR_HSEBYP);
 800058e:	4b20      	ldr	r3, [pc, #128]	@ (8000610 <Configure_Clock+0xc4>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a1f      	ldr	r2, [pc, #124]	@ (8000610 <Configure_Clock+0xc4>)
 8000594:	f023 7386 	bic.w	r3, r3, #17563648	@ 0x10c0000
 8000598:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800059c:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR = 0x24003010;	//reseta o registrador PLLCFGR
 800059e:	4b1c      	ldr	r3, [pc, #112]	@ (8000610 <Configure_Clock+0xc4>)
 80005a0:	4a1d      	ldr	r2, [pc, #116]	@ (8000618 <Configure_Clock+0xcc>)
 80005a2:	605a      	str	r2, [r3, #4]

	//Configura a fonte de clock (HSE), os parâmetros do PLL e prescalers dos barramentos AHB, APB
	RCC->CR |= RCC_CR_HSEON;				//habilita HSE
 80005a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000610 <Configure_Clock+0xc4>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a19      	ldr	r2, [pc, #100]	@ (8000610 <Configure_Clock+0xc4>)
 80005aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005ae:	6013      	str	r3, [r2, #0]
	while(!((RCC->CR) & RCC_CR_HSERDY));	//espera HSE ficar pronto
 80005b0:	bf00      	nop
 80005b2:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <Configure_Clock+0xc4>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d0f9      	beq.n	80005b2 <Configure_Clock+0x66>
    RCC->CFGR |= 0x9400;	//HCLK = SYSCLK/1, PCLK2 = HCLK/2, PCLK1 = HCLK/4
 80005be:	4b14      	ldr	r3, [pc, #80]	@ (8000610 <Configure_Clock+0xc4>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	4a13      	ldr	r2, [pc, #76]	@ (8000610 <Configure_Clock+0xc4>)
 80005c4:	f443 4314 	orr.w	r3, r3, #37888	@ 0x9400
 80005c8:	6093      	str	r3, [r2, #8]

    //Configura a fonte de clock e os parâmetros do PLL principal
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) | (0x400000) | (PLL_Q << 24);
 80005ca:	4b11      	ldr	r3, [pc, #68]	@ (8000610 <Configure_Clock+0xc4>)
 80005cc:	4a13      	ldr	r2, [pc, #76]	@ (800061c <Configure_Clock+0xd0>)
 80005ce:	605a      	str	r2, [r3, #4]

    RCC->CR |= RCC_CR_PLLON;			//habilita o PLL
 80005d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000610 <Configure_Clock+0xc4>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000610 <Configure_Clock+0xc4>)
 80005d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005da:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY));	//espera o PLL ficar pronto verificando a flag PLLRDY
 80005dc:	bf00      	nop
 80005de:	4b0c      	ldr	r3, [pc, #48]	@ (8000610 <Configure_Clock+0xc4>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0f9      	beq.n	80005de <Configure_Clock+0x92>

    RCC->CFGR |= 0x2;					//seleciona o PLL como fonte de SYSCLK
 80005ea:	4b09      	ldr	r3, [pc, #36]	@ (8000610 <Configure_Clock+0xc4>)
 80005ec:	689b      	ldr	r3, [r3, #8]
 80005ee:	4a08      	ldr	r2, [pc, #32]	@ (8000610 <Configure_Clock+0xc4>)
 80005f0:	f043 0302 	orr.w	r3, r3, #2
 80005f4:	6093      	str	r3, [r2, #8]
    while((RCC->CFGR & 0xC) != 0x8);	//espera o PLL ser a fonte de SYSCLK
 80005f6:	bf00      	nop
 80005f8:	4b05      	ldr	r3, [pc, #20]	@ (8000610 <Configure_Clock+0xc4>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	f003 030c 	and.w	r3, r3, #12
 8000600:	2b08      	cmp	r3, #8
 8000602:	d1f9      	bne.n	80005f8 <Configure_Clock+0xac>
}
 8000604:	bf00      	nop
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40023c00 	.word	0x40023c00
 8000610:	40023800 	.word	0x40023800
 8000614:	40007000 	.word	0x40007000
 8000618:	24003010 	.word	0x24003010
 800061c:	07402a04 	.word	0x07402a04

08000620 <TIM2_Setup>:


//Funções de timers e temporização
//Configura o timer 2 como base de tempo de 1us
void TIM2_Setup(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
	//O modo padrão do contador é com contagem crescente
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;	//liga o clock do Timer2
 8000624:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <TIM2_Setup+0x3c>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000628:	4a0c      	ldr	r2, [pc, #48]	@ (800065c <TIM2_Setup+0x3c>)
 800062a:	f043 0301 	orr.w	r3, r3, #1
 800062e:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM2->PSC = 83;						//prescaler para incrementos a cada 1uS
 8000630:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000634:	2253      	movs	r2, #83	@ 0x53
 8000636:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->EGR = TIM_EGR_UG;				//update event para escrever o valor do prescaler
 8000638:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800063c:	2201      	movs	r2, #1
 800063e:	615a      	str	r2, [r3, #20]
	TIM2->CR1 |= TIM_CR1_CEN;			//habilita o timer
 8000640:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800064a:	f043 0301 	orr.w	r3, r3, #1
 800064e:	6013      	str	r3, [r2, #0]
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	40023800 	.word	0x40023800

08000660 <USART1_Init>:


//Funções de periféricos de comunicação
//Configuração básica da USART1
void USART1_Init(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
	//Configuração da USART1
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;				//habilita o clock da USART1
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <USART1_Init+0x54>)
 8000666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000668:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <USART1_Init+0x54>)
 800066a:	f043 0310 	orr.w	r3, r3, #16
 800066e:	6453      	str	r3, [r2, #68]	@ 0x44
	USART1->BRR = 84;									//ajusta baud rate para 1 Mbps (frequência do periférico de 84MHz)
 8000670:	4b11      	ldr	r3, [pc, #68]	@ (80006b8 <USART1_Init+0x58>)
 8000672:	2254      	movs	r2, #84	@ 0x54
 8000674:	609a      	str	r2, [r3, #8]
	//O estado default do registrador USART1->CR1 garante:
	//1 stop bit, 8 bits de dados, sem bit de paridade,
	//oversampling de 16 amostras por bit
	USART1->CR1 |= (USART_CR1_TE | USART_CR1_UE);		//habilita apenas o transmissor e a USART1
 8000676:	4b10      	ldr	r3, [pc, #64]	@ (80006b8 <USART1_Init+0x58>)
 8000678:	68db      	ldr	r3, [r3, #12]
 800067a:	4a0f      	ldr	r2, [pc, #60]	@ (80006b8 <USART1_Init+0x58>)
 800067c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000680:	f043 0308 	orr.w	r3, r3, #8
 8000684:	60d3      	str	r3, [r2, #12]
	//Habilita a interrupção da USART1 no NVIC
	//NVIC_SetPriority(USART1_IRQn, 0);	//seta a prioridade da USART1
	//NVIC_EnableIRQ(USART1_IRQn);		//habilita a interrupção da USART1

	//Configuração dos pinos PA9 (TX) e PA10(RX)
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;			//habilita o clock do GPIOA
 8000686:	4b0b      	ldr	r3, [pc, #44]	@ (80006b4 <USART1_Init+0x54>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4a0a      	ldr	r2, [pc, #40]	@ (80006b4 <USART1_Init+0x54>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER |= (0b10 << 20) | (0b10 << 18);	//pinos PA10 e PA9 em função alternativa
 8000692:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <USART1_Init+0x5c>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a09      	ldr	r2, [pc, #36]	@ (80006bc <USART1_Init+0x5c>)
 8000698:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 800069c:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[1] |= (0b0111 << 8) | (0b0111 << 4);	//função alternativa 7 (USART1)
 800069e:	4b07      	ldr	r3, [pc, #28]	@ (80006bc <USART1_Init+0x5c>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006a2:	4a06      	ldr	r2, [pc, #24]	@ (80006bc <USART1_Init+0x5c>)
 80006a4:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 80006a8:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80006aa:	bf00      	nop
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40011000 	.word	0x40011000
 80006bc:	40020000 	.word	0x40020000

080006c0 <__io_putchar>:

//Redefinição da função de envio de dados pela USART1
int __io_putchar(int ch)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
	USART1->DR = ch;						//transmite o dado
 80006c8:	4a08      	ldr	r2, [pc, #32]	@ (80006ec <__io_putchar+0x2c>)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6053      	str	r3, [r2, #4]
	while (!(USART1->SR & USART_SR_TXE));	//espera pelo fim da transmissão
 80006ce:	bf00      	nop
 80006d0:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <__io_putchar+0x2c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d0f9      	beq.n	80006d0 <__io_putchar+0x10>
	return ch;
 80006dc:	687b      	ldr	r3, [r7, #4]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	40011000 	.word	0x40011000

080006f0 <__io_getchar>:

//Redefinição da função de recebimento de dados pela USART1
int __io_getchar(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
   return (uint16_t)(USART1->DR);	//lê o dado recebido
 80006f4:	4b03      	ldr	r3, [pc, #12]	@ (8000704 <__io_getchar+0x14>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	b29b      	uxth	r3, r3
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40011000 	.word	0x40011000

08000708 <USART1_IRQHandler>:

//ISR da USART1. Todas as ISR's estão definidas no arquivo startup_stm32f407vetx.s
void USART1_IRQHandler(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	__io_putchar(__io_getchar());	//lê o dado e reenvia pela USART1
 800070c:	f7ff fff0 	bl	80006f0 <__io_getchar>
 8000710:	4603      	mov	r3, r0
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff ffd4 	bl	80006c0 <__io_putchar>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <main>:
static void MX_GPIO_Init(void);
static void MX_TIM5_Init(void);

TIM_HandleTypeDef hTim5;

int main(void){
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0

  HAL_Init();                                             
 8000720:	f000 fa0c 	bl	8000b3c <HAL_Init>
  SystemClock_Config();    
 8000724:	f000 f826 	bl	8000774 <SystemClock_Config>
  
  // Configurações de Pinos
  MX_GPIO_Init();
 8000728:	f000 f88e 	bl	8000848 <MX_GPIO_Init>
  //MX_TIM5_Init();

  Utility_Init();
 800072c:	f7ff ff06 	bl	800053c <Utility_Init>
  USART1_Init();
 8000730:	f7ff ff96 	bl	8000660 <USART1_Init>

  while (1){

    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7) == GPIO_PIN_SET){
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	4809      	ldr	r0, [pc, #36]	@ (800075c <main+0x40>)
 8000738:	f000 fd18 	bl	800116c <HAL_GPIO_ReadPin>
 800073c:	4603      	mov	r3, r0
 800073e:	2b01      	cmp	r3, #1
 8000740:	d103      	bne.n	800074a <main+0x2e>
      printf("BARULHO DETECTADO \n\n");
 8000742:	4807      	ldr	r0, [pc, #28]	@ (8000760 <main+0x44>)
 8000744:	f001 fa66 	bl	8001c14 <puts>
 8000748:	e002      	b.n	8000750 <main+0x34>
    } else{
        printf("SILENCIO \n\n");
 800074a:	4806      	ldr	r0, [pc, #24]	@ (8000764 <main+0x48>)
 800074c:	f001 fa62 	bl	8001c14 <puts>
    }
    HAL_Delay(500);
 8000750:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000754:	f000 fa64 	bl	8000c20 <HAL_Delay>
    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7) == GPIO_PIN_SET){
 8000758:	e7ec      	b.n	8000734 <main+0x18>
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000
 8000760:	08002354 	.word	0x08002354
 8000764:	08002368 	.word	0x08002368

08000768 <Error_Handler>:
  }

}

void Error_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
}
 800076e:	bf00      	nop
    __disable_irq();   // Desliga interrupções

    while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <Error_Handler+0x8>

08000774 <SystemClock_Config>:
    {}
}

static void SystemClock_Config(void){
 8000774:	b580      	push	{r7, lr}
 8000776:	b094      	sub	sp, #80	@ 0x50
 8000778:	af00      	add	r7, sp, #0

  // Evita lixo de memória nas structs
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	2230      	movs	r2, #48	@ 0x30
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f001 fb26 	bl	8001dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]

  // Tratmento do PWR e Voltage Scaling
  __HAL_RCC_PWR_CLK_ENABLE();                                       // Habilita o Clock da Interface de Energia
 8000798:	2300      	movs	r3, #0
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	4b28      	ldr	r3, [pc, #160]	@ (8000840 <SystemClock_Config+0xcc>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	4a27      	ldr	r2, [pc, #156]	@ (8000840 <SystemClock_Config+0xcc>)
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a8:	4b25      	ldr	r3, [pc, #148]	@ (8000840 <SystemClock_Config+0xcc>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);    // Regulador de Tensão no Modo 2
 80007b4:	2300      	movs	r3, #0
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	4b22      	ldr	r3, [pc, #136]	@ (8000844 <SystemClock_Config+0xd0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a21      	ldr	r2, [pc, #132]	@ (8000844 <SystemClock_Config+0xd0>)
 80007be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000844 <SystemClock_Config+0xd0>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 80007d0:	2302      	movs	r3, #2
 80007d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 80007d4:	2301      	movs	r3, #1
 80007d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d8:	2310      	movs	r3, #16
 80007da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 80007dc:	2302      	movs	r3, #2
 80007de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 80007e0:	2300      	movs	r3, #0
 80007e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  RCC_OscInitStruct.PLL.PLLM  = 8;                                  // << depende do cristal
 80007e4:	2308      	movs	r3, #8
 80007e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN  = 168;
 80007e8:	23a8      	movs	r3, #168	@ 0xa8
 80007ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP  = RCC_PLLP_DIV2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ  = 4;
 80007f0:	2304      	movs	r3, #4
 80007f2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  // Aplica configurações no oscilador
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f4:	f107 0320 	add.w	r3, r7, #32
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 fccf 	bl	800119c <HAL_RCC_OscConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000804:	f7ff ffb0 	bl	8000768 <Error_Handler>
  }

  // Configuração dos barramentos e clock do sistema
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000808:	230f      	movs	r3, #15
 800080a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 800080c:	2302      	movs	r3, #2
 800080e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000814:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000818:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800081a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800081e:	61fb      	str	r3, [r7, #28]

  // Aplica configurações do clock 
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000820:	f107 030c 	add.w	r3, r7, #12
 8000824:	2105      	movs	r1, #5
 8000826:	4618      	mov	r0, r3
 8000828:	f000 ff30 	bl	800168c <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000832:	f7ff ff99 	bl	8000768 <Error_Handler>
  }

}
 8000836:	bf00      	nop
 8000838:	3750      	adds	r7, #80	@ 0x50
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800
 8000844:	40007000 	.word	0x40007000

08000848 <MX_GPIO_Init>:


// Função para configuração de GPIOs
static void MX_GPIO_Init(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	@ 0x30
 800084c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef SensorVib = {0};
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	611a      	str	r2, [r3, #16]
  GPIO_InitTypeDef Buzzer = {0};
 800085e:	f107 0308 	add.w	r3, r7, #8
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <MX_GPIO_Init+0x80>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a14      	ldr	r2, [pc, #80]	@ (80008c8 <MX_GPIO_Init+0x80>)
 8000878:	f043 0310 	orr.w	r3, r3, #16
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <MX_GPIO_Init+0x80>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0310 	and.w	r3, r3, #16
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  SensorVib.Pin = GPIO_PIN_7;
 800088a:	2380      	movs	r3, #128	@ 0x80
 800088c:	61fb      	str	r3, [r7, #28]
  SensorVib.Mode = GPIO_MODE_INPUT;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  SensorVib.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_GPIO_Init(GPIOE, &SensorVib);
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	480b      	ldr	r0, [pc, #44]	@ (80008cc <MX_GPIO_Init+0x84>)
 800089e:	f000 fac9 	bl	8000e34 <HAL_GPIO_Init>

  Buzzer.Pin = GPIO_PIN_8;
 80008a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a6:	60bb      	str	r3, [r7, #8]
  Buzzer.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	2301      	movs	r3, #1
 80008aa:	60fb      	str	r3, [r7, #12]
  Buzzer.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	613b      	str	r3, [r7, #16]
  Buzzer.Speed = GPIO_SPEED_FAST;
 80008b0:	2302      	movs	r3, #2
 80008b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &Buzzer);
 80008b4:	f107 0308 	add.w	r3, r7, #8
 80008b8:	4619      	mov	r1, r3
 80008ba:	4804      	ldr	r0, [pc, #16]	@ (80008cc <MX_GPIO_Init+0x84>)
 80008bc:	f000 faba 	bl	8000e34 <HAL_GPIO_Init>

}
 80008c0:	bf00      	nop
 80008c2:	3730      	adds	r7, #48	@ 0x30
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	4b10      	ldr	r3, [pc, #64]	@ (800091c <HAL_MspInit+0x4c>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008de:	4a0f      	ldr	r2, [pc, #60]	@ (800091c <HAL_MspInit+0x4c>)
 80008e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80008e6:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <HAL_MspInit+0x4c>)
 80008e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	4b09      	ldr	r3, [pc, #36]	@ (800091c <HAL_MspInit+0x4c>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fa:	4a08      	ldr	r2, [pc, #32]	@ (800091c <HAL_MspInit+0x4c>)
 80008fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000900:	6413      	str	r3, [r2, #64]	@ 0x40
 8000902:	4b06      	ldr	r3, [pc, #24]	@ (800091c <HAL_MspInit+0x4c>)
 8000904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800

08000920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <NMI_Handler+0x4>

08000928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <MemManage_Handler+0x4>

08000938 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <UsageFault_Handler+0x4>

08000948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000976:	f000 f933 	bl	8000be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}

0800097e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b086      	sub	sp, #24
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e00a      	b.n	80009a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000990:	f7ff feae 	bl	80006f0 <__io_getchar>
 8000994:	4601      	mov	r1, r0
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	1c5a      	adds	r2, r3, #1
 800099a:	60ba      	str	r2, [r7, #8]
 800099c:	b2ca      	uxtb	r2, r1
 800099e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	3301      	adds	r3, #1
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbf0      	blt.n	8000990 <_read+0x12>
  }

  return len;
 80009ae:	687b      	ldr	r3, [r7, #4]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
 80009c8:	e009      	b.n	80009de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	1c5a      	adds	r2, r3, #1
 80009ce:	60ba      	str	r2, [r7, #8]
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff fe74 	bl	80006c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	3301      	adds	r3, #1
 80009dc:	617b      	str	r3, [r7, #20]
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	dbf1      	blt.n	80009ca <_write+0x12>
  }
  return len;
 80009e6:	687b      	ldr	r3, [r7, #4]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3718      	adds	r7, #24
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <_close>:

int _close(int file)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a18:	605a      	str	r2, [r3, #4]
  return 0;
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <_isatty>:

int _isatty(int file)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a30:	2301      	movs	r3, #1
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b085      	sub	sp, #20
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	60f8      	str	r0, [r7, #12]
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a4a:	2300      	movs	r3, #0
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a60:	4a14      	ldr	r2, [pc, #80]	@ (8000ab4 <_sbrk+0x5c>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	@ (8000ab8 <_sbrk+0x60>)
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d102      	bne.n	8000a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <_sbrk+0x64>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <_sbrk+0x68>)
 8000a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7a:	4b10      	ldr	r3, [pc, #64]	@ (8000abc <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d207      	bcs.n	8000a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a88:	f001 f9f2 	bl	8001e70 <__errno>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	220c      	movs	r2, #12
 8000a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	e009      	b.n	8000aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <_sbrk+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	4a05      	ldr	r2, [pc, #20]	@ (8000abc <_sbrk+0x64>)
 8000aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20020000 	.word	0x20020000
 8000ab8:	00000400 	.word	0x00000400
 8000abc:	20000084 	.word	0x20000084
 8000ac0:	200001d8 	.word	0x200001d8

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <SystemInit+0x20>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <SystemInit+0x20>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ae8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aec:	f7ff ffea 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000af0:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000af2:	490d      	ldr	r1, [pc, #52]	@ (8000b28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000af4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af8:	e002      	b.n	8000b00 <LoopCopyDataInit>

08000afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afe:	3304      	adds	r3, #4

08000b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b04:	d3f9      	bcc.n	8000afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b06:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b08:	4c0a      	ldr	r4, [pc, #40]	@ (8000b34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b0c:	e001      	b.n	8000b12 <LoopFillZerobss>

08000b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b10:	3204      	adds	r2, #4

08000b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b14:	d3fb      	bcc.n	8000b0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b16:	f001 f9b1 	bl	8001e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1a:	f7ff fdff 	bl	800071c <main>
  bx  lr    
 8000b1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b2c:	08002394 	.word	0x08002394
  ldr r2, =_sbss
 8000b30:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b34:	200001d8 	.word	0x200001d8

08000b38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC_IRQHandler>
	...

08000b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b40:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <HAL_Init+0x40>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	@ (8000b7c <HAL_Init+0x40>)
 8000b46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <HAL_Init+0x40>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0a      	ldr	r2, [pc, #40]	@ (8000b7c <HAL_Init+0x40>)
 8000b52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <HAL_Init+0x40>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a07      	ldr	r2, [pc, #28]	@ (8000b7c <HAL_Init+0x40>)
 8000b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f931 	bl	8000dcc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f000 f808 	bl	8000b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f7ff feae 	bl	80008d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023c00 	.word	0x40023c00

08000b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <HAL_InitTick+0x54>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <HAL_InitTick+0x58>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	4619      	mov	r1, r3
 8000b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f93b 	bl	8000e1a <HAL_SYSTICK_Config>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e00e      	b.n	8000bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b0f      	cmp	r3, #15
 8000bb2:	d80a      	bhi.n	8000bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f000 f911 	bl	8000de2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc0:	4a06      	ldr	r2, [pc, #24]	@ (8000bdc <HAL_InitTick+0x5c>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e000      	b.n	8000bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000000 	.word	0x20000000
 8000bd8:	20000008 	.word	0x20000008
 8000bdc:	20000004 	.word	0x20000004

08000be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_IncTick+0x20>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	4a04      	ldr	r2, [pc, #16]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bf2:	6013      	str	r3, [r2, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20000008 	.word	0x20000008
 8000c04:	20000088 	.word	0x20000088

08000c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	@ (8000c1c <HAL_GetTick+0x14>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	20000088 	.word	0x20000088

08000c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c28:	f7ff ffee 	bl	8000c08 <HAL_GetTick>
 8000c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c38:	d005      	beq.n	8000c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_Delay+0x44>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4413      	add	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c46:	bf00      	nop
 8000c48:	f7ff ffde 	bl	8000c08 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d8f7      	bhi.n	8000c48 <HAL_Delay+0x28>
  {
  }
}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000008 	.word	0x20000008

08000c68 <__NVIC_SetPriorityGrouping>:
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	60d3      	str	r3, [r2, #12]
}
 8000ca0:	bf00      	nop
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	6039      	str	r1, [r7, #0]
 8000cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	db0a      	blt.n	8000cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	490c      	ldr	r1, [pc, #48]	@ (8000d18 <__NVIC_SetPriority+0x4c>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	0112      	lsls	r2, r2, #4
 8000cec:	b2d2      	uxtb	r2, r2
 8000cee:	440b      	add	r3, r1
 8000cf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf4:	e00a      	b.n	8000d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	4908      	ldr	r1, [pc, #32]	@ (8000d1c <__NVIC_SetPriority+0x50>)
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	f003 030f 	and.w	r3, r3, #15
 8000d02:	3b04      	subs	r3, #4
 8000d04:	0112      	lsls	r2, r2, #4
 8000d06:	b2d2      	uxtb	r2, r2
 8000d08:	440b      	add	r3, r1
 8000d0a:	761a      	strb	r2, [r3, #24]
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000e100 	.word	0xe000e100
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b089      	sub	sp, #36	@ 0x24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f1c3 0307 	rsb	r3, r3, #7
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	bf28      	it	cs
 8000d3e:	2304      	movcs	r3, #4
 8000d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	3304      	adds	r3, #4
 8000d46:	2b06      	cmp	r3, #6
 8000d48:	d902      	bls.n	8000d50 <NVIC_EncodePriority+0x30>
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	3b03      	subs	r3, #3
 8000d4e:	e000      	b.n	8000d52 <NVIC_EncodePriority+0x32>
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	f04f 32ff 	mov.w	r2, #4294967295
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43da      	mvns	r2, r3
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	401a      	ands	r2, r3
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d68:	f04f 31ff 	mov.w	r1, #4294967295
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d72:	43d9      	mvns	r1, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d78:	4313      	orrs	r3, r2
         );
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3724      	adds	r7, #36	@ 0x24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
	...

08000d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d98:	d301      	bcc.n	8000d9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e00f      	b.n	8000dbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc8 <SysTick_Config+0x40>)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000da6:	210f      	movs	r1, #15
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f7ff ff8e 	bl	8000ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <SysTick_Config+0x40>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db6:	4b04      	ldr	r3, [pc, #16]	@ (8000dc8 <SysTick_Config+0x40>)
 8000db8:	2207      	movs	r2, #7
 8000dba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	e000e010 	.word	0xe000e010

08000dcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff ff47 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b086      	sub	sp, #24
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	60b9      	str	r1, [r7, #8]
 8000dec:	607a      	str	r2, [r7, #4]
 8000dee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000df0:	2300      	movs	r3, #0
 8000df2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000df4:	f7ff ff5c 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000df8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	6978      	ldr	r0, [r7, #20]
 8000e00:	f7ff ff8e 	bl	8000d20 <NVIC_EncodePriority>
 8000e04:	4602      	mov	r2, r0
 8000e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ff5d 	bl	8000ccc <__NVIC_SetPriority>
}
 8000e12:	bf00      	nop
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ffb0 	bl	8000d88 <SysTick_Config>
 8000e28:	4603      	mov	r3, r0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	@ 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
 8000e4e:	e16b      	b.n	8001128 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e50:	2201      	movs	r2, #1
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	f040 815a 	bne.w	8001122 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0303 	and.w	r3, r3, #3
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d005      	beq.n	8000e86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d130      	bne.n	8000ee8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	2203      	movs	r2, #3
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	43db      	mvns	r3, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	68da      	ldr	r2, [r3, #12]
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	091b      	lsrs	r3, r3, #4
 8000ed2:	f003 0201 	and.w	r2, r3, #1
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	2b03      	cmp	r3, #3
 8000ef2:	d017      	beq.n	8000f24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d123      	bne.n	8000f78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	08da      	lsrs	r2, r3, #3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3208      	adds	r2, #8
 8000f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	220f      	movs	r2, #15
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	691a      	ldr	r2, [r3, #16]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3208      	adds	r2, #8
 8000f72:	69b9      	ldr	r1, [r7, #24]
 8000f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	2203      	movs	r2, #3
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f003 0203 	and.w	r2, r3, #3
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 80b4 	beq.w	8001122 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b60      	ldr	r3, [pc, #384]	@ (8001140 <HAL_GPIO_Init+0x30c>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a5f      	ldr	r2, [pc, #380]	@ (8001140 <HAL_GPIO_Init+0x30c>)
 8000fc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b5d      	ldr	r3, [pc, #372]	@ (8001140 <HAL_GPIO_Init+0x30c>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fd6:	4a5b      	ldr	r2, [pc, #364]	@ (8001144 <HAL_GPIO_Init+0x310>)
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	089b      	lsrs	r3, r3, #2
 8000fdc:	3302      	adds	r3, #2
 8000fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	220f      	movs	r2, #15
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a52      	ldr	r2, [pc, #328]	@ (8001148 <HAL_GPIO_Init+0x314>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d02b      	beq.n	800105a <HAL_GPIO_Init+0x226>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a51      	ldr	r2, [pc, #324]	@ (800114c <HAL_GPIO_Init+0x318>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d025      	beq.n	8001056 <HAL_GPIO_Init+0x222>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a50      	ldr	r2, [pc, #320]	@ (8001150 <HAL_GPIO_Init+0x31c>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d01f      	beq.n	8001052 <HAL_GPIO_Init+0x21e>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a4f      	ldr	r2, [pc, #316]	@ (8001154 <HAL_GPIO_Init+0x320>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d019      	beq.n	800104e <HAL_GPIO_Init+0x21a>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a4e      	ldr	r2, [pc, #312]	@ (8001158 <HAL_GPIO_Init+0x324>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d013      	beq.n	800104a <HAL_GPIO_Init+0x216>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4d      	ldr	r2, [pc, #308]	@ (800115c <HAL_GPIO_Init+0x328>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d00d      	beq.n	8001046 <HAL_GPIO_Init+0x212>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4c      	ldr	r2, [pc, #304]	@ (8001160 <HAL_GPIO_Init+0x32c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d007      	beq.n	8001042 <HAL_GPIO_Init+0x20e>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4b      	ldr	r2, [pc, #300]	@ (8001164 <HAL_GPIO_Init+0x330>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d101      	bne.n	800103e <HAL_GPIO_Init+0x20a>
 800103a:	2307      	movs	r3, #7
 800103c:	e00e      	b.n	800105c <HAL_GPIO_Init+0x228>
 800103e:	2308      	movs	r3, #8
 8001040:	e00c      	b.n	800105c <HAL_GPIO_Init+0x228>
 8001042:	2306      	movs	r3, #6
 8001044:	e00a      	b.n	800105c <HAL_GPIO_Init+0x228>
 8001046:	2305      	movs	r3, #5
 8001048:	e008      	b.n	800105c <HAL_GPIO_Init+0x228>
 800104a:	2304      	movs	r3, #4
 800104c:	e006      	b.n	800105c <HAL_GPIO_Init+0x228>
 800104e:	2303      	movs	r3, #3
 8001050:	e004      	b.n	800105c <HAL_GPIO_Init+0x228>
 8001052:	2302      	movs	r3, #2
 8001054:	e002      	b.n	800105c <HAL_GPIO_Init+0x228>
 8001056:	2301      	movs	r3, #1
 8001058:	e000      	b.n	800105c <HAL_GPIO_Init+0x228>
 800105a:	2300      	movs	r3, #0
 800105c:	69fa      	ldr	r2, [r7, #28]
 800105e:	f002 0203 	and.w	r2, r2, #3
 8001062:	0092      	lsls	r2, r2, #2
 8001064:	4093      	lsls	r3, r2
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4313      	orrs	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800106c:	4935      	ldr	r1, [pc, #212]	@ (8001144 <HAL_GPIO_Init+0x310>)
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	089b      	lsrs	r3, r3, #2
 8001072:	3302      	adds	r3, #2
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800107a:	4b3b      	ldr	r3, [pc, #236]	@ (8001168 <HAL_GPIO_Init+0x334>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	43db      	mvns	r3, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4013      	ands	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d003      	beq.n	800109e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800109e:	4a32      	ldr	r2, [pc, #200]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010a4:	4b30      	ldr	r3, [pc, #192]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d003      	beq.n	80010c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010c8:	4a27      	ldr	r2, [pc, #156]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010ce:	4b26      	ldr	r3, [pc, #152]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <HAL_GPIO_Init+0x334>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800111c:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <HAL_GPIO_Init+0x334>)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3301      	adds	r3, #1
 8001126:	61fb      	str	r3, [r7, #28]
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	2b0f      	cmp	r3, #15
 800112c:	f67f ae90 	bls.w	8000e50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001130:	bf00      	nop
 8001132:	bf00      	nop
 8001134:	3724      	adds	r7, #36	@ 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800
 8001144:	40013800 	.word	0x40013800
 8001148:	40020000 	.word	0x40020000
 800114c:	40020400 	.word	0x40020400
 8001150:	40020800 	.word	0x40020800
 8001154:	40020c00 	.word	0x40020c00
 8001158:	40021000 	.word	0x40021000
 800115c:	40021400 	.word	0x40021400
 8001160:	40021800 	.word	0x40021800
 8001164:	40021c00 	.word	0x40021c00
 8001168:	40013c00 	.word	0x40013c00

0800116c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	460b      	mov	r3, r1
 8001176:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	887b      	ldrh	r3, [r7, #2]
 800117e:	4013      	ands	r3, r2
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001184:	2301      	movs	r3, #1
 8001186:	73fb      	strb	r3, [r7, #15]
 8001188:	e001      	b.n	800118e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800118a:	2300      	movs	r3, #0
 800118c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800118e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e267      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d075      	beq.n	80012a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80011ba:	4b88      	ldr	r3, [pc, #544]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 030c 	and.w	r3, r3, #12
 80011c2:	2b04      	cmp	r3, #4
 80011c4:	d00c      	beq.n	80011e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c6:	4b85      	ldr	r3, [pc, #532]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d112      	bne.n	80011f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011d2:	4b82      	ldr	r3, [pc, #520]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80011de:	d10b      	bne.n	80011f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e0:	4b7e      	ldr	r3, [pc, #504]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d05b      	beq.n	80012a4 <HAL_RCC_OscConfig+0x108>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d157      	bne.n	80012a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e242      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001200:	d106      	bne.n	8001210 <HAL_RCC_OscConfig+0x74>
 8001202:	4b76      	ldr	r3, [pc, #472]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a75      	ldr	r2, [pc, #468]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800120c:	6013      	str	r3, [r2, #0]
 800120e:	e01d      	b.n	800124c <HAL_RCC_OscConfig+0xb0>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001218:	d10c      	bne.n	8001234 <HAL_RCC_OscConfig+0x98>
 800121a:	4b70      	ldr	r3, [pc, #448]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a6f      	ldr	r2, [pc, #444]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001224:	6013      	str	r3, [r2, #0]
 8001226:	4b6d      	ldr	r3, [pc, #436]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a6c      	ldr	r2, [pc, #432]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 800122c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	e00b      	b.n	800124c <HAL_RCC_OscConfig+0xb0>
 8001234:	4b69      	ldr	r3, [pc, #420]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a68      	ldr	r2, [pc, #416]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 800123a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	4b66      	ldr	r3, [pc, #408]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a65      	ldr	r2, [pc, #404]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800124a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d013      	beq.n	800127c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fcd8 	bl	8000c08 <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800125c:	f7ff fcd4 	bl	8000c08 <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b64      	cmp	r3, #100	@ 0x64
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e207      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800126e:	4b5b      	ldr	r3, [pc, #364]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f0      	beq.n	800125c <HAL_RCC_OscConfig+0xc0>
 800127a:	e014      	b.n	80012a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127c:	f7ff fcc4 	bl	8000c08 <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001284:	f7ff fcc0 	bl	8000c08 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b64      	cmp	r3, #100	@ 0x64
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e1f3      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001296:	4b51      	ldr	r3, [pc, #324]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0xe8>
 80012a2:	e000      	b.n	80012a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d063      	beq.n	800137a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012b2:	4b4a      	ldr	r3, [pc, #296]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f003 030c 	and.w	r3, r3, #12
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00b      	beq.n	80012d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012be:	4b47      	ldr	r3, [pc, #284]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012c6:	2b08      	cmp	r3, #8
 80012c8:	d11c      	bne.n	8001304 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012ca:	4b44      	ldr	r3, [pc, #272]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d116      	bne.n	8001304 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d6:	4b41      	ldr	r3, [pc, #260]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d005      	beq.n	80012ee <HAL_RCC_OscConfig+0x152>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	68db      	ldr	r3, [r3, #12]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d001      	beq.n	80012ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e1c7      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	4b3b      	ldr	r3, [pc, #236]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	691b      	ldr	r3, [r3, #16]
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	4937      	ldr	r1, [pc, #220]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001302:	e03a      	b.n	800137a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d020      	beq.n	800134e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800130c:	4b34      	ldr	r3, [pc, #208]	@ (80013e0 <HAL_RCC_OscConfig+0x244>)
 800130e:	2201      	movs	r2, #1
 8001310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001312:	f7ff fc79 	bl	8000c08 <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131a:	f7ff fc75 	bl	8000c08 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e1a8      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132c:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d0f0      	beq.n	800131a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001338:	4b28      	ldr	r3, [pc, #160]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	4925      	ldr	r1, [pc, #148]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001348:	4313      	orrs	r3, r2
 800134a:	600b      	str	r3, [r1, #0]
 800134c:	e015      	b.n	800137a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800134e:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <HAL_RCC_OscConfig+0x244>)
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001354:	f7ff fc58 	bl	8000c08 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800135c:	f7ff fc54 	bl	8000c08 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e187      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136e:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1f0      	bne.n	800135c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d036      	beq.n	80013f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d016      	beq.n	80013bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800138e:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <HAL_RCC_OscConfig+0x248>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001394:	f7ff fc38 	bl	8000c08 <HAL_GetTick>
 8001398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139c:	f7ff fc34 	bl	8000c08 <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e167      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ae:	4b0b      	ldr	r3, [pc, #44]	@ (80013dc <HAL_RCC_OscConfig+0x240>)
 80013b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f0      	beq.n	800139c <HAL_RCC_OscConfig+0x200>
 80013ba:	e01b      	b.n	80013f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013bc:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <HAL_RCC_OscConfig+0x248>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c2:	f7ff fc21 	bl	8000c08 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c8:	e00e      	b.n	80013e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ca:	f7ff fc1d 	bl	8000c08 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d907      	bls.n	80013e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e150      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
 80013dc:	40023800 	.word	0x40023800
 80013e0:	42470000 	.word	0x42470000
 80013e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013e8:	4b88      	ldr	r3, [pc, #544]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80013ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1ea      	bne.n	80013ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f000 8097 	beq.w	8001530 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001406:	4b81      	ldr	r3, [pc, #516]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10f      	bne.n	8001432 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	4b7d      	ldr	r3, [pc, #500]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	4a7c      	ldr	r2, [pc, #496]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001420:	6413      	str	r3, [r2, #64]	@ 0x40
 8001422:	4b7a      	ldr	r3, [pc, #488]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800142e:	2301      	movs	r3, #1
 8001430:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001432:	4b77      	ldr	r3, [pc, #476]	@ (8001610 <HAL_RCC_OscConfig+0x474>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800143a:	2b00      	cmp	r3, #0
 800143c:	d118      	bne.n	8001470 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800143e:	4b74      	ldr	r3, [pc, #464]	@ (8001610 <HAL_RCC_OscConfig+0x474>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a73      	ldr	r2, [pc, #460]	@ (8001610 <HAL_RCC_OscConfig+0x474>)
 8001444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800144a:	f7ff fbdd 	bl	8000c08 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001452:	f7ff fbd9 	bl	8000c08 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e10c      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001464:	4b6a      	ldr	r3, [pc, #424]	@ (8001610 <HAL_RCC_OscConfig+0x474>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0f0      	beq.n	8001452 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d106      	bne.n	8001486 <HAL_RCC_OscConfig+0x2ea>
 8001478:	4b64      	ldr	r3, [pc, #400]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800147a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800147c:	4a63      	ldr	r2, [pc, #396]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800147e:	f043 0301 	orr.w	r3, r3, #1
 8001482:	6713      	str	r3, [r2, #112]	@ 0x70
 8001484:	e01c      	b.n	80014c0 <HAL_RCC_OscConfig+0x324>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b05      	cmp	r3, #5
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0x30c>
 800148e:	4b5f      	ldr	r3, [pc, #380]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001492:	4a5e      	ldr	r2, [pc, #376]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6713      	str	r3, [r2, #112]	@ 0x70
 800149a:	4b5c      	ldr	r3, [pc, #368]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800149c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800149e:	4a5b      	ldr	r2, [pc, #364]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80014a6:	e00b      	b.n	80014c0 <HAL_RCC_OscConfig+0x324>
 80014a8:	4b58      	ldr	r3, [pc, #352]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ac:	4a57      	ldr	r2, [pc, #348]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014ae:	f023 0301 	bic.w	r3, r3, #1
 80014b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80014b4:	4b55      	ldr	r3, [pc, #340]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b8:	4a54      	ldr	r2, [pc, #336]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014ba:	f023 0304 	bic.w	r3, r3, #4
 80014be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d015      	beq.n	80014f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c8:	f7ff fb9e 	bl	8000c08 <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014ce:	e00a      	b.n	80014e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d0:	f7ff fb9a 	bl	8000c08 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014de:	4293      	cmp	r3, r2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e0cb      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e6:	4b49      	ldr	r3, [pc, #292]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80014e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0ee      	beq.n	80014d0 <HAL_RCC_OscConfig+0x334>
 80014f2:	e014      	b.n	800151e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f4:	f7ff fb88 	bl	8000c08 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014fa:	e00a      	b.n	8001512 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014fc:	f7ff fb84 	bl	8000c08 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800150a:	4293      	cmp	r3, r2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e0b5      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001512:	4b3e      	ldr	r3, [pc, #248]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1ee      	bne.n	80014fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800151e:	7dfb      	ldrb	r3, [r7, #23]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d105      	bne.n	8001530 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001524:	4b39      	ldr	r3, [pc, #228]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001528:	4a38      	ldr	r2, [pc, #224]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800152a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800152e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 80a1 	beq.w	800167c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800153a:	4b34      	ldr	r3, [pc, #208]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 030c 	and.w	r3, r3, #12
 8001542:	2b08      	cmp	r3, #8
 8001544:	d05c      	beq.n	8001600 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	2b02      	cmp	r3, #2
 800154c:	d141      	bne.n	80015d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154e:	4b31      	ldr	r3, [pc, #196]	@ (8001614 <HAL_RCC_OscConfig+0x478>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fb58 	bl	8000c08 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fb54 	bl	8000c08 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e087      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800156e:	4b27      	ldr	r3, [pc, #156]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69da      	ldr	r2, [r3, #28]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
 8001582:	431a      	orrs	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001588:	019b      	lsls	r3, r3, #6
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001590:	085b      	lsrs	r3, r3, #1
 8001592:	3b01      	subs	r3, #1
 8001594:	041b      	lsls	r3, r3, #16
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800159c:	061b      	lsls	r3, r3, #24
 800159e:	491b      	ldr	r1, [pc, #108]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80015a0:	4313      	orrs	r3, r2
 80015a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <HAL_RCC_OscConfig+0x478>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015aa:	f7ff fb2d 	bl	8000c08 <HAL_GetTick>
 80015ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b0:	e008      	b.n	80015c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b2:	f7ff fb29 	bl	8000c08 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e05c      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015c4:	4b11      	ldr	r3, [pc, #68]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f0      	beq.n	80015b2 <HAL_RCC_OscConfig+0x416>
 80015d0:	e054      	b.n	800167c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_RCC_OscConfig+0x478>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fb16 	bl	8000c08 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e0:	f7ff fb12 	bl	8000c08 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e045      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <HAL_RCC_OscConfig+0x470>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <HAL_RCC_OscConfig+0x444>
 80015fe:	e03d      	b.n	800167c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d107      	bne.n	8001618 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e038      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
 800160c:	40023800 	.word	0x40023800
 8001610:	40007000 	.word	0x40007000
 8001614:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <HAL_RCC_OscConfig+0x4ec>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d028      	beq.n	8001678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001630:	429a      	cmp	r2, r3
 8001632:	d121      	bne.n	8001678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800163e:	429a      	cmp	r2, r3
 8001640:	d11a      	bne.n	8001678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001648:	4013      	ands	r3, r2
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800164e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001650:	4293      	cmp	r3, r2
 8001652:	d111      	bne.n	8001678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165e:	085b      	lsrs	r3, r3, #1
 8001660:	3b01      	subs	r3, #1
 8001662:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001664:	429a      	cmp	r2, r3
 8001666:	d107      	bne.n	8001678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001672:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001674:	429a      	cmp	r2, r3
 8001676:	d001      	beq.n	800167c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40023800 	.word	0x40023800

0800168c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e0cc      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016a0:	4b68      	ldr	r3, [pc, #416]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d90c      	bls.n	80016c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ae:	4b65      	ldr	r3, [pc, #404]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	4b63      	ldr	r3, [pc, #396]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d001      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e0b8      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d020      	beq.n	8001716 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016e0:	4b59      	ldr	r3, [pc, #356]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	4a58      	ldr	r2, [pc, #352]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016f8:	4b53      	ldr	r3, [pc, #332]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	4a52      	ldr	r2, [pc, #328]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001702:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001704:	4b50      	ldr	r3, [pc, #320]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	494d      	ldr	r1, [pc, #308]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001712:	4313      	orrs	r3, r2
 8001714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d044      	beq.n	80017ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d107      	bne.n	800173a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172a:	4b47      	ldr	r3, [pc, #284]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d119      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e07f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d003      	beq.n	800174a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001746:	2b03      	cmp	r3, #3
 8001748:	d107      	bne.n	800175a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174a:	4b3f      	ldr	r3, [pc, #252]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d109      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e06f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175a:	4b3b      	ldr	r3, [pc, #236]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e067      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800176a:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f023 0203 	bic.w	r2, r3, #3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4934      	ldr	r1, [pc, #208]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001778:	4313      	orrs	r3, r2
 800177a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800177c:	f7ff fa44 	bl	8000c08 <HAL_GetTick>
 8001780:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001782:	e00a      	b.n	800179a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001784:	f7ff fa40 	bl	8000c08 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001792:	4293      	cmp	r3, r2
 8001794:	d901      	bls.n	800179a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e04f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800179a:	4b2b      	ldr	r3, [pc, #172]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 020c 	and.w	r2, r3, #12
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d1eb      	bne.n	8001784 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017ac:	4b25      	ldr	r3, [pc, #148]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d20c      	bcs.n	80017d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b22      	ldr	r3, [pc, #136]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d001      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e032      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d008      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e0:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	4916      	ldr	r1, [pc, #88]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d009      	beq.n	8001812 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	490e      	ldr	r1, [pc, #56]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	4313      	orrs	r3, r2
 8001810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001812:	f000 f821 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 8001816:	4602      	mov	r2, r0
 8001818:	4b0b      	ldr	r3, [pc, #44]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	091b      	lsrs	r3, r3, #4
 800181e:	f003 030f 	and.w	r3, r3, #15
 8001822:	490a      	ldr	r1, [pc, #40]	@ (800184c <HAL_RCC_ClockConfig+0x1c0>)
 8001824:	5ccb      	ldrb	r3, [r1, r3]
 8001826:	fa22 f303 	lsr.w	r3, r2, r3
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <HAL_RCC_ClockConfig+0x1c8>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff f9a4 	bl	8000b80 <HAL_InitTick>

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023c00 	.word	0x40023c00
 8001848:	40023800 	.word	0x40023800
 800184c:	08002374 	.word	0x08002374
 8001850:	20000000 	.word	0x20000000
 8001854:	20000004 	.word	0x20000004

08001858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800185c:	b090      	sub	sp, #64	@ 0x40
 800185e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001860:	2300      	movs	r3, #0
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001864:	2300      	movs	r3, #0
 8001866:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001868:	2300      	movs	r3, #0
 800186a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800186c:	2300      	movs	r3, #0
 800186e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001870:	4b59      	ldr	r3, [pc, #356]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 030c 	and.w	r3, r3, #12
 8001878:	2b08      	cmp	r3, #8
 800187a:	d00d      	beq.n	8001898 <HAL_RCC_GetSysClockFreq+0x40>
 800187c:	2b08      	cmp	r3, #8
 800187e:	f200 80a1 	bhi.w	80019c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001882:	2b00      	cmp	r3, #0
 8001884:	d002      	beq.n	800188c <HAL_RCC_GetSysClockFreq+0x34>
 8001886:	2b04      	cmp	r3, #4
 8001888:	d003      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0x3a>
 800188a:	e09b      	b.n	80019c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800188c:	4b53      	ldr	r3, [pc, #332]	@ (80019dc <HAL_RCC_GetSysClockFreq+0x184>)
 800188e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001890:	e09b      	b.n	80019ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001892:	4b53      	ldr	r3, [pc, #332]	@ (80019e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001894:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001896:	e098      	b.n	80019ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001898:	4b4f      	ldr	r3, [pc, #316]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018a0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018a2:	4b4d      	ldr	r3, [pc, #308]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d028      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ae:	4b4a      	ldr	r3, [pc, #296]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	099b      	lsrs	r3, r3, #6
 80018b4:	2200      	movs	r2, #0
 80018b6:	623b      	str	r3, [r7, #32]
 80018b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80018c0:	2100      	movs	r1, #0
 80018c2:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80018c4:	fb03 f201 	mul.w	r2, r3, r1
 80018c8:	2300      	movs	r3, #0
 80018ca:	fb00 f303 	mul.w	r3, r0, r3
 80018ce:	4413      	add	r3, r2
 80018d0:	4a43      	ldr	r2, [pc, #268]	@ (80019e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80018d2:	fba0 1202 	umull	r1, r2, r0, r2
 80018d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018d8:	460a      	mov	r2, r1
 80018da:	62ba      	str	r2, [r7, #40]	@ 0x28
 80018dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018de:	4413      	add	r3, r2
 80018e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018e4:	2200      	movs	r2, #0
 80018e6:	61bb      	str	r3, [r7, #24]
 80018e8:	61fa      	str	r2, [r7, #28]
 80018ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80018f2:	f7fe fc69 	bl	80001c8 <__aeabi_uldivmod>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4613      	mov	r3, r2
 80018fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018fe:	e053      	b.n	80019a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001900:	4b35      	ldr	r3, [pc, #212]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	099b      	lsrs	r3, r3, #6
 8001906:	2200      	movs	r2, #0
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	617a      	str	r2, [r7, #20]
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001912:	f04f 0b00 	mov.w	fp, #0
 8001916:	4652      	mov	r2, sl
 8001918:	465b      	mov	r3, fp
 800191a:	f04f 0000 	mov.w	r0, #0
 800191e:	f04f 0100 	mov.w	r1, #0
 8001922:	0159      	lsls	r1, r3, #5
 8001924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001928:	0150      	lsls	r0, r2, #5
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	ebb2 080a 	subs.w	r8, r2, sl
 8001932:	eb63 090b 	sbc.w	r9, r3, fp
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001942:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001946:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800194a:	ebb2 0408 	subs.w	r4, r2, r8
 800194e:	eb63 0509 	sbc.w	r5, r3, r9
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	f04f 0300 	mov.w	r3, #0
 800195a:	00eb      	lsls	r3, r5, #3
 800195c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001960:	00e2      	lsls	r2, r4, #3
 8001962:	4614      	mov	r4, r2
 8001964:	461d      	mov	r5, r3
 8001966:	eb14 030a 	adds.w	r3, r4, sl
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	eb45 030b 	adc.w	r3, r5, fp
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800197e:	4629      	mov	r1, r5
 8001980:	028b      	lsls	r3, r1, #10
 8001982:	4621      	mov	r1, r4
 8001984:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001988:	4621      	mov	r1, r4
 800198a:	028a      	lsls	r2, r1, #10
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001992:	2200      	movs	r2, #0
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	60fa      	str	r2, [r7, #12]
 8001998:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800199c:	f7fe fc14 	bl	80001c8 <__aeabi_uldivmod>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4613      	mov	r3, r2
 80019a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80019a8:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	0c1b      	lsrs	r3, r3, #16
 80019ae:	f003 0303 	and.w	r3, r3, #3
 80019b2:	3301      	adds	r3, #1
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80019b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80019ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019c2:	e002      	b.n	80019ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019c4:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <HAL_RCC_GetSysClockFreq+0x184>)
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3740      	adds	r7, #64	@ 0x40
 80019d0:	46bd      	mov	sp, r7
 80019d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	00f42400 	.word	0x00f42400
 80019e0:	017d7840 	.word	0x017d7840

080019e4 <std>:
 80019e4:	2300      	movs	r3, #0
 80019e6:	b510      	push	{r4, lr}
 80019e8:	4604      	mov	r4, r0
 80019ea:	e9c0 3300 	strd	r3, r3, [r0]
 80019ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80019f2:	6083      	str	r3, [r0, #8]
 80019f4:	8181      	strh	r1, [r0, #12]
 80019f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80019f8:	81c2      	strh	r2, [r0, #14]
 80019fa:	6183      	str	r3, [r0, #24]
 80019fc:	4619      	mov	r1, r3
 80019fe:	2208      	movs	r2, #8
 8001a00:	305c      	adds	r0, #92	@ 0x5c
 8001a02:	f000 f9e7 	bl	8001dd4 <memset>
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <std+0x58>)
 8001a08:	6263      	str	r3, [r4, #36]	@ 0x24
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <std+0x5c>)
 8001a0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a44 <std+0x60>)
 8001a10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <std+0x64>)
 8001a14:	6323      	str	r3, [r4, #48]	@ 0x30
 8001a16:	4b0d      	ldr	r3, [pc, #52]	@ (8001a4c <std+0x68>)
 8001a18:	6224      	str	r4, [r4, #32]
 8001a1a:	429c      	cmp	r4, r3
 8001a1c:	d006      	beq.n	8001a2c <std+0x48>
 8001a1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001a22:	4294      	cmp	r4, r2
 8001a24:	d002      	beq.n	8001a2c <std+0x48>
 8001a26:	33d0      	adds	r3, #208	@ 0xd0
 8001a28:	429c      	cmp	r4, r3
 8001a2a:	d105      	bne.n	8001a38 <std+0x54>
 8001a2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a34:	f000 ba46 	b.w	8001ec4 <__retarget_lock_init_recursive>
 8001a38:	bd10      	pop	{r4, pc}
 8001a3a:	bf00      	nop
 8001a3c:	08001c25 	.word	0x08001c25
 8001a40:	08001c47 	.word	0x08001c47
 8001a44:	08001c7f 	.word	0x08001c7f
 8001a48:	08001ca3 	.word	0x08001ca3
 8001a4c:	2000008c 	.word	0x2000008c

08001a50 <stdio_exit_handler>:
 8001a50:	4a02      	ldr	r2, [pc, #8]	@ (8001a5c <stdio_exit_handler+0xc>)
 8001a52:	4903      	ldr	r1, [pc, #12]	@ (8001a60 <stdio_exit_handler+0x10>)
 8001a54:	4803      	ldr	r0, [pc, #12]	@ (8001a64 <stdio_exit_handler+0x14>)
 8001a56:	f000 b869 	b.w	8001b2c <_fwalk_sglue>
 8001a5a:	bf00      	nop
 8001a5c:	2000000c 	.word	0x2000000c
 8001a60:	080021c5 	.word	0x080021c5
 8001a64:	2000001c 	.word	0x2000001c

08001a68 <cleanup_stdio>:
 8001a68:	6841      	ldr	r1, [r0, #4]
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <cleanup_stdio+0x34>)
 8001a6c:	4299      	cmp	r1, r3
 8001a6e:	b510      	push	{r4, lr}
 8001a70:	4604      	mov	r4, r0
 8001a72:	d001      	beq.n	8001a78 <cleanup_stdio+0x10>
 8001a74:	f000 fba6 	bl	80021c4 <_fflush_r>
 8001a78:	68a1      	ldr	r1, [r4, #8]
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <cleanup_stdio+0x38>)
 8001a7c:	4299      	cmp	r1, r3
 8001a7e:	d002      	beq.n	8001a86 <cleanup_stdio+0x1e>
 8001a80:	4620      	mov	r0, r4
 8001a82:	f000 fb9f 	bl	80021c4 <_fflush_r>
 8001a86:	68e1      	ldr	r1, [r4, #12]
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <cleanup_stdio+0x3c>)
 8001a8a:	4299      	cmp	r1, r3
 8001a8c:	d004      	beq.n	8001a98 <cleanup_stdio+0x30>
 8001a8e:	4620      	mov	r0, r4
 8001a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a94:	f000 bb96 	b.w	80021c4 <_fflush_r>
 8001a98:	bd10      	pop	{r4, pc}
 8001a9a:	bf00      	nop
 8001a9c:	2000008c 	.word	0x2000008c
 8001aa0:	200000f4 	.word	0x200000f4
 8001aa4:	2000015c 	.word	0x2000015c

08001aa8 <global_stdio_init.part.0>:
 8001aa8:	b510      	push	{r4, lr}
 8001aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <global_stdio_init.part.0+0x30>)
 8001aac:	4c0b      	ldr	r4, [pc, #44]	@ (8001adc <global_stdio_init.part.0+0x34>)
 8001aae:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae0 <global_stdio_init.part.0+0x38>)
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	4620      	mov	r0, r4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2104      	movs	r1, #4
 8001ab8:	f7ff ff94 	bl	80019e4 <std>
 8001abc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	2109      	movs	r1, #9
 8001ac4:	f7ff ff8e 	bl	80019e4 <std>
 8001ac8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001acc:	2202      	movs	r2, #2
 8001ace:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ad2:	2112      	movs	r1, #18
 8001ad4:	f7ff bf86 	b.w	80019e4 <std>
 8001ad8:	200001c4 	.word	0x200001c4
 8001adc:	2000008c 	.word	0x2000008c
 8001ae0:	08001a51 	.word	0x08001a51

08001ae4 <__sfp_lock_acquire>:
 8001ae4:	4801      	ldr	r0, [pc, #4]	@ (8001aec <__sfp_lock_acquire+0x8>)
 8001ae6:	f000 b9ee 	b.w	8001ec6 <__retarget_lock_acquire_recursive>
 8001aea:	bf00      	nop
 8001aec:	200001cd 	.word	0x200001cd

08001af0 <__sfp_lock_release>:
 8001af0:	4801      	ldr	r0, [pc, #4]	@ (8001af8 <__sfp_lock_release+0x8>)
 8001af2:	f000 b9e9 	b.w	8001ec8 <__retarget_lock_release_recursive>
 8001af6:	bf00      	nop
 8001af8:	200001cd 	.word	0x200001cd

08001afc <__sinit>:
 8001afc:	b510      	push	{r4, lr}
 8001afe:	4604      	mov	r4, r0
 8001b00:	f7ff fff0 	bl	8001ae4 <__sfp_lock_acquire>
 8001b04:	6a23      	ldr	r3, [r4, #32]
 8001b06:	b11b      	cbz	r3, 8001b10 <__sinit+0x14>
 8001b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b0c:	f7ff bff0 	b.w	8001af0 <__sfp_lock_release>
 8001b10:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <__sinit+0x28>)
 8001b12:	6223      	str	r3, [r4, #32]
 8001b14:	4b04      	ldr	r3, [pc, #16]	@ (8001b28 <__sinit+0x2c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f5      	bne.n	8001b08 <__sinit+0xc>
 8001b1c:	f7ff ffc4 	bl	8001aa8 <global_stdio_init.part.0>
 8001b20:	e7f2      	b.n	8001b08 <__sinit+0xc>
 8001b22:	bf00      	nop
 8001b24:	08001a69 	.word	0x08001a69
 8001b28:	200001c4 	.word	0x200001c4

08001b2c <_fwalk_sglue>:
 8001b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b30:	4607      	mov	r7, r0
 8001b32:	4688      	mov	r8, r1
 8001b34:	4614      	mov	r4, r2
 8001b36:	2600      	movs	r6, #0
 8001b38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001b3c:	f1b9 0901 	subs.w	r9, r9, #1
 8001b40:	d505      	bpl.n	8001b4e <_fwalk_sglue+0x22>
 8001b42:	6824      	ldr	r4, [r4, #0]
 8001b44:	2c00      	cmp	r4, #0
 8001b46:	d1f7      	bne.n	8001b38 <_fwalk_sglue+0xc>
 8001b48:	4630      	mov	r0, r6
 8001b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b4e:	89ab      	ldrh	r3, [r5, #12]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d907      	bls.n	8001b64 <_fwalk_sglue+0x38>
 8001b54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	d003      	beq.n	8001b64 <_fwalk_sglue+0x38>
 8001b5c:	4629      	mov	r1, r5
 8001b5e:	4638      	mov	r0, r7
 8001b60:	47c0      	blx	r8
 8001b62:	4306      	orrs	r6, r0
 8001b64:	3568      	adds	r5, #104	@ 0x68
 8001b66:	e7e9      	b.n	8001b3c <_fwalk_sglue+0x10>

08001b68 <_puts_r>:
 8001b68:	6a03      	ldr	r3, [r0, #32]
 8001b6a:	b570      	push	{r4, r5, r6, lr}
 8001b6c:	6884      	ldr	r4, [r0, #8]
 8001b6e:	4605      	mov	r5, r0
 8001b70:	460e      	mov	r6, r1
 8001b72:	b90b      	cbnz	r3, 8001b78 <_puts_r+0x10>
 8001b74:	f7ff ffc2 	bl	8001afc <__sinit>
 8001b78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001b7a:	07db      	lsls	r3, r3, #31
 8001b7c:	d405      	bmi.n	8001b8a <_puts_r+0x22>
 8001b7e:	89a3      	ldrh	r3, [r4, #12]
 8001b80:	0598      	lsls	r0, r3, #22
 8001b82:	d402      	bmi.n	8001b8a <_puts_r+0x22>
 8001b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001b86:	f000 f99e 	bl	8001ec6 <__retarget_lock_acquire_recursive>
 8001b8a:	89a3      	ldrh	r3, [r4, #12]
 8001b8c:	0719      	lsls	r1, r3, #28
 8001b8e:	d502      	bpl.n	8001b96 <_puts_r+0x2e>
 8001b90:	6923      	ldr	r3, [r4, #16]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d135      	bne.n	8001c02 <_puts_r+0x9a>
 8001b96:	4621      	mov	r1, r4
 8001b98:	4628      	mov	r0, r5
 8001b9a:	f000 f8c5 	bl	8001d28 <__swsetup_r>
 8001b9e:	b380      	cbz	r0, 8001c02 <_puts_r+0x9a>
 8001ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8001ba4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001ba6:	07da      	lsls	r2, r3, #31
 8001ba8:	d405      	bmi.n	8001bb6 <_puts_r+0x4e>
 8001baa:	89a3      	ldrh	r3, [r4, #12]
 8001bac:	059b      	lsls	r3, r3, #22
 8001bae:	d402      	bmi.n	8001bb6 <_puts_r+0x4e>
 8001bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001bb2:	f000 f989 	bl	8001ec8 <__retarget_lock_release_recursive>
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	bd70      	pop	{r4, r5, r6, pc}
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	da04      	bge.n	8001bc8 <_puts_r+0x60>
 8001bbe:	69a2      	ldr	r2, [r4, #24]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	dc17      	bgt.n	8001bf4 <_puts_r+0x8c>
 8001bc4:	290a      	cmp	r1, #10
 8001bc6:	d015      	beq.n	8001bf4 <_puts_r+0x8c>
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	1c5a      	adds	r2, r3, #1
 8001bcc:	6022      	str	r2, [r4, #0]
 8001bce:	7019      	strb	r1, [r3, #0]
 8001bd0:	68a3      	ldr	r3, [r4, #8]
 8001bd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	60a3      	str	r3, [r4, #8]
 8001bda:	2900      	cmp	r1, #0
 8001bdc:	d1ed      	bne.n	8001bba <_puts_r+0x52>
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	da11      	bge.n	8001c06 <_puts_r+0x9e>
 8001be2:	4622      	mov	r2, r4
 8001be4:	210a      	movs	r1, #10
 8001be6:	4628      	mov	r0, r5
 8001be8:	f000 f85f 	bl	8001caa <__swbuf_r>
 8001bec:	3001      	adds	r0, #1
 8001bee:	d0d7      	beq.n	8001ba0 <_puts_r+0x38>
 8001bf0:	250a      	movs	r5, #10
 8001bf2:	e7d7      	b.n	8001ba4 <_puts_r+0x3c>
 8001bf4:	4622      	mov	r2, r4
 8001bf6:	4628      	mov	r0, r5
 8001bf8:	f000 f857 	bl	8001caa <__swbuf_r>
 8001bfc:	3001      	adds	r0, #1
 8001bfe:	d1e7      	bne.n	8001bd0 <_puts_r+0x68>
 8001c00:	e7ce      	b.n	8001ba0 <_puts_r+0x38>
 8001c02:	3e01      	subs	r6, #1
 8001c04:	e7e4      	b.n	8001bd0 <_puts_r+0x68>
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	1c5a      	adds	r2, r3, #1
 8001c0a:	6022      	str	r2, [r4, #0]
 8001c0c:	220a      	movs	r2, #10
 8001c0e:	701a      	strb	r2, [r3, #0]
 8001c10:	e7ee      	b.n	8001bf0 <_puts_r+0x88>
	...

08001c14 <puts>:
 8001c14:	4b02      	ldr	r3, [pc, #8]	@ (8001c20 <puts+0xc>)
 8001c16:	4601      	mov	r1, r0
 8001c18:	6818      	ldr	r0, [r3, #0]
 8001c1a:	f7ff bfa5 	b.w	8001b68 <_puts_r>
 8001c1e:	bf00      	nop
 8001c20:	20000018 	.word	0x20000018

08001c24 <__sread>:
 8001c24:	b510      	push	{r4, lr}
 8001c26:	460c      	mov	r4, r1
 8001c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c2c:	f000 f8fc 	bl	8001e28 <_read_r>
 8001c30:	2800      	cmp	r0, #0
 8001c32:	bfab      	itete	ge
 8001c34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001c36:	89a3      	ldrhlt	r3, [r4, #12]
 8001c38:	181b      	addge	r3, r3, r0
 8001c3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001c3e:	bfac      	ite	ge
 8001c40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001c42:	81a3      	strhlt	r3, [r4, #12]
 8001c44:	bd10      	pop	{r4, pc}

08001c46 <__swrite>:
 8001c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c4a:	461f      	mov	r7, r3
 8001c4c:	898b      	ldrh	r3, [r1, #12]
 8001c4e:	05db      	lsls	r3, r3, #23
 8001c50:	4605      	mov	r5, r0
 8001c52:	460c      	mov	r4, r1
 8001c54:	4616      	mov	r6, r2
 8001c56:	d505      	bpl.n	8001c64 <__swrite+0x1e>
 8001c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f000 f8d0 	bl	8001e04 <_lseek_r>
 8001c64:	89a3      	ldrh	r3, [r4, #12]
 8001c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c6e:	81a3      	strh	r3, [r4, #12]
 8001c70:	4632      	mov	r2, r6
 8001c72:	463b      	mov	r3, r7
 8001c74:	4628      	mov	r0, r5
 8001c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c7a:	f000 b8e7 	b.w	8001e4c <_write_r>

08001c7e <__sseek>:
 8001c7e:	b510      	push	{r4, lr}
 8001c80:	460c      	mov	r4, r1
 8001c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c86:	f000 f8bd 	bl	8001e04 <_lseek_r>
 8001c8a:	1c43      	adds	r3, r0, #1
 8001c8c:	89a3      	ldrh	r3, [r4, #12]
 8001c8e:	bf15      	itete	ne
 8001c90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001c92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001c96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001c9a:	81a3      	strheq	r3, [r4, #12]
 8001c9c:	bf18      	it	ne
 8001c9e:	81a3      	strhne	r3, [r4, #12]
 8001ca0:	bd10      	pop	{r4, pc}

08001ca2 <__sclose>:
 8001ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ca6:	f000 b89d 	b.w	8001de4 <_close_r>

08001caa <__swbuf_r>:
 8001caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cac:	460e      	mov	r6, r1
 8001cae:	4614      	mov	r4, r2
 8001cb0:	4605      	mov	r5, r0
 8001cb2:	b118      	cbz	r0, 8001cbc <__swbuf_r+0x12>
 8001cb4:	6a03      	ldr	r3, [r0, #32]
 8001cb6:	b90b      	cbnz	r3, 8001cbc <__swbuf_r+0x12>
 8001cb8:	f7ff ff20 	bl	8001afc <__sinit>
 8001cbc:	69a3      	ldr	r3, [r4, #24]
 8001cbe:	60a3      	str	r3, [r4, #8]
 8001cc0:	89a3      	ldrh	r3, [r4, #12]
 8001cc2:	071a      	lsls	r2, r3, #28
 8001cc4:	d501      	bpl.n	8001cca <__swbuf_r+0x20>
 8001cc6:	6923      	ldr	r3, [r4, #16]
 8001cc8:	b943      	cbnz	r3, 8001cdc <__swbuf_r+0x32>
 8001cca:	4621      	mov	r1, r4
 8001ccc:	4628      	mov	r0, r5
 8001cce:	f000 f82b 	bl	8001d28 <__swsetup_r>
 8001cd2:	b118      	cbz	r0, 8001cdc <__swbuf_r+0x32>
 8001cd4:	f04f 37ff 	mov.w	r7, #4294967295
 8001cd8:	4638      	mov	r0, r7
 8001cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cdc:	6823      	ldr	r3, [r4, #0]
 8001cde:	6922      	ldr	r2, [r4, #16]
 8001ce0:	1a98      	subs	r0, r3, r2
 8001ce2:	6963      	ldr	r3, [r4, #20]
 8001ce4:	b2f6      	uxtb	r6, r6
 8001ce6:	4283      	cmp	r3, r0
 8001ce8:	4637      	mov	r7, r6
 8001cea:	dc05      	bgt.n	8001cf8 <__swbuf_r+0x4e>
 8001cec:	4621      	mov	r1, r4
 8001cee:	4628      	mov	r0, r5
 8001cf0:	f000 fa68 	bl	80021c4 <_fflush_r>
 8001cf4:	2800      	cmp	r0, #0
 8001cf6:	d1ed      	bne.n	8001cd4 <__swbuf_r+0x2a>
 8001cf8:	68a3      	ldr	r3, [r4, #8]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	60a3      	str	r3, [r4, #8]
 8001cfe:	6823      	ldr	r3, [r4, #0]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	6022      	str	r2, [r4, #0]
 8001d04:	701e      	strb	r6, [r3, #0]
 8001d06:	6962      	ldr	r2, [r4, #20]
 8001d08:	1c43      	adds	r3, r0, #1
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d004      	beq.n	8001d18 <__swbuf_r+0x6e>
 8001d0e:	89a3      	ldrh	r3, [r4, #12]
 8001d10:	07db      	lsls	r3, r3, #31
 8001d12:	d5e1      	bpl.n	8001cd8 <__swbuf_r+0x2e>
 8001d14:	2e0a      	cmp	r6, #10
 8001d16:	d1df      	bne.n	8001cd8 <__swbuf_r+0x2e>
 8001d18:	4621      	mov	r1, r4
 8001d1a:	4628      	mov	r0, r5
 8001d1c:	f000 fa52 	bl	80021c4 <_fflush_r>
 8001d20:	2800      	cmp	r0, #0
 8001d22:	d0d9      	beq.n	8001cd8 <__swbuf_r+0x2e>
 8001d24:	e7d6      	b.n	8001cd4 <__swbuf_r+0x2a>
	...

08001d28 <__swsetup_r>:
 8001d28:	b538      	push	{r3, r4, r5, lr}
 8001d2a:	4b29      	ldr	r3, [pc, #164]	@ (8001dd0 <__swsetup_r+0xa8>)
 8001d2c:	4605      	mov	r5, r0
 8001d2e:	6818      	ldr	r0, [r3, #0]
 8001d30:	460c      	mov	r4, r1
 8001d32:	b118      	cbz	r0, 8001d3c <__swsetup_r+0x14>
 8001d34:	6a03      	ldr	r3, [r0, #32]
 8001d36:	b90b      	cbnz	r3, 8001d3c <__swsetup_r+0x14>
 8001d38:	f7ff fee0 	bl	8001afc <__sinit>
 8001d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d40:	0719      	lsls	r1, r3, #28
 8001d42:	d422      	bmi.n	8001d8a <__swsetup_r+0x62>
 8001d44:	06da      	lsls	r2, r3, #27
 8001d46:	d407      	bmi.n	8001d58 <__swsetup_r+0x30>
 8001d48:	2209      	movs	r2, #9
 8001d4a:	602a      	str	r2, [r5, #0]
 8001d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d50:	81a3      	strh	r3, [r4, #12]
 8001d52:	f04f 30ff 	mov.w	r0, #4294967295
 8001d56:	e033      	b.n	8001dc0 <__swsetup_r+0x98>
 8001d58:	0758      	lsls	r0, r3, #29
 8001d5a:	d512      	bpl.n	8001d82 <__swsetup_r+0x5a>
 8001d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001d5e:	b141      	cbz	r1, 8001d72 <__swsetup_r+0x4a>
 8001d60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001d64:	4299      	cmp	r1, r3
 8001d66:	d002      	beq.n	8001d6e <__swsetup_r+0x46>
 8001d68:	4628      	mov	r0, r5
 8001d6a:	f000 f8af 	bl	8001ecc <_free_r>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	6363      	str	r3, [r4, #52]	@ 0x34
 8001d72:	89a3      	ldrh	r3, [r4, #12]
 8001d74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001d78:	81a3      	strh	r3, [r4, #12]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	6063      	str	r3, [r4, #4]
 8001d7e:	6923      	ldr	r3, [r4, #16]
 8001d80:	6023      	str	r3, [r4, #0]
 8001d82:	89a3      	ldrh	r3, [r4, #12]
 8001d84:	f043 0308 	orr.w	r3, r3, #8
 8001d88:	81a3      	strh	r3, [r4, #12]
 8001d8a:	6923      	ldr	r3, [r4, #16]
 8001d8c:	b94b      	cbnz	r3, 8001da2 <__swsetup_r+0x7a>
 8001d8e:	89a3      	ldrh	r3, [r4, #12]
 8001d90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d98:	d003      	beq.n	8001da2 <__swsetup_r+0x7a>
 8001d9a:	4621      	mov	r1, r4
 8001d9c:	4628      	mov	r0, r5
 8001d9e:	f000 fa5f 	bl	8002260 <__smakebuf_r>
 8001da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001da6:	f013 0201 	ands.w	r2, r3, #1
 8001daa:	d00a      	beq.n	8001dc2 <__swsetup_r+0x9a>
 8001dac:	2200      	movs	r2, #0
 8001dae:	60a2      	str	r2, [r4, #8]
 8001db0:	6962      	ldr	r2, [r4, #20]
 8001db2:	4252      	negs	r2, r2
 8001db4:	61a2      	str	r2, [r4, #24]
 8001db6:	6922      	ldr	r2, [r4, #16]
 8001db8:	b942      	cbnz	r2, 8001dcc <__swsetup_r+0xa4>
 8001dba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001dbe:	d1c5      	bne.n	8001d4c <__swsetup_r+0x24>
 8001dc0:	bd38      	pop	{r3, r4, r5, pc}
 8001dc2:	0799      	lsls	r1, r3, #30
 8001dc4:	bf58      	it	pl
 8001dc6:	6962      	ldrpl	r2, [r4, #20]
 8001dc8:	60a2      	str	r2, [r4, #8]
 8001dca:	e7f4      	b.n	8001db6 <__swsetup_r+0x8e>
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e7f7      	b.n	8001dc0 <__swsetup_r+0x98>
 8001dd0:	20000018 	.word	0x20000018

08001dd4 <memset>:
 8001dd4:	4402      	add	r2, r0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d100      	bne.n	8001dde <memset+0xa>
 8001ddc:	4770      	bx	lr
 8001dde:	f803 1b01 	strb.w	r1, [r3], #1
 8001de2:	e7f9      	b.n	8001dd8 <memset+0x4>

08001de4 <_close_r>:
 8001de4:	b538      	push	{r3, r4, r5, lr}
 8001de6:	4d06      	ldr	r5, [pc, #24]	@ (8001e00 <_close_r+0x1c>)
 8001de8:	2300      	movs	r3, #0
 8001dea:	4604      	mov	r4, r0
 8001dec:	4608      	mov	r0, r1
 8001dee:	602b      	str	r3, [r5, #0]
 8001df0:	f7fe fdfe 	bl	80009f0 <_close>
 8001df4:	1c43      	adds	r3, r0, #1
 8001df6:	d102      	bne.n	8001dfe <_close_r+0x1a>
 8001df8:	682b      	ldr	r3, [r5, #0]
 8001dfa:	b103      	cbz	r3, 8001dfe <_close_r+0x1a>
 8001dfc:	6023      	str	r3, [r4, #0]
 8001dfe:	bd38      	pop	{r3, r4, r5, pc}
 8001e00:	200001c8 	.word	0x200001c8

08001e04 <_lseek_r>:
 8001e04:	b538      	push	{r3, r4, r5, lr}
 8001e06:	4d07      	ldr	r5, [pc, #28]	@ (8001e24 <_lseek_r+0x20>)
 8001e08:	4604      	mov	r4, r0
 8001e0a:	4608      	mov	r0, r1
 8001e0c:	4611      	mov	r1, r2
 8001e0e:	2200      	movs	r2, #0
 8001e10:	602a      	str	r2, [r5, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	f7fe fe13 	bl	8000a3e <_lseek>
 8001e18:	1c43      	adds	r3, r0, #1
 8001e1a:	d102      	bne.n	8001e22 <_lseek_r+0x1e>
 8001e1c:	682b      	ldr	r3, [r5, #0]
 8001e1e:	b103      	cbz	r3, 8001e22 <_lseek_r+0x1e>
 8001e20:	6023      	str	r3, [r4, #0]
 8001e22:	bd38      	pop	{r3, r4, r5, pc}
 8001e24:	200001c8 	.word	0x200001c8

08001e28 <_read_r>:
 8001e28:	b538      	push	{r3, r4, r5, lr}
 8001e2a:	4d07      	ldr	r5, [pc, #28]	@ (8001e48 <_read_r+0x20>)
 8001e2c:	4604      	mov	r4, r0
 8001e2e:	4608      	mov	r0, r1
 8001e30:	4611      	mov	r1, r2
 8001e32:	2200      	movs	r2, #0
 8001e34:	602a      	str	r2, [r5, #0]
 8001e36:	461a      	mov	r2, r3
 8001e38:	f7fe fda1 	bl	800097e <_read>
 8001e3c:	1c43      	adds	r3, r0, #1
 8001e3e:	d102      	bne.n	8001e46 <_read_r+0x1e>
 8001e40:	682b      	ldr	r3, [r5, #0]
 8001e42:	b103      	cbz	r3, 8001e46 <_read_r+0x1e>
 8001e44:	6023      	str	r3, [r4, #0]
 8001e46:	bd38      	pop	{r3, r4, r5, pc}
 8001e48:	200001c8 	.word	0x200001c8

08001e4c <_write_r>:
 8001e4c:	b538      	push	{r3, r4, r5, lr}
 8001e4e:	4d07      	ldr	r5, [pc, #28]	@ (8001e6c <_write_r+0x20>)
 8001e50:	4604      	mov	r4, r0
 8001e52:	4608      	mov	r0, r1
 8001e54:	4611      	mov	r1, r2
 8001e56:	2200      	movs	r2, #0
 8001e58:	602a      	str	r2, [r5, #0]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	f7fe fdac 	bl	80009b8 <_write>
 8001e60:	1c43      	adds	r3, r0, #1
 8001e62:	d102      	bne.n	8001e6a <_write_r+0x1e>
 8001e64:	682b      	ldr	r3, [r5, #0]
 8001e66:	b103      	cbz	r3, 8001e6a <_write_r+0x1e>
 8001e68:	6023      	str	r3, [r4, #0]
 8001e6a:	bd38      	pop	{r3, r4, r5, pc}
 8001e6c:	200001c8 	.word	0x200001c8

08001e70 <__errno>:
 8001e70:	4b01      	ldr	r3, [pc, #4]	@ (8001e78 <__errno+0x8>)
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	20000018 	.word	0x20000018

08001e7c <__libc_init_array>:
 8001e7c:	b570      	push	{r4, r5, r6, lr}
 8001e7e:	4d0d      	ldr	r5, [pc, #52]	@ (8001eb4 <__libc_init_array+0x38>)
 8001e80:	4c0d      	ldr	r4, [pc, #52]	@ (8001eb8 <__libc_init_array+0x3c>)
 8001e82:	1b64      	subs	r4, r4, r5
 8001e84:	10a4      	asrs	r4, r4, #2
 8001e86:	2600      	movs	r6, #0
 8001e88:	42a6      	cmp	r6, r4
 8001e8a:	d109      	bne.n	8001ea0 <__libc_init_array+0x24>
 8001e8c:	4d0b      	ldr	r5, [pc, #44]	@ (8001ebc <__libc_init_array+0x40>)
 8001e8e:	4c0c      	ldr	r4, [pc, #48]	@ (8001ec0 <__libc_init_array+0x44>)
 8001e90:	f000 fa54 	bl	800233c <_init>
 8001e94:	1b64      	subs	r4, r4, r5
 8001e96:	10a4      	asrs	r4, r4, #2
 8001e98:	2600      	movs	r6, #0
 8001e9a:	42a6      	cmp	r6, r4
 8001e9c:	d105      	bne.n	8001eaa <__libc_init_array+0x2e>
 8001e9e:	bd70      	pop	{r4, r5, r6, pc}
 8001ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ea4:	4798      	blx	r3
 8001ea6:	3601      	adds	r6, #1
 8001ea8:	e7ee      	b.n	8001e88 <__libc_init_array+0xc>
 8001eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8001eae:	4798      	blx	r3
 8001eb0:	3601      	adds	r6, #1
 8001eb2:	e7f2      	b.n	8001e9a <__libc_init_array+0x1e>
 8001eb4:	0800238c 	.word	0x0800238c
 8001eb8:	0800238c 	.word	0x0800238c
 8001ebc:	0800238c 	.word	0x0800238c
 8001ec0:	08002390 	.word	0x08002390

08001ec4 <__retarget_lock_init_recursive>:
 8001ec4:	4770      	bx	lr

08001ec6 <__retarget_lock_acquire_recursive>:
 8001ec6:	4770      	bx	lr

08001ec8 <__retarget_lock_release_recursive>:
 8001ec8:	4770      	bx	lr
	...

08001ecc <_free_r>:
 8001ecc:	b538      	push	{r3, r4, r5, lr}
 8001ece:	4605      	mov	r5, r0
 8001ed0:	2900      	cmp	r1, #0
 8001ed2:	d041      	beq.n	8001f58 <_free_r+0x8c>
 8001ed4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ed8:	1f0c      	subs	r4, r1, #4
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	bfb8      	it	lt
 8001ede:	18e4      	addlt	r4, r4, r3
 8001ee0:	f000 f8e0 	bl	80020a4 <__malloc_lock>
 8001ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8001f5c <_free_r+0x90>)
 8001ee6:	6813      	ldr	r3, [r2, #0]
 8001ee8:	b933      	cbnz	r3, 8001ef8 <_free_r+0x2c>
 8001eea:	6063      	str	r3, [r4, #4]
 8001eec:	6014      	str	r4, [r2, #0]
 8001eee:	4628      	mov	r0, r5
 8001ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ef4:	f000 b8dc 	b.w	80020b0 <__malloc_unlock>
 8001ef8:	42a3      	cmp	r3, r4
 8001efa:	d908      	bls.n	8001f0e <_free_r+0x42>
 8001efc:	6820      	ldr	r0, [r4, #0]
 8001efe:	1821      	adds	r1, r4, r0
 8001f00:	428b      	cmp	r3, r1
 8001f02:	bf01      	itttt	eq
 8001f04:	6819      	ldreq	r1, [r3, #0]
 8001f06:	685b      	ldreq	r3, [r3, #4]
 8001f08:	1809      	addeq	r1, r1, r0
 8001f0a:	6021      	streq	r1, [r4, #0]
 8001f0c:	e7ed      	b.n	8001eea <_free_r+0x1e>
 8001f0e:	461a      	mov	r2, r3
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	b10b      	cbz	r3, 8001f18 <_free_r+0x4c>
 8001f14:	42a3      	cmp	r3, r4
 8001f16:	d9fa      	bls.n	8001f0e <_free_r+0x42>
 8001f18:	6811      	ldr	r1, [r2, #0]
 8001f1a:	1850      	adds	r0, r2, r1
 8001f1c:	42a0      	cmp	r0, r4
 8001f1e:	d10b      	bne.n	8001f38 <_free_r+0x6c>
 8001f20:	6820      	ldr	r0, [r4, #0]
 8001f22:	4401      	add	r1, r0
 8001f24:	1850      	adds	r0, r2, r1
 8001f26:	4283      	cmp	r3, r0
 8001f28:	6011      	str	r1, [r2, #0]
 8001f2a:	d1e0      	bne.n	8001eee <_free_r+0x22>
 8001f2c:	6818      	ldr	r0, [r3, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	6053      	str	r3, [r2, #4]
 8001f32:	4408      	add	r0, r1
 8001f34:	6010      	str	r0, [r2, #0]
 8001f36:	e7da      	b.n	8001eee <_free_r+0x22>
 8001f38:	d902      	bls.n	8001f40 <_free_r+0x74>
 8001f3a:	230c      	movs	r3, #12
 8001f3c:	602b      	str	r3, [r5, #0]
 8001f3e:	e7d6      	b.n	8001eee <_free_r+0x22>
 8001f40:	6820      	ldr	r0, [r4, #0]
 8001f42:	1821      	adds	r1, r4, r0
 8001f44:	428b      	cmp	r3, r1
 8001f46:	bf04      	itt	eq
 8001f48:	6819      	ldreq	r1, [r3, #0]
 8001f4a:	685b      	ldreq	r3, [r3, #4]
 8001f4c:	6063      	str	r3, [r4, #4]
 8001f4e:	bf04      	itt	eq
 8001f50:	1809      	addeq	r1, r1, r0
 8001f52:	6021      	streq	r1, [r4, #0]
 8001f54:	6054      	str	r4, [r2, #4]
 8001f56:	e7ca      	b.n	8001eee <_free_r+0x22>
 8001f58:	bd38      	pop	{r3, r4, r5, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200001d4 	.word	0x200001d4

08001f60 <sbrk_aligned>:
 8001f60:	b570      	push	{r4, r5, r6, lr}
 8001f62:	4e0f      	ldr	r6, [pc, #60]	@ (8001fa0 <sbrk_aligned+0x40>)
 8001f64:	460c      	mov	r4, r1
 8001f66:	6831      	ldr	r1, [r6, #0]
 8001f68:	4605      	mov	r5, r0
 8001f6a:	b911      	cbnz	r1, 8001f72 <sbrk_aligned+0x12>
 8001f6c:	f000 f9d6 	bl	800231c <_sbrk_r>
 8001f70:	6030      	str	r0, [r6, #0]
 8001f72:	4621      	mov	r1, r4
 8001f74:	4628      	mov	r0, r5
 8001f76:	f000 f9d1 	bl	800231c <_sbrk_r>
 8001f7a:	1c43      	adds	r3, r0, #1
 8001f7c:	d103      	bne.n	8001f86 <sbrk_aligned+0x26>
 8001f7e:	f04f 34ff 	mov.w	r4, #4294967295
 8001f82:	4620      	mov	r0, r4
 8001f84:	bd70      	pop	{r4, r5, r6, pc}
 8001f86:	1cc4      	adds	r4, r0, #3
 8001f88:	f024 0403 	bic.w	r4, r4, #3
 8001f8c:	42a0      	cmp	r0, r4
 8001f8e:	d0f8      	beq.n	8001f82 <sbrk_aligned+0x22>
 8001f90:	1a21      	subs	r1, r4, r0
 8001f92:	4628      	mov	r0, r5
 8001f94:	f000 f9c2 	bl	800231c <_sbrk_r>
 8001f98:	3001      	adds	r0, #1
 8001f9a:	d1f2      	bne.n	8001f82 <sbrk_aligned+0x22>
 8001f9c:	e7ef      	b.n	8001f7e <sbrk_aligned+0x1e>
 8001f9e:	bf00      	nop
 8001fa0:	200001d0 	.word	0x200001d0

08001fa4 <_malloc_r>:
 8001fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001fa8:	1ccd      	adds	r5, r1, #3
 8001faa:	f025 0503 	bic.w	r5, r5, #3
 8001fae:	3508      	adds	r5, #8
 8001fb0:	2d0c      	cmp	r5, #12
 8001fb2:	bf38      	it	cc
 8001fb4:	250c      	movcc	r5, #12
 8001fb6:	2d00      	cmp	r5, #0
 8001fb8:	4606      	mov	r6, r0
 8001fba:	db01      	blt.n	8001fc0 <_malloc_r+0x1c>
 8001fbc:	42a9      	cmp	r1, r5
 8001fbe:	d904      	bls.n	8001fca <_malloc_r+0x26>
 8001fc0:	230c      	movs	r3, #12
 8001fc2:	6033      	str	r3, [r6, #0]
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001fca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80020a0 <_malloc_r+0xfc>
 8001fce:	f000 f869 	bl	80020a4 <__malloc_lock>
 8001fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8001fd6:	461c      	mov	r4, r3
 8001fd8:	bb44      	cbnz	r4, 800202c <_malloc_r+0x88>
 8001fda:	4629      	mov	r1, r5
 8001fdc:	4630      	mov	r0, r6
 8001fde:	f7ff ffbf 	bl	8001f60 <sbrk_aligned>
 8001fe2:	1c43      	adds	r3, r0, #1
 8001fe4:	4604      	mov	r4, r0
 8001fe6:	d158      	bne.n	800209a <_malloc_r+0xf6>
 8001fe8:	f8d8 4000 	ldr.w	r4, [r8]
 8001fec:	4627      	mov	r7, r4
 8001fee:	2f00      	cmp	r7, #0
 8001ff0:	d143      	bne.n	800207a <_malloc_r+0xd6>
 8001ff2:	2c00      	cmp	r4, #0
 8001ff4:	d04b      	beq.n	800208e <_malloc_r+0xea>
 8001ff6:	6823      	ldr	r3, [r4, #0]
 8001ff8:	4639      	mov	r1, r7
 8001ffa:	4630      	mov	r0, r6
 8001ffc:	eb04 0903 	add.w	r9, r4, r3
 8002000:	f000 f98c 	bl	800231c <_sbrk_r>
 8002004:	4581      	cmp	r9, r0
 8002006:	d142      	bne.n	800208e <_malloc_r+0xea>
 8002008:	6821      	ldr	r1, [r4, #0]
 800200a:	1a6d      	subs	r5, r5, r1
 800200c:	4629      	mov	r1, r5
 800200e:	4630      	mov	r0, r6
 8002010:	f7ff ffa6 	bl	8001f60 <sbrk_aligned>
 8002014:	3001      	adds	r0, #1
 8002016:	d03a      	beq.n	800208e <_malloc_r+0xea>
 8002018:	6823      	ldr	r3, [r4, #0]
 800201a:	442b      	add	r3, r5
 800201c:	6023      	str	r3, [r4, #0]
 800201e:	f8d8 3000 	ldr.w	r3, [r8]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	bb62      	cbnz	r2, 8002080 <_malloc_r+0xdc>
 8002026:	f8c8 7000 	str.w	r7, [r8]
 800202a:	e00f      	b.n	800204c <_malloc_r+0xa8>
 800202c:	6822      	ldr	r2, [r4, #0]
 800202e:	1b52      	subs	r2, r2, r5
 8002030:	d420      	bmi.n	8002074 <_malloc_r+0xd0>
 8002032:	2a0b      	cmp	r2, #11
 8002034:	d917      	bls.n	8002066 <_malloc_r+0xc2>
 8002036:	1961      	adds	r1, r4, r5
 8002038:	42a3      	cmp	r3, r4
 800203a:	6025      	str	r5, [r4, #0]
 800203c:	bf18      	it	ne
 800203e:	6059      	strne	r1, [r3, #4]
 8002040:	6863      	ldr	r3, [r4, #4]
 8002042:	bf08      	it	eq
 8002044:	f8c8 1000 	streq.w	r1, [r8]
 8002048:	5162      	str	r2, [r4, r5]
 800204a:	604b      	str	r3, [r1, #4]
 800204c:	4630      	mov	r0, r6
 800204e:	f000 f82f 	bl	80020b0 <__malloc_unlock>
 8002052:	f104 000b 	add.w	r0, r4, #11
 8002056:	1d23      	adds	r3, r4, #4
 8002058:	f020 0007 	bic.w	r0, r0, #7
 800205c:	1ac2      	subs	r2, r0, r3
 800205e:	bf1c      	itt	ne
 8002060:	1a1b      	subne	r3, r3, r0
 8002062:	50a3      	strne	r3, [r4, r2]
 8002064:	e7af      	b.n	8001fc6 <_malloc_r+0x22>
 8002066:	6862      	ldr	r2, [r4, #4]
 8002068:	42a3      	cmp	r3, r4
 800206a:	bf0c      	ite	eq
 800206c:	f8c8 2000 	streq.w	r2, [r8]
 8002070:	605a      	strne	r2, [r3, #4]
 8002072:	e7eb      	b.n	800204c <_malloc_r+0xa8>
 8002074:	4623      	mov	r3, r4
 8002076:	6864      	ldr	r4, [r4, #4]
 8002078:	e7ae      	b.n	8001fd8 <_malloc_r+0x34>
 800207a:	463c      	mov	r4, r7
 800207c:	687f      	ldr	r7, [r7, #4]
 800207e:	e7b6      	b.n	8001fee <_malloc_r+0x4a>
 8002080:	461a      	mov	r2, r3
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	42a3      	cmp	r3, r4
 8002086:	d1fb      	bne.n	8002080 <_malloc_r+0xdc>
 8002088:	2300      	movs	r3, #0
 800208a:	6053      	str	r3, [r2, #4]
 800208c:	e7de      	b.n	800204c <_malloc_r+0xa8>
 800208e:	230c      	movs	r3, #12
 8002090:	6033      	str	r3, [r6, #0]
 8002092:	4630      	mov	r0, r6
 8002094:	f000 f80c 	bl	80020b0 <__malloc_unlock>
 8002098:	e794      	b.n	8001fc4 <_malloc_r+0x20>
 800209a:	6005      	str	r5, [r0, #0]
 800209c:	e7d6      	b.n	800204c <_malloc_r+0xa8>
 800209e:	bf00      	nop
 80020a0:	200001d4 	.word	0x200001d4

080020a4 <__malloc_lock>:
 80020a4:	4801      	ldr	r0, [pc, #4]	@ (80020ac <__malloc_lock+0x8>)
 80020a6:	f7ff bf0e 	b.w	8001ec6 <__retarget_lock_acquire_recursive>
 80020aa:	bf00      	nop
 80020ac:	200001cc 	.word	0x200001cc

080020b0 <__malloc_unlock>:
 80020b0:	4801      	ldr	r0, [pc, #4]	@ (80020b8 <__malloc_unlock+0x8>)
 80020b2:	f7ff bf09 	b.w	8001ec8 <__retarget_lock_release_recursive>
 80020b6:	bf00      	nop
 80020b8:	200001cc 	.word	0x200001cc

080020bc <__sflush_r>:
 80020bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80020c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020c4:	0716      	lsls	r6, r2, #28
 80020c6:	4605      	mov	r5, r0
 80020c8:	460c      	mov	r4, r1
 80020ca:	d454      	bmi.n	8002176 <__sflush_r+0xba>
 80020cc:	684b      	ldr	r3, [r1, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	dc02      	bgt.n	80020d8 <__sflush_r+0x1c>
 80020d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	dd48      	ble.n	800216a <__sflush_r+0xae>
 80020d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80020da:	2e00      	cmp	r6, #0
 80020dc:	d045      	beq.n	800216a <__sflush_r+0xae>
 80020de:	2300      	movs	r3, #0
 80020e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80020e4:	682f      	ldr	r7, [r5, #0]
 80020e6:	6a21      	ldr	r1, [r4, #32]
 80020e8:	602b      	str	r3, [r5, #0]
 80020ea:	d030      	beq.n	800214e <__sflush_r+0x92>
 80020ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80020ee:	89a3      	ldrh	r3, [r4, #12]
 80020f0:	0759      	lsls	r1, r3, #29
 80020f2:	d505      	bpl.n	8002100 <__sflush_r+0x44>
 80020f4:	6863      	ldr	r3, [r4, #4]
 80020f6:	1ad2      	subs	r2, r2, r3
 80020f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80020fa:	b10b      	cbz	r3, 8002100 <__sflush_r+0x44>
 80020fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020fe:	1ad2      	subs	r2, r2, r3
 8002100:	2300      	movs	r3, #0
 8002102:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002104:	6a21      	ldr	r1, [r4, #32]
 8002106:	4628      	mov	r0, r5
 8002108:	47b0      	blx	r6
 800210a:	1c43      	adds	r3, r0, #1
 800210c:	89a3      	ldrh	r3, [r4, #12]
 800210e:	d106      	bne.n	800211e <__sflush_r+0x62>
 8002110:	6829      	ldr	r1, [r5, #0]
 8002112:	291d      	cmp	r1, #29
 8002114:	d82b      	bhi.n	800216e <__sflush_r+0xb2>
 8002116:	4a2a      	ldr	r2, [pc, #168]	@ (80021c0 <__sflush_r+0x104>)
 8002118:	40ca      	lsrs	r2, r1
 800211a:	07d6      	lsls	r6, r2, #31
 800211c:	d527      	bpl.n	800216e <__sflush_r+0xb2>
 800211e:	2200      	movs	r2, #0
 8002120:	6062      	str	r2, [r4, #4]
 8002122:	04d9      	lsls	r1, r3, #19
 8002124:	6922      	ldr	r2, [r4, #16]
 8002126:	6022      	str	r2, [r4, #0]
 8002128:	d504      	bpl.n	8002134 <__sflush_r+0x78>
 800212a:	1c42      	adds	r2, r0, #1
 800212c:	d101      	bne.n	8002132 <__sflush_r+0x76>
 800212e:	682b      	ldr	r3, [r5, #0]
 8002130:	b903      	cbnz	r3, 8002134 <__sflush_r+0x78>
 8002132:	6560      	str	r0, [r4, #84]	@ 0x54
 8002134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002136:	602f      	str	r7, [r5, #0]
 8002138:	b1b9      	cbz	r1, 800216a <__sflush_r+0xae>
 800213a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800213e:	4299      	cmp	r1, r3
 8002140:	d002      	beq.n	8002148 <__sflush_r+0x8c>
 8002142:	4628      	mov	r0, r5
 8002144:	f7ff fec2 	bl	8001ecc <_free_r>
 8002148:	2300      	movs	r3, #0
 800214a:	6363      	str	r3, [r4, #52]	@ 0x34
 800214c:	e00d      	b.n	800216a <__sflush_r+0xae>
 800214e:	2301      	movs	r3, #1
 8002150:	4628      	mov	r0, r5
 8002152:	47b0      	blx	r6
 8002154:	4602      	mov	r2, r0
 8002156:	1c50      	adds	r0, r2, #1
 8002158:	d1c9      	bne.n	80020ee <__sflush_r+0x32>
 800215a:	682b      	ldr	r3, [r5, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0c6      	beq.n	80020ee <__sflush_r+0x32>
 8002160:	2b1d      	cmp	r3, #29
 8002162:	d001      	beq.n	8002168 <__sflush_r+0xac>
 8002164:	2b16      	cmp	r3, #22
 8002166:	d11e      	bne.n	80021a6 <__sflush_r+0xea>
 8002168:	602f      	str	r7, [r5, #0]
 800216a:	2000      	movs	r0, #0
 800216c:	e022      	b.n	80021b4 <__sflush_r+0xf8>
 800216e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002172:	b21b      	sxth	r3, r3
 8002174:	e01b      	b.n	80021ae <__sflush_r+0xf2>
 8002176:	690f      	ldr	r7, [r1, #16]
 8002178:	2f00      	cmp	r7, #0
 800217a:	d0f6      	beq.n	800216a <__sflush_r+0xae>
 800217c:	0793      	lsls	r3, r2, #30
 800217e:	680e      	ldr	r6, [r1, #0]
 8002180:	bf08      	it	eq
 8002182:	694b      	ldreq	r3, [r1, #20]
 8002184:	600f      	str	r7, [r1, #0]
 8002186:	bf18      	it	ne
 8002188:	2300      	movne	r3, #0
 800218a:	eba6 0807 	sub.w	r8, r6, r7
 800218e:	608b      	str	r3, [r1, #8]
 8002190:	f1b8 0f00 	cmp.w	r8, #0
 8002194:	dde9      	ble.n	800216a <__sflush_r+0xae>
 8002196:	6a21      	ldr	r1, [r4, #32]
 8002198:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800219a:	4643      	mov	r3, r8
 800219c:	463a      	mov	r2, r7
 800219e:	4628      	mov	r0, r5
 80021a0:	47b0      	blx	r6
 80021a2:	2800      	cmp	r0, #0
 80021a4:	dc08      	bgt.n	80021b8 <__sflush_r+0xfc>
 80021a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021ae:	81a3      	strh	r3, [r4, #12]
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021b8:	4407      	add	r7, r0
 80021ba:	eba8 0800 	sub.w	r8, r8, r0
 80021be:	e7e7      	b.n	8002190 <__sflush_r+0xd4>
 80021c0:	20400001 	.word	0x20400001

080021c4 <_fflush_r>:
 80021c4:	b538      	push	{r3, r4, r5, lr}
 80021c6:	690b      	ldr	r3, [r1, #16]
 80021c8:	4605      	mov	r5, r0
 80021ca:	460c      	mov	r4, r1
 80021cc:	b913      	cbnz	r3, 80021d4 <_fflush_r+0x10>
 80021ce:	2500      	movs	r5, #0
 80021d0:	4628      	mov	r0, r5
 80021d2:	bd38      	pop	{r3, r4, r5, pc}
 80021d4:	b118      	cbz	r0, 80021de <_fflush_r+0x1a>
 80021d6:	6a03      	ldr	r3, [r0, #32]
 80021d8:	b90b      	cbnz	r3, 80021de <_fflush_r+0x1a>
 80021da:	f7ff fc8f 	bl	8001afc <__sinit>
 80021de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0f3      	beq.n	80021ce <_fflush_r+0xa>
 80021e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80021e8:	07d0      	lsls	r0, r2, #31
 80021ea:	d404      	bmi.n	80021f6 <_fflush_r+0x32>
 80021ec:	0599      	lsls	r1, r3, #22
 80021ee:	d402      	bmi.n	80021f6 <_fflush_r+0x32>
 80021f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021f2:	f7ff fe68 	bl	8001ec6 <__retarget_lock_acquire_recursive>
 80021f6:	4628      	mov	r0, r5
 80021f8:	4621      	mov	r1, r4
 80021fa:	f7ff ff5f 	bl	80020bc <__sflush_r>
 80021fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002200:	07da      	lsls	r2, r3, #31
 8002202:	4605      	mov	r5, r0
 8002204:	d4e4      	bmi.n	80021d0 <_fflush_r+0xc>
 8002206:	89a3      	ldrh	r3, [r4, #12]
 8002208:	059b      	lsls	r3, r3, #22
 800220a:	d4e1      	bmi.n	80021d0 <_fflush_r+0xc>
 800220c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800220e:	f7ff fe5b 	bl	8001ec8 <__retarget_lock_release_recursive>
 8002212:	e7dd      	b.n	80021d0 <_fflush_r+0xc>

08002214 <__swhatbuf_r>:
 8002214:	b570      	push	{r4, r5, r6, lr}
 8002216:	460c      	mov	r4, r1
 8002218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800221c:	2900      	cmp	r1, #0
 800221e:	b096      	sub	sp, #88	@ 0x58
 8002220:	4615      	mov	r5, r2
 8002222:	461e      	mov	r6, r3
 8002224:	da0d      	bge.n	8002242 <__swhatbuf_r+0x2e>
 8002226:	89a3      	ldrh	r3, [r4, #12]
 8002228:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800222c:	f04f 0100 	mov.w	r1, #0
 8002230:	bf14      	ite	ne
 8002232:	2340      	movne	r3, #64	@ 0x40
 8002234:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002238:	2000      	movs	r0, #0
 800223a:	6031      	str	r1, [r6, #0]
 800223c:	602b      	str	r3, [r5, #0]
 800223e:	b016      	add	sp, #88	@ 0x58
 8002240:	bd70      	pop	{r4, r5, r6, pc}
 8002242:	466a      	mov	r2, sp
 8002244:	f000 f848 	bl	80022d8 <_fstat_r>
 8002248:	2800      	cmp	r0, #0
 800224a:	dbec      	blt.n	8002226 <__swhatbuf_r+0x12>
 800224c:	9901      	ldr	r1, [sp, #4]
 800224e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002252:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002256:	4259      	negs	r1, r3
 8002258:	4159      	adcs	r1, r3
 800225a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800225e:	e7eb      	b.n	8002238 <__swhatbuf_r+0x24>

08002260 <__smakebuf_r>:
 8002260:	898b      	ldrh	r3, [r1, #12]
 8002262:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002264:	079d      	lsls	r5, r3, #30
 8002266:	4606      	mov	r6, r0
 8002268:	460c      	mov	r4, r1
 800226a:	d507      	bpl.n	800227c <__smakebuf_r+0x1c>
 800226c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002270:	6023      	str	r3, [r4, #0]
 8002272:	6123      	str	r3, [r4, #16]
 8002274:	2301      	movs	r3, #1
 8002276:	6163      	str	r3, [r4, #20]
 8002278:	b003      	add	sp, #12
 800227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800227c:	ab01      	add	r3, sp, #4
 800227e:	466a      	mov	r2, sp
 8002280:	f7ff ffc8 	bl	8002214 <__swhatbuf_r>
 8002284:	9f00      	ldr	r7, [sp, #0]
 8002286:	4605      	mov	r5, r0
 8002288:	4639      	mov	r1, r7
 800228a:	4630      	mov	r0, r6
 800228c:	f7ff fe8a 	bl	8001fa4 <_malloc_r>
 8002290:	b948      	cbnz	r0, 80022a6 <__smakebuf_r+0x46>
 8002292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002296:	059a      	lsls	r2, r3, #22
 8002298:	d4ee      	bmi.n	8002278 <__smakebuf_r+0x18>
 800229a:	f023 0303 	bic.w	r3, r3, #3
 800229e:	f043 0302 	orr.w	r3, r3, #2
 80022a2:	81a3      	strh	r3, [r4, #12]
 80022a4:	e7e2      	b.n	800226c <__smakebuf_r+0xc>
 80022a6:	89a3      	ldrh	r3, [r4, #12]
 80022a8:	6020      	str	r0, [r4, #0]
 80022aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ae:	81a3      	strh	r3, [r4, #12]
 80022b0:	9b01      	ldr	r3, [sp, #4]
 80022b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80022b6:	b15b      	cbz	r3, 80022d0 <__smakebuf_r+0x70>
 80022b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022bc:	4630      	mov	r0, r6
 80022be:	f000 f81d 	bl	80022fc <_isatty_r>
 80022c2:	b128      	cbz	r0, 80022d0 <__smakebuf_r+0x70>
 80022c4:	89a3      	ldrh	r3, [r4, #12]
 80022c6:	f023 0303 	bic.w	r3, r3, #3
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	81a3      	strh	r3, [r4, #12]
 80022d0:	89a3      	ldrh	r3, [r4, #12]
 80022d2:	431d      	orrs	r5, r3
 80022d4:	81a5      	strh	r5, [r4, #12]
 80022d6:	e7cf      	b.n	8002278 <__smakebuf_r+0x18>

080022d8 <_fstat_r>:
 80022d8:	b538      	push	{r3, r4, r5, lr}
 80022da:	4d07      	ldr	r5, [pc, #28]	@ (80022f8 <_fstat_r+0x20>)
 80022dc:	2300      	movs	r3, #0
 80022de:	4604      	mov	r4, r0
 80022e0:	4608      	mov	r0, r1
 80022e2:	4611      	mov	r1, r2
 80022e4:	602b      	str	r3, [r5, #0]
 80022e6:	f7fe fb8f 	bl	8000a08 <_fstat>
 80022ea:	1c43      	adds	r3, r0, #1
 80022ec:	d102      	bne.n	80022f4 <_fstat_r+0x1c>
 80022ee:	682b      	ldr	r3, [r5, #0]
 80022f0:	b103      	cbz	r3, 80022f4 <_fstat_r+0x1c>
 80022f2:	6023      	str	r3, [r4, #0]
 80022f4:	bd38      	pop	{r3, r4, r5, pc}
 80022f6:	bf00      	nop
 80022f8:	200001c8 	.word	0x200001c8

080022fc <_isatty_r>:
 80022fc:	b538      	push	{r3, r4, r5, lr}
 80022fe:	4d06      	ldr	r5, [pc, #24]	@ (8002318 <_isatty_r+0x1c>)
 8002300:	2300      	movs	r3, #0
 8002302:	4604      	mov	r4, r0
 8002304:	4608      	mov	r0, r1
 8002306:	602b      	str	r3, [r5, #0]
 8002308:	f7fe fb8e 	bl	8000a28 <_isatty>
 800230c:	1c43      	adds	r3, r0, #1
 800230e:	d102      	bne.n	8002316 <_isatty_r+0x1a>
 8002310:	682b      	ldr	r3, [r5, #0]
 8002312:	b103      	cbz	r3, 8002316 <_isatty_r+0x1a>
 8002314:	6023      	str	r3, [r4, #0]
 8002316:	bd38      	pop	{r3, r4, r5, pc}
 8002318:	200001c8 	.word	0x200001c8

0800231c <_sbrk_r>:
 800231c:	b538      	push	{r3, r4, r5, lr}
 800231e:	4d06      	ldr	r5, [pc, #24]	@ (8002338 <_sbrk_r+0x1c>)
 8002320:	2300      	movs	r3, #0
 8002322:	4604      	mov	r4, r0
 8002324:	4608      	mov	r0, r1
 8002326:	602b      	str	r3, [r5, #0]
 8002328:	f7fe fb96 	bl	8000a58 <_sbrk>
 800232c:	1c43      	adds	r3, r0, #1
 800232e:	d102      	bne.n	8002336 <_sbrk_r+0x1a>
 8002330:	682b      	ldr	r3, [r5, #0]
 8002332:	b103      	cbz	r3, 8002336 <_sbrk_r+0x1a>
 8002334:	6023      	str	r3, [r4, #0]
 8002336:	bd38      	pop	{r3, r4, r5, pc}
 8002338:	200001c8 	.word	0x200001c8

0800233c <_init>:
 800233c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800233e:	bf00      	nop
 8002340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002342:	bc08      	pop	{r3}
 8002344:	469e      	mov	lr, r3
 8002346:	4770      	bx	lr

08002348 <_fini>:
 8002348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234a:	bf00      	nop
 800234c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800234e:	bc08      	pop	{r3}
 8002350:	469e      	mov	lr, r3
 8002352:	4770      	bx	lr
