
---------- Begin Simulation Statistics ----------
final_tick                               118212141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725936                       # Number of bytes of host memory used
host_op_rate                                   195979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   515.99                       # Real time elapsed on the host
host_tick_rate                              229099588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118212                       # Number of seconds simulated
sim_ticks                                118212141000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.819031                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815279                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345765                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100006                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102842                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572468                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507876                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35003                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.182121                       # CPI: cycles per instruction
system.cpu.discardedOps                        952122                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48888770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40550391                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262709                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2449811                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.845937                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118212141                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115762330                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2121                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3669                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       370560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  370560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5790                       # Request fanout histogram
system.membus.respLayer1.occupancy           30875000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19118                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        73555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       118016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3010560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3128576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26215     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    399      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           94738000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75610992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4240998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20722                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data               20722                       # number of overall hits
system.l2.overall_hits::total                   20814                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4479                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1321                       # number of overall misses
system.l2.overall_misses::.cpu.data              4479                       # number of overall misses
system.l2.overall_misses::total                  5800                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    128543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    445518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        574061000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    128543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    445518000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       574061000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            25201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26614                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           25201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26614                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97307.342922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99468.184863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98976.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97307.342922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99468.184863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98976.034483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5790                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    355473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    457473000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    355473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    457473000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.177414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.177414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217555                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77331.311600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79506.374413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79010.880829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77331.311600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79506.374413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79010.880829                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          414                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              414                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          414                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          414                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             15449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15449                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    363472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     363472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.191913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.191913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99065.685473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99065.685473                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    290092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    290092000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.191913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.191913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79065.685473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79065.685473                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    128543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    128543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97307.342922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97307.342922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77331.311600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77331.311600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     82046000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101291.358025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101291.358025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81522.443890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81522.443890                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5580.689362                       # Cycle average of tags in use
system.l2.tags.total_refs                       49807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.602245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1311.667603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4269.021759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.040029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.130280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170309                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5789                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.176697                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    404326                       # Number of tag accesses
system.l2.tags.data_accesses                   404326                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         286144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             370560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5790                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            714106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2420597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3134703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       714106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           714106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           714106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2420597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3134703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51655750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               160218250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8921.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27671.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.724120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.645956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.116941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          822     43.19%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          734     38.57%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          114      5.99%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      1.94%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      1.63%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.21%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      0.95%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.95%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106      5.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1903                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 370560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  370560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111724323000                       # Total gap between requests
system.mem_ctrls.avgGap                   19296083.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       286144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 714106.007097866503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2420597.390246066265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34310250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125908000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26012.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28161.04                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6633060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3525555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19806360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9331464480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2843995620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42998518560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55203943635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.990473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111759699500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3947320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2505121500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6954360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3696330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21534240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9331464480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3022715700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42848017440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55234382550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.247967                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111366714500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3947320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2898106500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17141584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17141584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17141584                       # number of overall hits
system.cpu.icache.overall_hits::total        17141584                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1413                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1413                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1413                       # number of overall misses
system.cpu.icache.overall_misses::total          1413                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    137651000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137651000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137651000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137651000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17142997                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17142997                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17142997                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17142997                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97417.551309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97417.551309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97417.551309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97417.551309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          431                       # number of writebacks
system.cpu.icache.writebacks::total               431                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1413                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    134825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    134825000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134825000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95417.551309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95417.551309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95417.551309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95417.551309                       # average overall mshr miss latency
system.cpu.icache.replacements                    431                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17141584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17141584                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1413                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1413                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137651000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137651000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17142997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17142997                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97417.551309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97417.551309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    134825000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134825000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95417.551309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95417.551309                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           978.171562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17142997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1413                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12132.340410                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   978.171562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          982                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          981                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68573401                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68573401                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43839607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43839607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43848198                       # number of overall hits
system.cpu.dcache.overall_hits::total        43848198                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        29182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        29285                       # number of overall misses
system.cpu.dcache.overall_misses::total         29285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1255303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1255303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1255303000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1255303000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43868789                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43868789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43877483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43877483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43016.345693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43016.345693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42865.050367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42865.050367                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21839                       # number of writebacks
system.cpu.dcache.writebacks::total             21839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25200                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    947595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    947595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    956935000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    956935000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000574                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37737.753883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37737.753883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37973.611111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37973.611111                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23153                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37537751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37537751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    224031000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    224031000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37543895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37543895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36463.378906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36463.378906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202334000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33767.356475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33767.356475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6301856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6301856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        23038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1031272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1031272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003642                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44763.955204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44763.955204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    745261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    745261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38982.163406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38982.163406                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8591                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8591                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           90                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           90                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9340000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9340000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010352                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010352                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103777.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.267705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43873730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1740.951946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.267705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1066                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          841                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175536461                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175536461                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118212141000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
