$date
	Tue Dec 02 21:59:50 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMux4 $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 2 # sel [1:0] $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$upscope $end
$scope module stimulus $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + d $end
$var wire 1 , e $end
$var wire 1 - f $end
$var wire 1 . g $end
$var wire 1 / h $end
$var reg 1 0 clk $end
$var reg 1 1 in $end
$var reg 3 2 sel [2:0] $end
$scope module tester $end
$var wire 1 3 clk $end
$var wire 1 4 in $end
$var wire 3 5 sel [2:0] $end
$var reg 1 6 a $end
$var reg 1 7 b $end
$var reg 1 8 c $end
$var reg 1 9 d $end
$var reg 1 : e $end
$var reg 1 ; f $end
$var reg 1 < g $end
$var reg 1 = h $end
$var reg 1 > p1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
x=
x<
x;
x:
x9
x8
x7
x6
bx 5
x4
03
bx 2
x1
00
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
bz #
z"
z!
$end
#5
10
13
#10
00
03
b0 2
b0 5
11
14
#15
0=
0/
0<
0.
0;
0-
0:
0,
09
0+
08
0*
07
0)
16
1(
10
13
#20
00
03
b1 2
b1 5
#25
17
1)
06
0(
10
13
#30
00
03
b10 2
b10 5
#35
18
1*
07
0)
10
13
#40
00
03
b11 2
b11 5
#45
19
1+
08
0*
10
13
#50
00
03
b100 2
b100 5
#55
1:
1,
09
0+
10
13
#60
00
03
b101 2
b101 5
#65
1;
1-
0:
0,
10
13
#70
00
03
b110 2
b110 5
#75
1<
1.
0;
0-
10
13
#80
00
03
b111 2
b111 5
#85
1=
1/
0<
0.
10
13
#90
00
03
