// Seed: 1496386062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_9;
  assign id_2 = id_6 * id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 void id_7,
    output supply1 id_8,
    output tri id_9,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri1 id_14
);
  wire id_16, id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17, id_16, id_17
  );
endmodule
