

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2'
================================================================
* Date:           Wed Mar  6 03:03:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.295 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       15|  46.662 ns|  49.995 ns|   14|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_out_V_8_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 7 'alloca' 'layer2_out_V_8_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_V_7_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 8 'alloca' 'layer2_out_V_7_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_V_6_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 9 'alloca' 'layer2_out_V_6_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_V_5_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 10 'alloca' 'layer2_out_V_5_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_V_4_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 11 'alloca' 'layer2_out_V_4_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_V_3_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 12 'alloca' 'layer2_out_V_3_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_V_2_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 13 'alloca' 'layer2_out_V_2_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_V_1_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 14 'alloca' 'layer2_out_V_1_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_V_i_copy_i = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 15 'alloca' 'layer2_out_V_i_copy_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %i_c_i, i13 %i_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 16 'write' 'write_ln17' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 7> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %i_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 17 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i768 %in_buf, i64 0, i64 %zext_ln51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 18 'getelementptr' 'in_buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 19 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 20 [2/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 20 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 21 [1/3] (1.25ns)   --->   "%in_buf_load = load i13 %in_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 21 'load' 'in_buf_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 8192> <RAM>
ST_3 : Operation 22 [2/2] (1.00ns)   --->   "%call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 22 'call' 'call_ln51' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 23 [1/2] (2.15ns)   --->   "%call_ln51 = call void @conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i768 %in_buf_load, i16 %layer2_out_V_i_copy_i, i16 %layer2_out_V_1_i_copy_i, i16 %layer2_out_V_2_i_copy_i, i16 %layer2_out_V_3_i_copy_i, i16 %layer2_out_V_4_i_copy_i, i16 %layer2_out_V_5_i_copy_i, i16 %layer2_out_V_6_i_copy_i, i16 %layer2_out_V_7_i_copy_i, i16 %layer2_out_V_8_i_copy_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 23 'call' 'call_ln51' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_V_i_copy_i_load = load i16 %layer2_out_V_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 25 'load' 'layer2_out_V_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_V_1_i_copy_i_load = load i16 %layer2_out_V_1_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 26 'load' 'layer2_out_V_1_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_V_3_i_copy_i_load = load i16 %layer2_out_V_3_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 27 'load' 'layer2_out_V_3_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_V_4_i_copy_i_load = load i16 %layer2_out_V_4_i_copy_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 28 'load' 'layer2_out_V_4_i_copy_i_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%newret_i = insertvalue i64 <undef>, i16 %layer2_out_V_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 29 'insertvalue' 'newret_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%newret2_i = insertvalue i64 %newret_i, i16 %layer2_out_V_1_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 30 'insertvalue' 'newret2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%newret4_i = insertvalue i64 %newret2_i, i16 %layer2_out_V_3_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 31 'insertvalue' 'newret4_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%newret6_i = insertvalue i64 %newret4_i, i16 %layer2_out_V_4_i_copy_i_load" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 32 'insertvalue' 'newret6_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln41 = ret i64 %newret6_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 33 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	wire read operation ('i_read', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) on port 'i' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) [4]  (0 ns)
	'getelementptr' operation ('in_buf_addr', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) [17]  (0 ns)
	'load' operation ('in_buf_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) on array 'in_buf' [18]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('in_buf_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) on array 'in_buf' [18]  (1.25 ns)

 <State 3>: 2.26ns
The critical path consists of the following:
	'load' operation ('in_buf_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) on array 'in_buf' [18]  (1.25 ns)
	'call' operation ('call_ln51', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) to 'conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [19]  (1 ns)

 <State 4>: 2.16ns
The critical path consists of the following:
	'call' operation ('call_ln51', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv2d.h:51->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) to 'conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [19]  (2.16 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
