[{"name": "\u6881\u6587\u8000", "email": "wyliang@ntut.edu.tw", "latestUpdate": "2012-02-17 18:00:47", "objective": "\u672c\u8ab2\u7a0b\u4ecb\u7d39ARM CPU \u53ca\u4ee5ARM CPU\u70ba\u6838\u5fc3\u4e4b\u5fae\u7b97\u6a5f\u7cfb\u7d71\u3002\u5167\u5bb9\u5305\u542b\uff1aARM CPU\u4ecb\u7d39\u3001ARM CPU\u6307\u4ee4\u96c6\u3001ARM\u7d44\u5408\u8a9e\u8a00\u8207C\u7a0b\u5f0f\u4e4b\u95dc\u4fc2\u3001Memory\u5b9a\u5740\u8207\u5b58\u53d6\u3001\u6642\u5e8f\u3001I/O\u63a7\u5236\u4e4b\u4ecb\u7d39\u7b49\u76f8\u95dc\u4e3b\u984c\u8207\u5be6\u4f5c\u3002", "schedule": "The ARM Microprocessor Architecture (1W)\r\nARM Development Environment + Lab (1W)\r\nThe ARM Instruction Set - basics + Labs (2W)\r\nExam (1W)\r\nThe ARM Instruction Set - advanced + Labs (4W)\r\nThe ARM Assembly and C Language + Labs (2W)\r\nInput and Output (2W)\r\nEV44B0 Development Environment (1W)\r\nI/O Addressing and Accesses (1W)\r\nI/O Programming Lab - 7-Segment (2W)", "scorePolicy": "Homework & Quiz: 40%\r\nLabs: 60%", "materials": "Materials\r\n\u81ea\u7de8\u6559\u6750\r\nMajor references\r\nARM System-on-chip Architecture, Steve Furber, published by Addison Wesley\r\nOther references\r\n\u4ecb\u9762\u8a2d\u8a08\uff0c\u6559\u80b2\u90e8\u9867\u554f\u5ba4\u5d4c\u5165\u5f0f\u8edf\u9ad4\u806f\u76df\r\n\u5fae\u8655\u7406\u6a5f\u7a0b\u5f0f\u8a2d\u8a08\uff0c\u6559\u80b2\u90e8\u9867\u554f\u5ba4\u5d4c\u5165\u5f0f\u8edf\u9ad4\u806f\u76df\r\nARM System Developer's Guideby Andrew Sloss, Dominic Symes, and Chris Wright, Published by Morgan Kaufmann, ISBN: 1-55860-874-5\r\nComputer Organization and Design: The Hardware / Software Interface, D. Patterson and J. Hennessy\r\nInternet\u2026", "foreignLanguageTextbooks": false}]