<stg><name>SCIG.2</name>


<trans_list>

<trans id="777" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="14" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="50" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="51" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="64">
<![CDATA[
:2  %IFMPadDimSqrt = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:3  %inputBuf_V = alloca [10500 x i16], align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:4  %inElem_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="inElem_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_s = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_123)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_V_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_125)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_V_127 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_127)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_V_129 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_129)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_131)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_V_133 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_133)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [1 x i8]* @p_str167)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_V_135 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_135)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_s, label %1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %KER_size_0 = mul i32 %tmp_V_131, %tmp_V_125

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy = alloca i32

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox = alloca i32

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky = alloca i32

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:3  %inp_j = alloca i32

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
:4  %inp_i = alloca i32

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
:5  %kx = alloca i32

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  store i10 400, i10* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecFUCore(i10* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %baseIterBound = mul i32 %tmp_V_123, 6520

]]></Node>
<StgValue><ssdm name="baseIterBound"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecFUCore(i32 %baseIterBound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %inElem_V_addr = getelementptr [256 x i16]* %inElem_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %inElem_V_addr_1 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %inElem_V_addr_2 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %inElem_V_addr_3 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inElem_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %inElem_V_addr_4 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inElem_V_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %inElem_V_addr_5 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inElem_V_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %inElem_V_addr_6 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inElem_V_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %inElem_V_addr_7 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inElem_V_addr_7"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %inElem_V_addr_8 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inElem_V_addr_8"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %inElem_V_addr_9 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inElem_V_addr_9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %inElem_V_addr_10 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inElem_V_addr_10"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %inElem_V_addr_11 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inElem_V_addr_11"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %inElem_V_addr_12 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inElem_V_addr_12"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %inElem_V_addr_13 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inElem_V_addr_13"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %inElem_V_addr_14 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inElem_V_addr_14"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %inElem_V_addr_15 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inElem_V_addr_15"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %inElem_V_addr_16 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inElem_V_addr_16"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %inElem_V_addr_17 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inElem_V_addr_17"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %inElem_V_addr_18 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inElem_V_addr_18"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %inElem_V_addr_19 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inElem_V_addr_19"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %inElem_V_addr_20 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inElem_V_addr_20"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %inElem_V_addr_21 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inElem_V_addr_21"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %inElem_V_addr_22 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inElem_V_addr_22"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %inElem_V_addr_23 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inElem_V_addr_23"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %inElem_V_addr_24 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="inElem_V_addr_24"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %inElem_V_addr_25 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="inElem_V_addr_25"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %inElem_V_addr_26 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="inElem_V_addr_26"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %inElem_V_addr_27 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="inElem_V_addr_27"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %inElem_V_addr_28 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="inElem_V_addr_28"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %inElem_V_addr_29 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="inElem_V_addr_29"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %inElem_V_addr_30 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="inElem_V_addr_30"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %inElem_V_addr_31 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="inElem_V_addr_31"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  store i32 -2, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  store i32 -2, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  store i32 0, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_size_1 = mul i32 %tmp_V_125, %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %KER_bound = mul i32 %tmp_V_127, %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i6 = phi i32 [ 0, %10 ], [ %i_7, %12 ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond2 = icmp eq i32 %i6, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_7 = add i32 %i6, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %13, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str60)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_137 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_137)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str60, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str59, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge225 ]

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i = phi i32 [ 0, %1 ], [ %i_8, %._crit_edge225 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %exitcond = icmp eq i32 %i, %baseIterBound

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_8 = add i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %9, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10">
<![CDATA[
:2  %IFMPadDimSqrt_load = load i10* %IFMPadDimSqrt, align 2

]]></Node>
<StgValue><ssdm name="IFMPadDimSqrt_load"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
:3  %extLd = sext i10 %IFMPadDimSqrt_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_75 = icmp ult i32 %inp, %extLd

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_75, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:0  %inp_j_load_1 = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load_1"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:1  %inp_i_load_1 = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load_1"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i16]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_85 = or i32 %inp_j_load_1, %inp_i_load_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_85, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_148 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inp_i_load_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_149 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inp_j_load_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:8  %tmp_150 = or i28 %tmp_148, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9  %tmp_151 = icmp ne i28 %tmp_150, 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond3 = or i1 %tmp_151, %tmp_147

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond3, label %.preheader218.0, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="169" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:0  %tmp_V_138 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:1  %tmp_152 = trunc i32 %tmp_V_138 to i16

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:2  store i16 %tmp_152, i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:0  store i16 2, i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:3  %tmp_V_139 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:4  %tmp_153 = trunc i32 %tmp_V_139 to i16

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:5  store i16 %tmp_153, i16* %inElem_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:1  store i16 2, i16* %inElem_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:6  %inElem_V_load = load i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:163  %inp_2 = add i32 1, %inp

]]></Node>
<StgValue><ssdm name="inp_2"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.loopexit_ifconv:174  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:6  %tmp_V_140 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:7  %tmp_154 = trunc i32 %tmp_V_140 to i16

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:8  store i16 %tmp_154, i16* %inElem_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:2  store i16 2, i16* %inElem_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:4  %tmp_184 = shl i32 %inp, 5

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:5  %tmp_90 = zext i32 %tmp_184 to i64

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:6  %inElem_V_load = load i16* %inElem_V_addr, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:7  %inputBuf_V_addr = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:8  store i16 %inElem_V_load, i16* %inputBuf_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:11  %inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %inp_1 = phi i32 [ %inp_2, %.loopexit_ifconv ], [ %inp, %3 ]

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_93 = icmp ugt i32 %inp_1, 120

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %tmp_93, label %5, label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load_1 = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load_1"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32">
<![CDATA[
:1  %ox_load_1 = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
:2  %ky_load = load i32* %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
:3  %kx_load = load i32* %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="27" op_0_bw="32">
<![CDATA[
:4  %tmp_185 = trunc i32 %oy_load_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="27" op_0_bw="32">
<![CDATA[
:5  %tmp_186 = trunc i32 %ky_load to i27

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:6  %tmp_80 = add i27 %tmp_185, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:7  %tmp_187 = shl i27 %tmp_80, 4

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:8  %tmp_188 = shl i27 %tmp_80, 2

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="27" op_0_bw="32">
<![CDATA[
:9  %tmp_189 = trunc i32 %ox_load_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="27" op_0_bw="32">
<![CDATA[
:10  %tmp_190 = trunc i32 %kx_load to i27

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:11  %tmp2 = add i27 %tmp_187, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:12  %tmp3 = add i27 %tmp_190, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:13  %input_ind3 = add i27 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="input_ind3"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %kx_1 = add i32 1, %kx_load

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:207  %tmp_96 = icmp eq i32 %kx_1, 5

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:208  br i1 %tmp_96, label %6, label %.._crit_edge225_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge:0  store i32 %kx_1, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge:1  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ky_1 = add i32 %ky_load, 1

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_97 = icmp eq i32 %ky_1, 5

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_97, label %7, label %.._crit_edge225_crit_edge608

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge608:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge608:1  store i32 %ky_1, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge608:2  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
:0  %ox_load = load i32* %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ox_1 = add i32 %ox_load, 1

]]></Node>
<StgValue><ssdm name="ox_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_98 = icmp eq i32 %ox_1, 16

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %ky

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_98, label %8, label %.._crit_edge225_crit_edge609

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge609:0  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge225_crit_edge609:1  store i32 %ox_1, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge225_crit_edge609:2  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32">
<![CDATA[
:0  %oy_load = load i32* %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %oy_1 = add i32 %oy_load, 1

]]></Node>
<StgValue><ssdm name="oy_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_99 = icmp eq i32 %oy_1, 16

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_inp_1 = select i1 %tmp_99, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="p_inp_1"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %p_3 = select i1 %tmp_99, i32 0, i32 %oy_1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %kx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %ox

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_3, i32* %oy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_96" val="1"/>
<literal name="tmp_97" val="1"/>
<literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="235" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %tmp_V_141 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:10  %tmp_155 = trunc i32 %tmp_V_141 to i16

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:11  store i16 %tmp_155, i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:3  store i16 2, i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:9  %tmp_218_s = or i32 %tmp_184, 1

]]></Node>
<StgValue><ssdm name="tmp_218_s"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:10  %tmp_219_1 = zext i32 %tmp_218_s to i64

]]></Node>
<StgValue><ssdm name="tmp_219_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:11  %inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:12  %inputBuf_V_addr_1 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:13  store i16 %inElem_V_load_1, i16* %inputBuf_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="18" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:16  %inElem_V_load_2 = load i16* %inElem_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:14  %tmp_94 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %input_ind3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_95 = zext i32 %tmp_94 to i64

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %inputBuf_V_addr_32 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_32"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="14">
<![CDATA[
:17  %inputBuf_V_load = load i16* %inputBuf_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
._crit_edge225:0  %inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge608 ], [ %inp_1, %.._crit_edge225_crit_edge609 ]

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge225:1  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_74)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge225:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="252" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:12  %tmp_V_142 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:13  %tmp_156 = trunc i32 %tmp_V_142 to i16

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:14  store i16 %tmp_156, i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:4  store i16 2, i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:14  %tmp_218_1 = or i32 %tmp_184, 2

]]></Node>
<StgValue><ssdm name="tmp_218_1"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:15  %tmp_219_2 = zext i32 %tmp_218_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_2"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:16  %inElem_V_load_2 = load i16* %inElem_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_2"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:17  %inputBuf_V_addr_2 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:18  store i16 %inElem_V_load_2, i16* %inputBuf_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:21  %inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="14">
<![CDATA[
:17  %inputBuf_V_load = load i16* %inputBuf_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
:18  %tmp_V_170 = sext i16 %inputBuf_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_V_170"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_170)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_227_s = or i32 %tmp_94, 1

]]></Node>
<StgValue><ssdm name="tmp_227_s"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
:21  %tmp_228_1 = zext i32 %tmp_227_s to i64

]]></Node>
<StgValue><ssdm name="tmp_228_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %inputBuf_V_addr_33 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_33"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
:23  %inputBuf_V_load_1 = load i16* %inputBuf_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="269" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %tmp_V_143 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:16  %tmp_157 = trunc i32 %tmp_V_143 to i16

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:17  store i16 %tmp_157, i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:5  store i16 2, i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:19  %tmp_218_2 = or i32 %tmp_184, 3

]]></Node>
<StgValue><ssdm name="tmp_218_2"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:20  %tmp_219_3 = zext i32 %tmp_218_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_3"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:21  %inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_3"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:22  %inputBuf_V_addr_3 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:23  store i16 %inElem_V_load_3, i16* %inputBuf_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:26  %inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
:23  %inputBuf_V_load_1 = load i16* %inputBuf_V_addr_33, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="16">
<![CDATA[
:24  %tmp_V_171 = sext i16 %inputBuf_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_171"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_171)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_227_1 = or i32 %tmp_94, 2

]]></Node>
<StgValue><ssdm name="tmp_227_1"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="32">
<![CDATA[
:27  %tmp_228_2 = zext i32 %tmp_227_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_2"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %inputBuf_V_addr_34 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_34"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="14">
<![CDATA[
:29  %inputBuf_V_load_2 = load i16* %inputBuf_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="286" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:18  %tmp_V_144 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:19  %tmp_158 = trunc i32 %tmp_V_144 to i16

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:20  store i16 %tmp_158, i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:6  store i16 2, i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:24  %tmp_218_3 = or i32 %tmp_184, 4

]]></Node>
<StgValue><ssdm name="tmp_218_3"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:25  %tmp_219_4 = zext i32 %tmp_218_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_4"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:26  %inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_4"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:27  %inputBuf_V_addr_4 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_4"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:28  store i16 %inElem_V_load_4, i16* %inputBuf_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:31  %inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="14">
<![CDATA[
:29  %inputBuf_V_load_2 = load i16* %inputBuf_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_2"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
:30  %tmp_V_172 = sext i16 %inputBuf_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_172"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_172)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_227_2 = or i32 %tmp_94, 3

]]></Node>
<StgValue><ssdm name="tmp_227_2"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_228_3 = zext i32 %tmp_227_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_3"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %inputBuf_V_addr_35 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_35"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="14">
<![CDATA[
:35  %inputBuf_V_load_3 = load i16* %inputBuf_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp_V_145 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:22  %tmp_159 = trunc i32 %tmp_V_145 to i16

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:23  store i16 %tmp_159, i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:7  store i16 2, i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:29  %tmp_218_4 = or i32 %tmp_184, 5

]]></Node>
<StgValue><ssdm name="tmp_218_4"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:30  %tmp_219_5 = zext i32 %tmp_218_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_5"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:31  %inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_5"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:32  %inputBuf_V_addr_5 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:33  store i16 %inElem_V_load_5, i16* %inputBuf_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:36  %inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="14">
<![CDATA[
:35  %inputBuf_V_load_3 = load i16* %inputBuf_V_addr_35, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_3"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
:36  %tmp_V_173 = sext i16 %inputBuf_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_173"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_173)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_227_3 = or i32 %tmp_94, 4

]]></Node>
<StgValue><ssdm name="tmp_227_3"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="32">
<![CDATA[
:39  %tmp_228_4 = zext i32 %tmp_227_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_4"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %inputBuf_V_addr_36 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_36"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="14">
<![CDATA[
:41  %inputBuf_V_load_4 = load i16* %inputBuf_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="320" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:24  %tmp_V_146 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:25  %tmp_160 = trunc i32 %tmp_V_146 to i16

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:26  store i16 %tmp_160, i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:8  store i16 2, i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:34  %tmp_218_5 = or i32 %tmp_184, 6

]]></Node>
<StgValue><ssdm name="tmp_218_5"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:35  %tmp_219_6 = zext i32 %tmp_218_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_6"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:36  %inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_6"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:37  %inputBuf_V_addr_6 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_6"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:38  store i16 %inElem_V_load_6, i16* %inputBuf_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="23" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:41  %inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="14">
<![CDATA[
:41  %inputBuf_V_load_4 = load i16* %inputBuf_V_addr_36, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_4"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="16">
<![CDATA[
:42  %tmp_V_174 = sext i16 %inputBuf_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_174"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_174)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_227_4 = or i32 %tmp_94, 5

]]></Node>
<StgValue><ssdm name="tmp_227_4"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
:45  %tmp_228_5 = zext i32 %tmp_227_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_5"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %inputBuf_V_addr_37 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_37"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="14">
<![CDATA[
:47  %inputBuf_V_load_5 = load i16* %inputBuf_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="337" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %tmp_V_147 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:28  %tmp_161 = trunc i32 %tmp_V_147 to i16

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:29  store i16 %tmp_161, i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:9  store i16 2, i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:39  %tmp_218_6 = or i32 %tmp_184, 7

]]></Node>
<StgValue><ssdm name="tmp_218_6"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:40  %tmp_219_7 = zext i32 %tmp_218_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_7"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:41  %inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_7"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:42  %inputBuf_V_addr_7 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_7"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:43  store i16 %inElem_V_load_7, i16* %inputBuf_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="24" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:46  %inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="14">
<![CDATA[
:47  %inputBuf_V_load_5 = load i16* %inputBuf_V_addr_37, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_5"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
:48  %tmp_V_175 = sext i16 %inputBuf_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_175"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_175)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_227_5 = or i32 %tmp_94, 6

]]></Node>
<StgValue><ssdm name="tmp_227_5"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
:51  %tmp_228_6 = zext i32 %tmp_227_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_6"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %inputBuf_V_addr_38 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_38"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="14">
<![CDATA[
:53  %inputBuf_V_load_6 = load i16* %inputBuf_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="354" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:30  %tmp_V_148 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:31  %tmp_162 = trunc i32 %tmp_V_148 to i16

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:32  store i16 %tmp_162, i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:10  store i16 2, i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:44  %tmp_218_7 = or i32 %tmp_184, 8

]]></Node>
<StgValue><ssdm name="tmp_218_7"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:45  %tmp_219_8 = zext i32 %tmp_218_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_8"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:46  %inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_8"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:47  %inputBuf_V_addr_8 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_8"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:48  store i16 %inElem_V_load_8, i16* %inputBuf_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:51  %inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="14">
<![CDATA[
:53  %inputBuf_V_load_6 = load i16* %inputBuf_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_6"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
:54  %tmp_V_176 = sext i16 %inputBuf_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_176"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_176)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_227_6 = or i32 %tmp_94, 7

]]></Node>
<StgValue><ssdm name="tmp_227_6"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="32">
<![CDATA[
:57  %tmp_228_7 = zext i32 %tmp_227_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_7"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %inputBuf_V_addr_39 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_39"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="14">
<![CDATA[
:59  %inputBuf_V_load_7 = load i16* %inputBuf_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="371" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %tmp_V_149 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:34  %tmp_163 = trunc i32 %tmp_V_149 to i16

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:35  store i16 %tmp_163, i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:11  store i16 2, i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:49  %tmp_218_8 = or i32 %tmp_184, 9

]]></Node>
<StgValue><ssdm name="tmp_218_8"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:50  %tmp_219_9 = zext i32 %tmp_218_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_9"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:51  %inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_9"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:52  %inputBuf_V_addr_9 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_9"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:53  store i16 %inElem_V_load_9, i16* %inputBuf_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="26" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:56  %inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="14">
<![CDATA[
:59  %inputBuf_V_load_7 = load i16* %inputBuf_V_addr_39, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_7"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="16">
<![CDATA[
:60  %tmp_V_177 = sext i16 %inputBuf_V_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_177"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_177)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_227_7 = or i32 %tmp_94, 8

]]></Node>
<StgValue><ssdm name="tmp_227_7"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="32">
<![CDATA[
:63  %tmp_228_8 = zext i32 %tmp_227_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_8"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %inputBuf_V_addr_40 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_40"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
:65  %inputBuf_V_load_8 = load i16* %inputBuf_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="388" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:36  %tmp_V_150 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:37  %tmp_164 = trunc i32 %tmp_V_150 to i16

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:38  store i16 %tmp_164, i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:12  store i16 2, i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:54  %tmp_218_9 = or i32 %tmp_184, 10

]]></Node>
<StgValue><ssdm name="tmp_218_9"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:55  %tmp_219_s = zext i32 %tmp_218_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_s"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:56  %inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_10"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:57  %inputBuf_V_addr_10 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_10"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:58  store i16 %inElem_V_load_10, i16* %inputBuf_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="27" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:61  %inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
:65  %inputBuf_V_load_8 = load i16* %inputBuf_V_addr_40, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_8"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
:66  %tmp_V_178 = sext i16 %inputBuf_V_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_178"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_178)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_227_8 = or i32 %tmp_94, 9

]]></Node>
<StgValue><ssdm name="tmp_227_8"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
:69  %tmp_228_9 = zext i32 %tmp_227_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_9"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %inputBuf_V_addr_41 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_41"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="14">
<![CDATA[
:71  %inputBuf_V_load_9 = load i16* %inputBuf_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="405" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %tmp_V_151 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:40  %tmp_165 = trunc i32 %tmp_V_151 to i16

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:41  store i16 %tmp_165, i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:13  store i16 2, i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:59  %tmp_218_10 = or i32 %tmp_184, 11

]]></Node>
<StgValue><ssdm name="tmp_218_10"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:60  %tmp_219_10 = zext i32 %tmp_218_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_10"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:61  %inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_11"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:62  %inputBuf_V_addr_11 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_11"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:63  store i16 %inElem_V_load_11, i16* %inputBuf_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="28" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:66  %inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="14">
<![CDATA[
:71  %inputBuf_V_load_9 = load i16* %inputBuf_V_addr_41, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_9"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="16">
<![CDATA[
:72  %tmp_V_179 = sext i16 %inputBuf_V_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_179"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_179)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_227_9 = or i32 %tmp_94, 10

]]></Node>
<StgValue><ssdm name="tmp_227_9"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="32">
<![CDATA[
:75  %tmp_228_s = zext i32 %tmp_227_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_s"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %inputBuf_V_addr_42 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_s

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_42"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="14">
<![CDATA[
:77  %inputBuf_V_load_10 = load i16* %inputBuf_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="422" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:42  %tmp_V_152 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:43  %tmp_166 = trunc i32 %tmp_V_152 to i16

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:44  store i16 %tmp_166, i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:14  store i16 2, i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:64  %tmp_218_11 = or i32 %tmp_184, 12

]]></Node>
<StgValue><ssdm name="tmp_218_11"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:65  %tmp_219_11 = zext i32 %tmp_218_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_11"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:66  %inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_12"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:67  %inputBuf_V_addr_12 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_12"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:68  store i16 %inElem_V_load_12, i16* %inputBuf_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:71  %inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="14">
<![CDATA[
:77  %inputBuf_V_load_10 = load i16* %inputBuf_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_10"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="16">
<![CDATA[
:78  %tmp_V_180 = sext i16 %inputBuf_V_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_180"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_227_10 = or i32 %tmp_94, 11

]]></Node>
<StgValue><ssdm name="tmp_227_10"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="32">
<![CDATA[
:81  %tmp_228_10 = zext i32 %tmp_227_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_10"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %inputBuf_V_addr_43 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_43"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
:83  %inputBuf_V_load_11 = load i16* %inputBuf_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="439" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %tmp_V_153 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:46  %tmp_167 = trunc i32 %tmp_V_153 to i16

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:47  store i16 %tmp_167, i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:15  store i16 2, i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:69  %tmp_218_12 = or i32 %tmp_184, 13

]]></Node>
<StgValue><ssdm name="tmp_218_12"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:70  %tmp_219_12 = zext i32 %tmp_218_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_12"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:71  %inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_13"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:72  %inputBuf_V_addr_13 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_13"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:73  store i16 %inElem_V_load_13, i16* %inputBuf_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="30" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:76  %inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
:83  %inputBuf_V_load_11 = load i16* %inputBuf_V_addr_43, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_11"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
:84  %tmp_V_181 = sext i16 %inputBuf_V_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_181"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_181)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_227_11 = or i32 %tmp_94, 12

]]></Node>
<StgValue><ssdm name="tmp_227_11"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="32">
<![CDATA[
:87  %tmp_228_11 = zext i32 %tmp_227_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_11"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %inputBuf_V_addr_44 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_44"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="14">
<![CDATA[
:89  %inputBuf_V_load_12 = load i16* %inputBuf_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="456" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:48  %tmp_V_154 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:49  %tmp_168 = trunc i32 %tmp_V_154 to i16

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:50  store i16 %tmp_168, i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:16  store i16 2, i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:74  %tmp_218_13 = or i32 %tmp_184, 14

]]></Node>
<StgValue><ssdm name="tmp_218_13"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:75  %tmp_219_13 = zext i32 %tmp_218_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_13"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:76  %inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_14"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:77  %inputBuf_V_addr_14 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_14"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:78  store i16 %inElem_V_load_14, i16* %inputBuf_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="31" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:81  %inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="14">
<![CDATA[
:89  %inputBuf_V_load_12 = load i16* %inputBuf_V_addr_44, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_12"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="16">
<![CDATA[
:90  %tmp_V_182 = sext i16 %inputBuf_V_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_182"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_182)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_227_12 = or i32 %tmp_94, 13

]]></Node>
<StgValue><ssdm name="tmp_227_12"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="32">
<![CDATA[
:93  %tmp_228_12 = zext i32 %tmp_227_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_12"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %inputBuf_V_addr_45 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_45"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="14">
<![CDATA[
:95  %inputBuf_V_load_13 = load i16* %inputBuf_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="473" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_V_155 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:52  %tmp_169 = trunc i32 %tmp_V_155 to i16

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:53  store i16 %tmp_169, i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:17  store i16 2, i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:79  %tmp_218_14 = or i32 %tmp_184, 15

]]></Node>
<StgValue><ssdm name="tmp_218_14"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:80  %tmp_219_14 = zext i32 %tmp_218_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_14"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:81  %inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_15"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:82  %inputBuf_V_addr_15 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_15"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:83  store i16 %inElem_V_load_15, i16* %inputBuf_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="32" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:86  %inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="14">
<![CDATA[
:95  %inputBuf_V_load_13 = load i16* %inputBuf_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_13"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="16">
<![CDATA[
:96  %tmp_V_183 = sext i16 %inputBuf_V_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_183"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:97  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_183)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_227_13 = or i32 %tmp_94, 14

]]></Node>
<StgValue><ssdm name="tmp_227_13"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="32">
<![CDATA[
:99  %tmp_228_13 = zext i32 %tmp_227_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_13"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %inputBuf_V_addr_46 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_46"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="14">
<![CDATA[
:101  %inputBuf_V_load_14 = load i16* %inputBuf_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="490" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:54  %tmp_V_156 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:55  %tmp_170 = trunc i32 %tmp_V_156 to i16

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:56  store i16 %tmp_170, i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:18  store i16 2, i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:84  %tmp_218_15 = or i32 %tmp_184, 16

]]></Node>
<StgValue><ssdm name="tmp_218_15"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:85  %tmp_219_15 = zext i32 %tmp_218_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_15"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:86  %inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_16"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:87  %inputBuf_V_addr_16 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_16"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:88  store i16 %inElem_V_load_16, i16* %inputBuf_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:91  %inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="500" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="14">
<![CDATA[
:101  %inputBuf_V_load_14 = load i16* %inputBuf_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_14"/></StgValue>
</operation>

<operation id="501" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="16">
<![CDATA[
:102  %tmp_V_184 = sext i16 %inputBuf_V_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_184"/></StgValue>
</operation>

<operation id="502" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:103  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_184)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_227_14 = or i32 %tmp_94, 15

]]></Node>
<StgValue><ssdm name="tmp_227_14"/></StgValue>
</operation>

<operation id="504" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="32">
<![CDATA[
:105  %tmp_228_14 = zext i32 %tmp_227_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_14"/></StgValue>
</operation>

<operation id="505" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %inputBuf_V_addr_47 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_47"/></StgValue>
</operation>

<operation id="506" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="14">
<![CDATA[
:107  %inputBuf_V_load_15 = load i16* %inputBuf_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="507" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:57  %tmp_V_157 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:58  %tmp_171 = trunc i32 %tmp_V_157 to i16

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="509" st_id="34" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:59  store i16 %tmp_171, i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="34" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:19  store i16 2, i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:89  %tmp_218_16 = or i32 %tmp_184, 17

]]></Node>
<StgValue><ssdm name="tmp_218_16"/></StgValue>
</operation>

<operation id="512" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:90  %tmp_219_16 = zext i32 %tmp_218_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_16"/></StgValue>
</operation>

<operation id="513" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:91  %inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_17"/></StgValue>
</operation>

<operation id="514" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:92  %inputBuf_V_addr_17 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_17"/></StgValue>
</operation>

<operation id="515" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:93  store i16 %inElem_V_load_17, i16* %inputBuf_V_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="34" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:96  %inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="517" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="14">
<![CDATA[
:107  %inputBuf_V_load_15 = load i16* %inputBuf_V_addr_47, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_15"/></StgValue>
</operation>

<operation id="518" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="16">
<![CDATA[
:108  %tmp_V_185 = sext i16 %inputBuf_V_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_185"/></StgValue>
</operation>

<operation id="519" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_185)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_227_15 = or i32 %tmp_94, 16

]]></Node>
<StgValue><ssdm name="tmp_227_15"/></StgValue>
</operation>

<operation id="521" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="32">
<![CDATA[
:111  %tmp_228_15 = zext i32 %tmp_227_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_15"/></StgValue>
</operation>

<operation id="522" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %inputBuf_V_addr_48 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_48"/></StgValue>
</operation>

<operation id="523" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="14">
<![CDATA[
:113  %inputBuf_V_load_16 = load i16* %inputBuf_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="524" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:60  %tmp_V_158 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_158"/></StgValue>
</operation>

<operation id="525" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:61  %tmp_172 = trunc i32 %tmp_V_158 to i16

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="526" st_id="35" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:62  store i16 %tmp_172, i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="35" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:20  store i16 2, i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:94  %tmp_218_17 = or i32 %tmp_184, 18

]]></Node>
<StgValue><ssdm name="tmp_218_17"/></StgValue>
</operation>

<operation id="529" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:95  %tmp_219_17 = zext i32 %tmp_218_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_17"/></StgValue>
</operation>

<operation id="530" st_id="35" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:96  %inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_18"/></StgValue>
</operation>

<operation id="531" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:97  %inputBuf_V_addr_18 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_18"/></StgValue>
</operation>

<operation id="532" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:98  store i16 %inElem_V_load_18, i16* %inputBuf_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="35" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:101  %inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_19"/></StgValue>
</operation>

<operation id="534" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="14">
<![CDATA[
:113  %inputBuf_V_load_16 = load i16* %inputBuf_V_addr_48, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_16"/></StgValue>
</operation>

<operation id="535" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="16">
<![CDATA[
:114  %tmp_V_186 = sext i16 %inputBuf_V_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_186"/></StgValue>
</operation>

<operation id="536" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:115  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_186)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %tmp_227_16 = or i32 %tmp_94, 17

]]></Node>
<StgValue><ssdm name="tmp_227_16"/></StgValue>
</operation>

<operation id="538" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="32">
<![CDATA[
:117  %tmp_228_16 = zext i32 %tmp_227_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_16"/></StgValue>
</operation>

<operation id="539" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %inputBuf_V_addr_49 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_49"/></StgValue>
</operation>

<operation id="540" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="14">
<![CDATA[
:119  %inputBuf_V_load_17 = load i16* %inputBuf_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="541" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %tmp_V_159 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="542" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:64  %tmp_173 = trunc i32 %tmp_V_159 to i16

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="543" st_id="36" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:65  store i16 %tmp_173, i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="36" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:21  store i16 2, i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:99  %tmp_218_18 = or i32 %tmp_184, 19

]]></Node>
<StgValue><ssdm name="tmp_218_18"/></StgValue>
</operation>

<operation id="546" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:100  %tmp_219_18 = zext i32 %tmp_218_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_18"/></StgValue>
</operation>

<operation id="547" st_id="36" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:101  %inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_19"/></StgValue>
</operation>

<operation id="548" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:102  %inputBuf_V_addr_19 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_19"/></StgValue>
</operation>

<operation id="549" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:103  store i16 %inElem_V_load_19, i16* %inputBuf_V_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="36" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:106  %inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_20"/></StgValue>
</operation>

<operation id="551" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="14">
<![CDATA[
:119  %inputBuf_V_load_17 = load i16* %inputBuf_V_addr_49, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_17"/></StgValue>
</operation>

<operation id="552" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="16">
<![CDATA[
:120  %tmp_V_187 = sext i16 %inputBuf_V_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_187"/></StgValue>
</operation>

<operation id="553" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:121  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_187)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_227_17 = or i32 %tmp_94, 18

]]></Node>
<StgValue><ssdm name="tmp_227_17"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="32">
<![CDATA[
:123  %tmp_228_17 = zext i32 %tmp_227_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_17"/></StgValue>
</operation>

<operation id="556" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %inputBuf_V_addr_50 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_50"/></StgValue>
</operation>

<operation id="557" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="14">
<![CDATA[
:125  %inputBuf_V_load_18 = load i16* %inputBuf_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="558" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:66  %tmp_V_160 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_160"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:67  %tmp_174 = trunc i32 %tmp_V_160 to i16

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:68  store i16 %tmp_174, i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:22  store i16 2, i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:104  %tmp_218_19 = or i32 %tmp_184, 20

]]></Node>
<StgValue><ssdm name="tmp_218_19"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:105  %tmp_219_19 = zext i32 %tmp_218_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_19"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:106  %inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_20"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:107  %inputBuf_V_addr_20 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_20"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:108  store i16 %inElem_V_load_20, i16* %inputBuf_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="37" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:111  %inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_21"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="14">
<![CDATA[
:125  %inputBuf_V_load_18 = load i16* %inputBuf_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_18"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="16">
<![CDATA[
:126  %tmp_V_188 = sext i16 %inputBuf_V_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_188"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:127  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_188)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %tmp_227_18 = or i32 %tmp_94, 19

]]></Node>
<StgValue><ssdm name="tmp_227_18"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
:129  %tmp_228_18 = zext i32 %tmp_227_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_18"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %inputBuf_V_addr_51 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_51"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="14">
<![CDATA[
:131  %inputBuf_V_load_19 = load i16* %inputBuf_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="575" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:69  %tmp_V_161 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_161"/></StgValue>
</operation>

<operation id="576" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:70  %tmp_175 = trunc i32 %tmp_V_161 to i16

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="577" st_id="38" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:71  store i16 %tmp_175, i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="38" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:23  store i16 2, i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:109  %tmp_218_20 = or i32 %tmp_184, 21

]]></Node>
<StgValue><ssdm name="tmp_218_20"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:110  %tmp_219_20 = zext i32 %tmp_218_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_20"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:111  %inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_21"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:112  %inputBuf_V_addr_21 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_21"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:113  store i16 %inElem_V_load_21, i16* %inputBuf_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="38" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:116  %inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_22"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="14">
<![CDATA[
:131  %inputBuf_V_load_19 = load i16* %inputBuf_V_addr_51, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_19"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="16">
<![CDATA[
:132  %tmp_V_189 = sext i16 %inputBuf_V_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_189"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:133  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_189)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %tmp_227_19 = or i32 %tmp_94, 20

]]></Node>
<StgValue><ssdm name="tmp_227_19"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="32">
<![CDATA[
:135  %tmp_228_19 = zext i32 %tmp_227_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_19"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %inputBuf_V_addr_52 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_52"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="14">
<![CDATA[
:137  %inputBuf_V_load_20 = load i16* %inputBuf_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="592" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:72  %tmp_V_162 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_162"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:73  %tmp_176 = trunc i32 %tmp_V_162 to i16

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="594" st_id="39" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:74  store i16 %tmp_176, i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="39" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:24  store i16 2, i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:114  %tmp_218_21 = or i32 %tmp_184, 22

]]></Node>
<StgValue><ssdm name="tmp_218_21"/></StgValue>
</operation>

<operation id="597" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:115  %tmp_219_21 = zext i32 %tmp_218_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_21"/></StgValue>
</operation>

<operation id="598" st_id="39" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:116  %inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_22"/></StgValue>
</operation>

<operation id="599" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:117  %inputBuf_V_addr_22 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_21

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_22"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:118  store i16 %inElem_V_load_22, i16* %inputBuf_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="39" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:121  %inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_23"/></StgValue>
</operation>

<operation id="602" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="14">
<![CDATA[
:137  %inputBuf_V_load_20 = load i16* %inputBuf_V_addr_52, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_20"/></StgValue>
</operation>

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
:138  %tmp_V_190 = sext i16 %inputBuf_V_load_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_190"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:139  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_190)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %tmp_227_20 = or i32 %tmp_94, 21

]]></Node>
<StgValue><ssdm name="tmp_227_20"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="32">
<![CDATA[
:141  %tmp_228_20 = zext i32 %tmp_227_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_20"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %inputBuf_V_addr_53 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_53"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="14">
<![CDATA[
:143  %inputBuf_V_load_21 = load i16* %inputBuf_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_21"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="609" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:75  %tmp_V_163 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_163"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:76  %tmp_177 = trunc i32 %tmp_V_163 to i16

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:77  store i16 %tmp_177, i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:25  store i16 2, i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:119  %tmp_218_22 = or i32 %tmp_184, 23

]]></Node>
<StgValue><ssdm name="tmp_218_22"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:120  %tmp_219_22 = zext i32 %tmp_218_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_22"/></StgValue>
</operation>

<operation id="615" st_id="40" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:121  %inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_23"/></StgValue>
</operation>

<operation id="616" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:122  %inputBuf_V_addr_23 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_22

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_23"/></StgValue>
</operation>

<operation id="617" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:123  store i16 %inElem_V_load_23, i16* %inputBuf_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="40" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:126  %inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_24"/></StgValue>
</operation>

<operation id="619" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="14">
<![CDATA[
:143  %inputBuf_V_load_21 = load i16* %inputBuf_V_addr_53, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_21"/></StgValue>
</operation>

<operation id="620" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
:144  %tmp_V_191 = sext i16 %inputBuf_V_load_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_191"/></StgValue>
</operation>

<operation id="621" st_id="40" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:145  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_191)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp_227_21 = or i32 %tmp_94, 22

]]></Node>
<StgValue><ssdm name="tmp_227_21"/></StgValue>
</operation>

<operation id="623" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="32">
<![CDATA[
:147  %tmp_228_21 = zext i32 %tmp_227_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_21"/></StgValue>
</operation>

<operation id="624" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %inputBuf_V_addr_54 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_21

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_54"/></StgValue>
</operation>

<operation id="625" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="14">
<![CDATA[
:149  %inputBuf_V_load_22 = load i16* %inputBuf_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_22"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="626" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:78  %tmp_V_164 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_164"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:79  %tmp_178 = trunc i32 %tmp_V_164 to i16

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:80  store i16 %tmp_178, i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:26  store i16 2, i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:124  %tmp_218_23 = or i32 %tmp_184, 24

]]></Node>
<StgValue><ssdm name="tmp_218_23"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:125  %tmp_219_23 = zext i32 %tmp_218_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_23"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:126  %inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_24"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:127  %inputBuf_V_addr_24 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_23

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_24"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:128  store i16 %inElem_V_load_24, i16* %inputBuf_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="41" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:131  %inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_25"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="14">
<![CDATA[
:149  %inputBuf_V_load_22 = load i16* %inputBuf_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_22"/></StgValue>
</operation>

<operation id="637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="16">
<![CDATA[
:150  %tmp_V_192 = sext i16 %inputBuf_V_load_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_192"/></StgValue>
</operation>

<operation id="638" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:151  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_192)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %tmp_227_22 = or i32 %tmp_94, 23

]]></Node>
<StgValue><ssdm name="tmp_227_22"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="32">
<![CDATA[
:153  %tmp_228_22 = zext i32 %tmp_227_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_22"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %inputBuf_V_addr_55 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_22

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_55"/></StgValue>
</operation>

<operation id="642" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="14">
<![CDATA[
:155  %inputBuf_V_load_23 = load i16* %inputBuf_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="643" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:81  %tmp_V_165 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_165"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:82  %tmp_179 = trunc i32 %tmp_V_165 to i16

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:83  store i16 %tmp_179, i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="42" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:27  store i16 2, i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:129  %tmp_218_24 = or i32 %tmp_184, 25

]]></Node>
<StgValue><ssdm name="tmp_218_24"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:130  %tmp_219_24 = zext i32 %tmp_218_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_24"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:131  %inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_25"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:132  %inputBuf_V_addr_25 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_24

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_25"/></StgValue>
</operation>

<operation id="651" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:133  store i16 %inElem_V_load_25, i16* %inputBuf_V_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="42" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:136  %inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_26"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="14">
<![CDATA[
:155  %inputBuf_V_load_23 = load i16* %inputBuf_V_addr_55, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_23"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
:156  %tmp_V_193 = sext i16 %inputBuf_V_load_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_193"/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:157  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_193)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %tmp_227_23 = or i32 %tmp_94, 24

]]></Node>
<StgValue><ssdm name="tmp_227_23"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="32">
<![CDATA[
:159  %tmp_228_23 = zext i32 %tmp_227_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_23"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %inputBuf_V_addr_56 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_23

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_56"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:161  %inputBuf_V_load_24 = load i16* %inputBuf_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="660" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:84  %tmp_V_166 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_166"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:85  %tmp_180 = trunc i32 %tmp_V_166 to i16

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:86  store i16 %tmp_180, i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:28  store i16 2, i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:134  %tmp_218_25 = or i32 %tmp_184, 26

]]></Node>
<StgValue><ssdm name="tmp_218_25"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:135  %tmp_219_25 = zext i32 %tmp_218_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_25"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:136  %inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_26"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:137  %inputBuf_V_addr_26 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_25

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_26"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:138  store i16 %inElem_V_load_26, i16* %inputBuf_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="43" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:141  %inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_27"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:161  %inputBuf_V_load_24 = load i16* %inputBuf_V_addr_56, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_24"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
:162  %tmp_V_194 = sext i16 %inputBuf_V_load_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_194"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:163  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_194)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %tmp_227_24 = or i32 %tmp_94, 25

]]></Node>
<StgValue><ssdm name="tmp_227_24"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="32">
<![CDATA[
:165  %tmp_228_24 = zext i32 %tmp_227_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_24"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %inputBuf_V_addr_57 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_24

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_57"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="14">
<![CDATA[
:167  %inputBuf_V_load_25 = load i16* %inputBuf_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_25"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="677" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:87  %tmp_V_167 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_167"/></StgValue>
</operation>

<operation id="678" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:88  %tmp_181 = trunc i32 %tmp_V_167 to i16

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="679" st_id="44" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:89  store i16 %tmp_181, i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="44" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:29  store i16 2, i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:139  %tmp_218_26 = or i32 %tmp_184, 27

]]></Node>
<StgValue><ssdm name="tmp_218_26"/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:140  %tmp_219_26 = zext i32 %tmp_218_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_26"/></StgValue>
</operation>

<operation id="683" st_id="44" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:141  %inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_27"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:142  %inputBuf_V_addr_27 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_26

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_27"/></StgValue>
</operation>

<operation id="685" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:143  store i16 %inElem_V_load_27, i16* %inputBuf_V_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="44" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:146  %inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_28"/></StgValue>
</operation>

<operation id="687" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="14">
<![CDATA[
:167  %inputBuf_V_load_25 = load i16* %inputBuf_V_addr_57, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_25"/></StgValue>
</operation>

<operation id="688" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
:168  %tmp_V_195 = sext i16 %inputBuf_V_load_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_195"/></StgValue>
</operation>

<operation id="689" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:169  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_195)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %tmp_227_25 = or i32 %tmp_94, 26

]]></Node>
<StgValue><ssdm name="tmp_227_25"/></StgValue>
</operation>

<operation id="691" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
:171  %tmp_228_25 = zext i32 %tmp_227_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_25"/></StgValue>
</operation>

<operation id="692" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %inputBuf_V_addr_58 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_25

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_58"/></StgValue>
</operation>

<operation id="693" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="14">
<![CDATA[
:173  %inputBuf_V_load_26 = load i16* %inputBuf_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_26"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="694" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:90  %tmp_V_168 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_168"/></StgValue>
</operation>

<operation id="695" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:91  %tmp_182 = trunc i32 %tmp_V_168 to i16

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="696" st_id="45" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.0:92  store i16 %tmp_182, i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="45" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader218.0:30  store i16 2, i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader218.0:31  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:1  %inp_j_load = load i32* %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_load"/></StgValue>
</operation>

<operation id="700" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:2  %inp_i_load = load i32* %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_load"/></StgValue>
</operation>

<operation id="701" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:144  %tmp_218_27 = or i32 %tmp_184, 28

]]></Node>
<StgValue><ssdm name="tmp_218_27"/></StgValue>
</operation>

<operation id="702" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:145  %tmp_219_27 = zext i32 %tmp_218_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_27"/></StgValue>
</operation>

<operation id="703" st_id="45" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:146  %inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_28"/></StgValue>
</operation>

<operation id="704" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:147  %inputBuf_V_addr_28 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_27

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_28"/></StgValue>
</operation>

<operation id="705" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:148  store i16 %inElem_V_load_28, i16* %inputBuf_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="45" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:151  %inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_29"/></StgValue>
</operation>

<operation id="707" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:164  %inp_j_2 = add nsw i32 1, %inp_j_load

]]></Node>
<StgValue><ssdm name="inp_j_2"/></StgValue>
</operation>

<operation id="708" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:165  %tmp_91 = icmp eq i32 %inp_j_2, 18

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="709" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:166  %inp_i_1 = add nsw i32 1, %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_1"/></StgValue>
</operation>

<operation id="710" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:167  %tmp_92 = icmp eq i32 %inp_i_1, 18

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="711" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:168  %p_s = select i1 %tmp_92, i32 -2, i32 %inp_i_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="712" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:169  %inp_i_2 = select i1 %tmp_91, i32 %p_s, i32 %inp_i_load

]]></Node>
<StgValue><ssdm name="inp_i_2"/></StgValue>
</operation>

<operation id="713" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:170  %inp_j_1 = select i1 %tmp_91, i32 -2, i32 %inp_j_2

]]></Node>
<StgValue><ssdm name="inp_j_1"/></StgValue>
</operation>

<operation id="714" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:172  store i32 %inp_i_2, i32* %inp_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:173  store i32 %inp_j_1, i32* %inp_j

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="14">
<![CDATA[
:173  %inputBuf_V_load_26 = load i16* %inputBuf_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_26"/></StgValue>
</operation>

<operation id="717" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="16">
<![CDATA[
:174  %tmp_V_196 = sext i16 %inputBuf_V_load_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_196"/></StgValue>
</operation>

<operation id="718" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:175  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_196)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_227_26 = or i32 %tmp_94, 27

]]></Node>
<StgValue><ssdm name="tmp_227_26"/></StgValue>
</operation>

<operation id="720" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="32">
<![CDATA[
:177  %tmp_228_26 = zext i32 %tmp_227_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_26"/></StgValue>
</operation>

<operation id="721" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %inputBuf_V_addr_59 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_26

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_59"/></StgValue>
</operation>

<operation id="722" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="14">
<![CDATA[
:179  %inputBuf_V_load_27 = load i16* %inputBuf_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="723" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:93  %tmp_V_169 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_169"/></StgValue>
</operation>

<operation id="724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:94  %tmp_183 = trunc i32 %tmp_V_169 to i16

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="725" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:95  br label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:0  %storemerge = phi i16 [ %tmp_183, %.preheader.0 ], [ 2, %.preheader218.0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:3  store i16 %storemerge, i16* %inElem_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:149  %tmp_218_28 = or i32 %tmp_184, 29

]]></Node>
<StgValue><ssdm name="tmp_218_28"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:150  %tmp_219_28 = zext i32 %tmp_218_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_28"/></StgValue>
</operation>

<operation id="730" st_id="46" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:151  %inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_29"/></StgValue>
</operation>

<operation id="731" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:152  %inputBuf_V_addr_29 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_28

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_29"/></StgValue>
</operation>

<operation id="732" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:153  store i16 %inElem_V_load_29, i16* %inputBuf_V_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="46" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:156  %inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_30"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="14">
<![CDATA[
:179  %inputBuf_V_load_27 = load i16* %inputBuf_V_addr_59, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_27"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="16">
<![CDATA[
:180  %tmp_V_197 = sext i16 %inputBuf_V_load_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_197"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:181  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_197)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  %tmp_227_27 = or i32 %tmp_94, 28

]]></Node>
<StgValue><ssdm name="tmp_227_27"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="32">
<![CDATA[
:183  %tmp_228_27 = zext i32 %tmp_227_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_27"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %inputBuf_V_addr_60 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_27

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_60"/></StgValue>
</operation>

<operation id="740" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="14">
<![CDATA[
:185  %inputBuf_V_load_28 = load i16* %inputBuf_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_28"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="741" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:154  %tmp_218_29 = or i32 %tmp_184, 30

]]></Node>
<StgValue><ssdm name="tmp_218_29"/></StgValue>
</operation>

<operation id="742" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:155  %tmp_219_29 = zext i32 %tmp_218_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_29"/></StgValue>
</operation>

<operation id="743" st_id="47" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:156  %inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="inElem_V_load_30"/></StgValue>
</operation>

<operation id="744" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:157  %inputBuf_V_addr_30 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_29

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_30"/></StgValue>
</operation>

<operation id="745" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:158  store i16 %inElem_V_load_30, i16* %inputBuf_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="14">
<![CDATA[
:185  %inputBuf_V_load_28 = load i16* %inputBuf_V_addr_60, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_28"/></StgValue>
</operation>

<operation id="747" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="16">
<![CDATA[
:186  %tmp_V_198 = sext i16 %inputBuf_V_load_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_198"/></StgValue>
</operation>

<operation id="748" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:187  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_198)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %tmp_227_28 = or i32 %tmp_94, 29

]]></Node>
<StgValue><ssdm name="tmp_227_28"/></StgValue>
</operation>

<operation id="750" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="32">
<![CDATA[
:189  %tmp_228_28 = zext i32 %tmp_227_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_28"/></StgValue>
</operation>

<operation id="751" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %inputBuf_V_addr_61 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_28

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_61"/></StgValue>
</operation>

<operation id="752" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="14">
<![CDATA[
:191  %inputBuf_V_load_29 = load i16* %inputBuf_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_29"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:159  %tmp_218_30 = or i32 %tmp_184, 31

]]></Node>
<StgValue><ssdm name="tmp_218_30"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:160  %tmp_219_30 = zext i32 %tmp_218_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_30"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit_ifconv:161  %inputBuf_V_addr_31 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_30

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_31"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.loopexit_ifconv:162  store i16 %storemerge, i16* %inputBuf_V_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:171  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_77)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="14">
<![CDATA[
:191  %inputBuf_V_load_29 = load i16* %inputBuf_V_addr_61, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_29"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="16">
<![CDATA[
:192  %tmp_V_199 = sext i16 %inputBuf_V_load_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_199"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:193  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_199)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:194  %tmp_227_29 = or i32 %tmp_94, 30

]]></Node>
<StgValue><ssdm name="tmp_227_29"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="32">
<![CDATA[
:195  %tmp_228_29 = zext i32 %tmp_227_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_29"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %inputBuf_V_addr_62 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_29

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_62"/></StgValue>
</operation>

<operation id="764" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="14">
<![CDATA[
:197  %inputBuf_V_load_30 = load i16* %inputBuf_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_30"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="765" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="14">
<![CDATA[
:197  %inputBuf_V_load_30 = load i16* %inputBuf_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_30"/></StgValue>
</operation>

<operation id="766" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
:198  %tmp_V_200 = sext i16 %inputBuf_V_load_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_200"/></StgValue>
</operation>

<operation id="767" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:199  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_200)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %tmp_227_30 = or i32 %tmp_94, 31

]]></Node>
<StgValue><ssdm name="tmp_227_30"/></StgValue>
</operation>

<operation id="769" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="32">
<![CDATA[
:201  %tmp_228_30 = zext i32 %tmp_227_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_30"/></StgValue>
</operation>

<operation id="770" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %inputBuf_V_addr_63 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_30

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_63"/></StgValue>
</operation>

<operation id="771" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="14">
<![CDATA[
:203  %inputBuf_V_load_31 = load i16* %inputBuf_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_31"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="772" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="14">
<![CDATA[
:203  %inputBuf_V_load_31 = load i16* %inputBuf_V_addr_63, align 2

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_31"/></StgValue>
</operation>

<operation id="773" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
:204  %tmp_V_201 = sext i16 %inputBuf_V_load_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_V_201"/></StgValue>
</operation>

<operation id="774" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:205  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_201)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="775" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="776" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
