{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568034331519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568034331521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 21:05:31 2019 " "Processing started: Mon Sep  9 21:05:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568034331521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568034331521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_adder_1D_G -c BCD_adder_1D_G " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_adder_1D_G -c BCD_adder_1D_G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568034331523 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1568034331876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/eight_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/timmy/Git/Learn-VHDL/CH5/CH5-1/eight_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "../CH5-1/eight_bit_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/eight_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_S " "Found entity 1: Full_adder_S" {  } { { "../CH5-1/Full_adder_S.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/timmy/Git/Learn-VHDL/CH5/CH5-1/Half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Half_adder " "Found entity 1: Half_adder" {  } { { "../CH5-1/Half_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bir_adder " "Found entity 1: four_bir_adder" {  } { { "../CH5-1/four_bir_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_adder_7483.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BCD_adder_7483.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder_7483 " "Found entity 1: BCD_adder_7483" {  } { { "BCD_adder_7483.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-3/BCD_adder_7483.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_adder_1D.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BCD_adder_1D.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder_1D " "Found entity 1: BCD_adder_1D" {  } { { "BCD_adder_1D.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-3/BCD_adder_1D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_adder_1D_G.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BCD_adder_1D_G.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder_1D_G " "Found entity 1: BCD_adder_1D_G" {  } { { "BCD_adder_1D_G.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-3/BCD_adder_1D_G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568034332031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568034332031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder_1D_G " "Elaborating entity \"BCD_adder_1D_G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568034332140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_adder_1D BCD_adder_1D:inst " "Elaborating entity \"BCD_adder_1D\" for hierarchy \"BCD_adder_1D:inst\"" {  } { { "BCD_adder_1D_G.bdf" "inst" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-3/BCD_adder_1D_G.bdf" { { 120 336 432 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568034332146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bir_adder BCD_adder_1D:inst\|four_bir_adder:inst2 " "Elaborating entity \"four_bir_adder\" for hierarchy \"BCD_adder_1D:inst\|four_bir_adder:inst2\"" {  } { { "BCD_adder_1D.bdf" "inst2" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-3/BCD_adder_1D.bdf" { { 224 888 984 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568034332148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder_S BCD_adder_1D:inst\|four_bir_adder:inst2\|Full_adder_S:inst2 " "Elaborating entity \"Full_adder_S\" for hierarchy \"BCD_adder_1D:inst\|four_bir_adder:inst2\|Full_adder_S:inst2\"" {  } { { "../CH5-1/four_bir_adder.bdf" "inst2" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf" { { 368 512 608 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568034332150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_adder BCD_adder_1D:inst\|four_bir_adder:inst2\|Full_adder_S:inst2\|Half_adder:inst1 " "Elaborating entity \"Half_adder\" for hierarchy \"BCD_adder_1D:inst\|four_bir_adder:inst2\|Full_adder_S:inst2\|Half_adder:inst1\"" {  } { { "../CH5-1/Full_adder_S.bdf" "inst1" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf" { { 248 456 552 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568034332152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1568034333484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568034334011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568034334011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568034334118 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568034334118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1568034334118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568034334118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568034334133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 21:05:34 2019 " "Processing ended: Mon Sep  9 21:05:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568034334133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568034334133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568034334133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568034334133 ""}
