-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111110000111101000001001000", 
    1 => "00111101111101111001111100010011", 
    2 => "10111110001110111010010110101001", 
    3 => "00111110100100111101110110100010", 
    4 => "00111111000101001011100010000111", 
    5 => "10111110101010001000111001101101", 
    6 => "00111101100011001010000001111001", 
    7 => "10111110010010000010101110111010", 
    8 => "00111101100001101100100100101110", 
    9 => "10111111111011011100000111111101", 
    10 => "10111111011110000110010100110100", 
    11 => "10111111111010011011111001110000", 
    12 => "00111110010100010010110100100100", 
    13 => "00111101011111001010101110001100", 
    14 => "10111110101101110101010011000010", 
    15 => "00111110100101000001000000011011", 
    16 => "00111110110110001111110010011111", 
    17 => "00111111010100101110011010101101", 
    18 => "00111110111001000110101010010010", 
    19 => "10111101110001000011011001011100", 
    20 => "10111111001111110001010000010010", 
    21 => "10111101110110110111001101101001", 
    22 => "10111101011111110000101001000110", 
    23 => "10111110100000011000001111000011", 
    24 => "00111101111011111001101101001000", 
    25 => "10111110010100101010000110101111", 
    26 => "00111110100011011110000000101100", 
    27 => "00111111010100001001011110010000", 
    28 => "00111111000001011100100110111000", 
    29 => "11000000001001111110011111100000", 
    30 => "10111111011001010111010101001101", 
    31 => "10111111010001100010011101100000", 
    32 => "10111110100000001111001111001100", 
    33 => "10111110011111011100000101111110", 
    34 => "10111011110110100011011000110010", 
    35 => "10111111010101010110101100001001", 
    36 => "00111101110001101100010001011100", 
    37 => "00111111101011010111001000011011", 
    38 => "00111101111000101010010110100110", 
    39 => "10111111100110111100100000101011", 
    40 => "00111101110011000110010011100011", 
    41 => "10111100011111110110111110110110", 
    42 => "10111110000101001110110010100110", 
    43 => "00111101110010101010100011010100", 
    44 => "00111110000111110100011100100111", 
    45 => "10111111000110100111100111101101", 
    46 => "10111111000000111111110101001101", 
    47 => "00111110110110100010010001011110", 
    48 => "00111110100011000011000111100000", 
    49 => "10111111011100000110001110110101", 
    50 => "10111111100111010101001001000011", 
    51 => "00111110101011100001100000011110", 
    52 => "00111111000110111011110000001000", 
    53 => "10111101101010110010110100010101", 
    54 => "10111101110010111100000011100010", 
    55 => "10111110111010110100000111100101", 
    56 => "10111101110010111111011010101101", 
    57 => "00111111000001001110001111000100", 
    58 => "10111110101100001111110100010000", 
    59 => "10111111101011001000000111001010", 
    60 => "10111110110001000100010001110110", 
    61 => "00111110001011101001110111010111", 
    62 => "00111110011011101110100100101010", 
    63 => "00111110100110010100010011111001", 
    64 => "10111110110001001110110111000000", 
    65 => "00111101110110101010100000100010", 
    66 => "00111110100011110101100011110111", 
    67 => "00111101010101001010100011001010", 
    68 => "00111111000000010100110010000110", 
    69 => "10111111101100010001010101011100", 
    70 => "00111101110110001010010101111010", 
    71 => "00111110100001011111110001001101", 
    72 => "00111101000111011101010101001110", 
    73 => "00111101110000111111001100100101", 
    74 => "10111110100000100100010100100111", 
    75 => "10111101100101001101001001111000", 
    76 => "00111110100011111010100011110011", 
    77 => "00111101110001101000011010000111", 
    78 => "00111110001001010001111000010110", 
    79 => "10111111100110111111001011000111", 
    80 => "10111111011001001100100011000001", 
    81 => "10111110001001111110010000011000", 
    82 => "00111110110101000101000100100101", 
    83 => "00111101101001100111101110011101", 
    84 => "10111100111111011101011101111101", 
    85 => "00111110001001000010011110110110", 
    86 => "10111110000000000101100111000011", 
    87 => "10111110101001100110010110110010", 
    88 => "10111111000100000001110101110100", 
    89 => "10111111110111010011011001001110", 
    90 => "10111111100000000110110111100011", 
    91 => "00111111100000011011111000101111", 
    92 => "00111110011101110000110001110101", 
    93 => "00111110101001111101111101111001", 
    94 => "10111110100101110110101010111101", 
    95 => "00111111001111010010000000100001", 
    96 => "10111110110001110110000000001110", 
    97 => "00111111100101011011101001000011", 
    98 => "10111111110111011110010101100110", 
    99 => "00111111100001111100111011111110" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

