$comment
	File created using the following command:
		vcd file PC.msim.vcd -direction
$end
$date
	Tue Feb 05 21:38:17 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PC_vlg_vec_tst $end
$var reg 16 ! Bus [15:0] $end
$var reg 1 " clk $end
$var reg 16 # eabOut [15:0] $end
$var reg 1 $ ldPC $end
$var reg 1 % reset $end
$var reg 2 & selPC [1:0] $end
$var wire 1 ' PCOut [15] $end
$var wire 1 ( PCOut [14] $end
$var wire 1 ) PCOut [13] $end
$var wire 1 * PCOut [12] $end
$var wire 1 + PCOut [11] $end
$var wire 1 , PCOut [10] $end
$var wire 1 - PCOut [9] $end
$var wire 1 . PCOut [8] $end
$var wire 1 / PCOut [7] $end
$var wire 1 0 PCOut [6] $end
$var wire 1 1 PCOut [5] $end
$var wire 1 2 PCOut [4] $end
$var wire 1 3 PCOut [3] $end
$var wire 1 4 PCOut [2] $end
$var wire 1 5 PCOut [1] $end
$var wire 1 6 PCOut [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 > clk~input_o $end
$var wire 1 ? clk~inputCLKENA0_outclk $end
$var wire 1 @ ldPC~input_o $end
$var wire 1 A selPC[1]~input_o $end
$var wire 1 B selPC[0]~input_o $end
$var wire 1 C PC[0]~1_combout $end
$var wire 1 D eabOut[0]~input_o $end
$var wire 1 E Bus[0]~input_o $end
$var wire 1 F PC_inc[0]~0_combout $end
$var wire 1 G PC[0]~0_combout $end
$var wire 1 H pc_reg|ff_0|Add0~0_combout $end
$var wire 1 I reset~input_o $end
$var wire 1 J pc_reg|ff_0|Q~q $end
$var wire 1 K Bus[1]~input_o $end
$var wire 1 L eabOut[1]~input_o $end
$var wire 1 M Add0~1_sumout $end
$var wire 1 N PC[1]~2_combout $end
$var wire 1 O pc_reg|ff_1|Add0~0_combout $end
$var wire 1 P pc_reg|ff_1|Q~q $end
$var wire 1 Q Bus[2]~input_o $end
$var wire 1 R eabOut[2]~input_o $end
$var wire 1 S Add0~2 $end
$var wire 1 T Add0~5_sumout $end
$var wire 1 U PC[2]~3_combout $end
$var wire 1 V pc_reg|ff_2|Add0~0_combout $end
$var wire 1 W pc_reg|ff_2|Q~q $end
$var wire 1 X Bus[3]~input_o $end
$var wire 1 Y Add0~6 $end
$var wire 1 Z Add0~9_sumout $end
$var wire 1 [ eabOut[3]~input_o $end
$var wire 1 \ PC[3]~4_combout $end
$var wire 1 ] pc_reg|ff_3|Add0~0_combout $end
$var wire 1 ^ pc_reg|ff_3|Q~q $end
$var wire 1 _ eabOut[4]~input_o $end
$var wire 1 ` Bus[4]~input_o $end
$var wire 1 a Add0~10 $end
$var wire 1 b Add0~13_sumout $end
$var wire 1 c PC[4]~5_combout $end
$var wire 1 d pc_reg|ff_4|Add0~0_combout $end
$var wire 1 e pc_reg|ff_4|Q~q $end
$var wire 1 f Bus[5]~input_o $end
$var wire 1 g Add0~14 $end
$var wire 1 h Add0~17_sumout $end
$var wire 1 i eabOut[5]~input_o $end
$var wire 1 j PC[5]~6_combout $end
$var wire 1 k pc_reg|ff_5|Add0~0_combout $end
$var wire 1 l pc_reg|ff_5|Q~q $end
$var wire 1 m eabOut[6]~input_o $end
$var wire 1 n Add0~18 $end
$var wire 1 o Add0~21_sumout $end
$var wire 1 p Bus[6]~input_o $end
$var wire 1 q PC[6]~7_combout $end
$var wire 1 r pc_reg|ff_6|Add0~0_combout $end
$var wire 1 s pc_reg|ff_6|Q~q $end
$var wire 1 t eabOut[7]~input_o $end
$var wire 1 u Add0~22 $end
$var wire 1 v Add0~25_sumout $end
$var wire 1 w Bus[7]~input_o $end
$var wire 1 x PC[7]~8_combout $end
$var wire 1 y pc_reg|ff_7|Add0~0_combout $end
$var wire 1 z pc_reg|ff_7|Q~q $end
$var wire 1 { eabOut[8]~input_o $end
$var wire 1 | Add0~26 $end
$var wire 1 } Add0~29_sumout $end
$var wire 1 ~ Bus[8]~input_o $end
$var wire 1 !! PC[8]~9_combout $end
$var wire 1 "! pc_reg|ff_8|Add0~0_combout $end
$var wire 1 #! pc_reg|ff_8|Q~q $end
$var wire 1 $! Bus[9]~input_o $end
$var wire 1 %! Add0~30 $end
$var wire 1 &! Add0~33_sumout $end
$var wire 1 '! eabOut[9]~input_o $end
$var wire 1 (! PC[9]~10_combout $end
$var wire 1 )! pc_reg|ff_9|Add0~0_combout $end
$var wire 1 *! pc_reg|ff_9|Q~q $end
$var wire 1 +! Add0~34 $end
$var wire 1 ,! Add0~37_sumout $end
$var wire 1 -! Bus[10]~input_o $end
$var wire 1 .! eabOut[10]~input_o $end
$var wire 1 /! PC[10]~11_combout $end
$var wire 1 0! pc_reg|ff_10|Add0~0_combout $end
$var wire 1 1! pc_reg|ff_10|Q~q $end
$var wire 1 2! Bus[11]~input_o $end
$var wire 1 3! Add0~38 $end
$var wire 1 4! Add0~41_sumout $end
$var wire 1 5! eabOut[11]~input_o $end
$var wire 1 6! PC[11]~12_combout $end
$var wire 1 7! pc_reg|ff_11|Add0~0_combout $end
$var wire 1 8! pc_reg|ff_11|Q~q $end
$var wire 1 9! eabOut[12]~input_o $end
$var wire 1 :! Add0~42 $end
$var wire 1 ;! Add0~45_sumout $end
$var wire 1 <! Bus[12]~input_o $end
$var wire 1 =! PC[12]~13_combout $end
$var wire 1 >! pc_reg|ff_12|Add0~0_combout $end
$var wire 1 ?! pc_reg|ff_12|Q~q $end
$var wire 1 @! Add0~46 $end
$var wire 1 A! Add0~49_sumout $end
$var wire 1 B! Bus[13]~input_o $end
$var wire 1 C! eabOut[13]~input_o $end
$var wire 1 D! PC[13]~14_combout $end
$var wire 1 E! pc_reg|ff_13|Add0~0_combout $end
$var wire 1 F! pc_reg|ff_13|Q~q $end
$var wire 1 G! Bus[14]~input_o $end
$var wire 1 H! Add0~50 $end
$var wire 1 I! Add0~53_sumout $end
$var wire 1 J! eabOut[14]~input_o $end
$var wire 1 K! PC[14]~15_combout $end
$var wire 1 L! pc_reg|ff_14|Add0~0_combout $end
$var wire 1 M! pc_reg|ff_14|Q~q $end
$var wire 1 N! Bus[15]~input_o $end
$var wire 1 O! Add0~54 $end
$var wire 1 P! Add0~57_sumout $end
$var wire 1 Q! eabOut[15]~input_o $end
$var wire 1 R! PC[15]~16_combout $end
$var wire 1 S! pc_reg|ff_15|Add0~0_combout $end
$var wire 1 T! pc_reg|ff_15|Q~q $end
$var wire 1 U! PC_inc [15] $end
$var wire 1 V! PC_inc [14] $end
$var wire 1 W! PC_inc [13] $end
$var wire 1 X! PC_inc [12] $end
$var wire 1 Y! PC_inc [11] $end
$var wire 1 Z! PC_inc [10] $end
$var wire 1 [! PC_inc [9] $end
$var wire 1 \! PC_inc [8] $end
$var wire 1 ]! PC_inc [7] $end
$var wire 1 ^! PC_inc [6] $end
$var wire 1 _! PC_inc [5] $end
$var wire 1 `! PC_inc [4] $end
$var wire 1 a! PC_inc [3] $end
$var wire 1 b! PC_inc [2] $end
$var wire 1 c! PC_inc [1] $end
$var wire 1 d! PC_inc [0] $end
$var wire 1 e! PC [15] $end
$var wire 1 f! PC [14] $end
$var wire 1 g! PC [13] $end
$var wire 1 h! PC [12] $end
$var wire 1 i! PC [11] $end
$var wire 1 j! PC [10] $end
$var wire 1 k! PC [9] $end
$var wire 1 l! PC [8] $end
$var wire 1 m! PC [7] $end
$var wire 1 n! PC [6] $end
$var wire 1 o! PC [5] $end
$var wire 1 p! PC [4] $end
$var wire 1 q! PC [3] $end
$var wire 1 r! PC [2] $end
$var wire 1 s! PC [1] $end
$var wire 1 t! PC [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010100000000000 !
0"
b101010000000000 #
1$
0%
b0 &
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
07
18
x9
1:
1;
1<
0=
0>
0?
1@
0A
0B
1C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
$end
#5000
1"
1>
1?
1d!
1G
1t!
0F
1M
1H
#10000
0$
0"
0@
0>
0?
0H
1J
16
1H
#15000
1"
1>
1?
1c!
0d!
0G
1N
1s!
0t!
1F
#20000
b1 &
1$
0"
1B
1@
0>
0?
1K!
1=!
1/!
0N
1O
0H
0s!
1j!
1h!
1f!
1L!
1I!
1>!
1;!
10!
1,!
0O
0M
#25000
1"
1>
1?
1V!
1X!
1Z!
0c!
1d!
#30000
0$
0"
0@
0>
0?
0L!
0>!
00!
1H
0J
11!
1?!
1M!
1(
1*
1,
06
1L!
1>!
10!
0H
#35000
1"
1>
1?
#40000
b11 &
b10 &
1$
0"
0B
1A
1@
0>
0?
1R!
0K!
1D!
0=!
16!
0/!
0j!
1i!
0h!
1g!
0f!
1e!
1S!
1P!
0L!
0I!
1E!
1A!
0>!
0;!
17!
14!
00!
0,!
#45000
1"
1>
1?
1U!
0V!
1W!
0X!
1Y!
0Z!
#50000
0$
0"
0@
0>
0?
0S!
1L!
0E!
1>!
07!
10!
01!
18!
0?!
1F!
0M!
1T!
1'
0(
1)
0*
1+
0,
1S!
0L!
1E!
0>!
17!
00!
#55000
1"
1>
1?
#60000
b0 &
1$
0"
0A
1@
0>
0?
1G
1t!
0F
1M
1H
#65000
1"
1>
1?
1c!
0d!
0G
1N
1s!
0t!
1F
0H
1O
#70000
0$
0"
0@
0>
0?
0O
1P
15
1O
#75000
1"
1>
1?
1d!
1G
1t!
1S
0F
0M
1T
#80000
1$
0"
1@
0>
0?
1H
#85000
1"
1>
1?
1b!
0c!
0d!
0G
0N
1U
1r!
0s!
0t!
0S
1F
1Y
0H
0O
1V
0T
0Y
1Z
1T
0Z
#90000
0"
0>
0?
0P
1W
14
05
#95000
1"
1>
1?
1d!
1G
1t!
0F
1M
1H
#100000
