"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3558],{1515:(i,n,e)=>{e.r(n),e.d(n,{assets:()=>r,contentTitle:()=>t,default:()=>h,frontMatter:()=>s,metadata:()=>a,toc:()=>o});var l=e(5893),d=e(1151);const s={sidebar_position:1},t="Install Vivado tool",a={id:"FPGA-Vivado/install-vivado-tool",title:"Install Vivado tool",description:"FPGA \uc5d0 \ud504\ub85c\uadf8\ub798\ubc0d \ud560 \uc218 \uc788\ub294 \ud234\uc778 Vivado\ub97c \uc124\uce58\ud574 \ubcf4\uc790.",source:"@site/docs/FPGA-Vivado/install-vivado-tool.md",sourceDirName:"FPGA-Vivado",slug:"/FPGA-Vivado/install-vivado-tool",permalink:"/FPGA-Vivado/install-vivado-tool",draft:!1,unlisted:!1,editUrl:"https://github.com/twarelab/tech/edit/main/docs/FPGA-Vivado/install-vivado-tool.md",tags:[],version:"current",sidebarPosition:1,frontMatter:{sidebar_position:1},sidebar:"tutorialSidebar",previous:{title:"FPGA Project - Vivado",permalink:"/category/fpga-project---vivado"},next:{title:"Program FPGA bit file",permalink:"/FPGA-Vivado/program-fpga"}},r={},o=[{value:"\uc0ac\uc6a9\uc790 \uacc4\uc815 \uc0dd\uc131",id:"\uc0ac\uc6a9\uc790-\uacc4\uc815-\uc0dd\uc131",level:2},{value:"Vivado Download",id:"vivado-download",level:2},{value:"\uc124\uce58",id:"\uc124\uce58",level:2},{value:"Vivado \ud504\ub85c\uadf8\ub7a8 \uc2e4\ud589",id:"vivado-\ud504\ub85c\uadf8\ub7a8-\uc2e4\ud589",level:2}];function c(i){const n={a:"a",blockquote:"blockquote",h1:"h1",h2:"h2",li:"li",p:"p",ul:"ul",...(0,d.a)(),...i.components};return(0,l.jsxs)(l.Fragment,{children:[(0,l.jsx)(n.h1,{id:"install-vivado-tool",children:"Install Vivado tool"}),"\n",(0,l.jsx)(n.p,{children:"FPGA \uc5d0 \ud504\ub85c\uadf8\ub798\ubc0d \ud560 \uc218 \uc788\ub294 \ud234\uc778 Vivado\ub97c \uc124\uce58\ud574 \ubcf4\uc790."}),"\n",(0,l.jsx)(n.h2,{id:"\uc0ac\uc6a9\uc790-\uacc4\uc815-\uc0dd\uc131",children:"\uc0ac\uc6a9\uc790 \uacc4\uc815 \uc0dd\uc131"}),"\n",(0,l.jsx)(n.p,{children:"\uc6b0\uc120 \ud234 \uc81c\uacf5 \uc5c5\uccb4\uc778 AMD \uc0ac\uc774\ud2b8\uc5d0\uc11c \uacc4\uc815\uc744 \uba3c\uc790 \ub9cc\ub4e4\uace0 \ub85c\uadf8\uc778 \ud574\uc57c \ud55c\ub2e4."}),"\n",(0,l.jsx)(n.p,{children:'\uacc4\uc815 \uc0dd\uc131\ud558\ub294 \ubc29\ubc95\uc740 AMD \uc0ac\uc774\ud2b8\uc5d0\uc11c \ub85c\uadf8\uc778 \ubc84\ud2bc\uc740 \ub204\ub974\uba74, \uc544\ub798\uc640 \uac19\uc774 \uc0dd\uc131\ud560 \uc218 \uc788\ub294 "\uacc4\uc815 \ub9cc\ub4e4\uae30" \ubc84\ud2bc\uc744 \ubcfc \uc218 \uc788\ub2e4. \ud074\ub9ad\ud574\uc11c \uc0dd\uc131\uc791\uc5c5\uc744 \ud574\ubcf4\uc790.'}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:"\uc815\ubcf4\ub97c \uc785\ub825\ud558\uace0 \uc0dd\uc131\uc774 \uc644\ub8cc\ub418\uba74, \uaf2d \ub85c\uadf8\uc778\uc744 \ud558\ub3c4\ub85d \ud55c\ub2e4."}),"\n",(0,l.jsx)(n.h2,{id:"vivado-download",children:"Vivado Download"}),"\n",(0,l.jsx)(n.p,{children:"\uc774\uc81c Vivado \ud234\uc744 \ub2e4\uc6b4\ub85c\ub4dc \ud558\uba74 \ub41c\ub2e4. \ud574\ub2f9 \ud234\uc744 \ub2e4\uc6b4\ub85c\ub4dc \ud558\ub294 \uacbd\ub85c\ub294 \uc544\ub798\uc640 \uac19\ub2e4."}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsxs)(n.li,{children:["\ub2e4\uc6b4\ub85c\ub4dc \uc8fc\uc18c","\n",(0,l.jsxs)(n.blockquote,{children:["\n",(0,l.jsx)(n.p,{children:(0,l.jsx)(n.a,{href:"https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html",children:"https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html"})}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-2.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:"\uc0ac\uc6a9\uc790 \ud658\uacbd\uc5d0 \ub530\ub77c \ub9de\ub294 \ubc84\uc804\uc744 \ub2e4\uc6b4\ub85c\ub4dc \ud558\uba74 \ub41c\ub2e4. \uc708\ub3c4\uc6b0 \uc0ac\uc6a9\uc790\ub294 \uc544\ub798 \uadf8\ub9bc\ucc98\ub7fc \uc708\ub3c4\uc6b0 \ubc84\uc804\uc744 \ub2e4\uc6b4\ub85c\ub4dc\ud558\uba74 \ub41c\ub2e4."}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-3.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:"\ub2e4\uc6b4\ub85c\ub4dc\ub97c \uc704\ud574\uc11c\ub294 \uba87\uac00\uc9c0 \uc815\ubcf4\ub97c AMD\uc0ac\uc774\ud2b8\uc5d0\uc11c \uc694\uad6c\ud55c\ub2e4. \ud574\ub2f9 \uc815\ubcf4\ub97c \uc785\ub825\ud558\uace0 \ub2e4\uc6b4\ub85c\ub4dc \ubc84\ud2bc \uc120\ud0dd\ud558\uba74 \ub2e4\uc6b4\ub85c\ub4dc \uc644\ub8cc\ub41c\ub2e4."}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-4.png",width:"80%"})}),"\n",(0,l.jsx)(n.h2,{id:"\uc124\uce58",children:"\uc124\uce58"}),"\n",(0,l.jsx)(n.p,{children:"\uc774\uc81c \ub2e4\uc6b4\ub85c\ub4dc \ubc1b\uc740 \ud30c\uc77c\uc744 \uc2e4\ud589\ud558\uc5ec \uc124\uce58 \uacfc\uc815\uc744 \uc218\ud589\ud574\ubcf4\uc790. \uc544\ub798 \uacfc\uc815\uc744 \ucb49 \ub530\ub77c\uac00\uba74 \ub41c\ub2e4."}),"\n",(0,l.jsx)(n.p,{children:'\uc6b0\uc120, \uc124\uce58 \uc804\uc5d0 JDK \ubc29\ud654\ubcbd \uc608\uc678 \ud5c8\uc6a9 \uc774\ub77c\ub294 \ud31d\uc5c5\uc774 \ub098\ud0c0\ub098\uba74 "\uc5d1\uc138\uc2a4 \ud5c8\uc6a9"\ub97c \ub20c\ub7ec \ud5c8\uc6a9\ud558\ub3c4\ub85d \ud55c\ub2e4.'}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-5.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:'\uc124\uce58\ud654\uba74\uc758 \uc2dc\uc791\ud654\uba74\uc740 \ub2e4\uc74c\uacfc \uac19\ub2e4. \ub2e4\uc74c "Next" \ubc84\ud2bc\uc744 \ud074\ub9ad\ud55c\ub2e4.'}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-6.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:'\uc544\ub798 \uc785\ub825\ucc3d\uc5d0 \uc790\uc2e0\uc774 \uac00\uc785\ud55c \ub85c\uadf8\uc778 \uc815\ubcf4 \uc785\ub825\ud558\uace0 "Download and Install Now"\ub97c \uc120\ud0dd\ud558\uace0 "Next" \ubc84\ud2bc\uc744 \ud074\ub9ad\ud55c\ub2e4.'}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-7.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"Vivado \ud234 \uc120\ud0dd"}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-8.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"VivadoML Standard \uc120\ud0dd"}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-9.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"\ud544\uc694\ud55c \ub514\ubc14\uc774\uc2a4 \uc124\uce58 (Artix-7\ud544\uc218)"}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-10.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"\uc0ac\uc6a9 \ub3d9\uc758\ub97c \uc804\uccb4 \ub3d9\uc758 \ud558\uace0,"}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-11.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"\uc124\uce58 \ud3f4\ub354\uc640 \ub514\uc2a4\ud06c \uc6a9\ub7c9 \ud655\uc778 \uc791\uc5c5\uc744 \uc218\ud589\ud55c\ub2e4."}),"\n",(0,l.jsx)(n.li,{children:"\ub514\uc2a4\ud06c \uc6a9\ub7c9\uc774 \ud544\uc218\ub85c \ub9cc\uc871\ud574\uc57c \uc124\uce58\ub41c\ub2e4. \uc124\uce58 \uc804\uc5d0 \uc6a9\ub7c9 \ud655\uc778\uc744 \ud544\uc218\ub85c \ud558\uc790."}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-12.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:'\uc774\uc81c \uc124\uce58 \uc791\uc5c5\uc744 \uc2dc\uc791\ud55c\ub2e4. "Install" \ubc84\ud2bc\uc744 \ud074\ub9ad\ud55c\ub2e4.'}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-13.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"\ub2e4\uc6b4\ub85c\ub4dc \uc2dc\uc791 \ubc0f \uc124\uce58 \uc791\uc5c5\uc774 \uc9c4\ud589\ub41c\ub2e4."}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-14.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:'\uc124\uce58 \ud6c4\ubc18\ubd80 \ucbe4\uc5d0 \ucf00\uc774\ube14 \uc18c\ud504\ud2b8\uc6e8\uc5b4 \uc124\uce58\uc640 \uad00\ub828\ub41c \ud31d\uc5c5\uc774 \ub098\ud0c0\ub09c\ub2e4. "\uc124\uce58" \ubc84\ud2bc\uc744 \ud074\ub9ad\ud55c\ub2e4.'}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-15.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:'\ub9c8\ucc2c\uac00\uc9c0\ub85c WinPcap \uc124\uce58 \ud31d\uc5c5\uc774 \ub098\ud0c0\ub098\uba74 \ubc18\ub4dc\uc2dc \uc124\uce58\ud574 \uc900\ub2e4. "Next" \ubc84\ud2bc\uc744 \uba87 \ubc88 \ub20c\ub7ec \uc791\uc5c5\uc744 \uc644\ub8cc\ud55c\ub2e4.'}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-16.png",width:"80%"})}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:"\ud2b9\ubcc4\ud55c \ubb38\uc81c\uac00 \uc5c6\ub2e4\uba74 \uc544\ub798\ucc98\ub7fc \uc124\uce58\uac00 \uc644\ub8cc\ub41c\ub2e4."}),"\n"]}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-17.png",width:"80%"})}),"\n",(0,l.jsx)(n.h2,{id:"vivado-\ud504\ub85c\uadf8\ub7a8-\uc2e4\ud589",children:"Vivado \ud504\ub85c\uadf8\ub7a8 \uc2e4\ud589"}),"\n",(0,l.jsx)(n.p,{children:"\uc774\uc81c \uc124\uce58\uac00 \uc644\ub8cc\ub41c Vivado \ud234\uc744 \uc2e4\ud589\ud574 \ubcf4\uc790.\n\uc2e4\ud589\ud558\ub294 \uba54\ub274 \uc704\uce58\ub294 \uc544\ub798 \uadf8\ub9bc\uc744 \ucc38\uace0\ud558\uc138\uc694."}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-18.png",width:"40%"})}),"\n",(0,l.jsx)(n.p,{children:"\uc131\uacf5\uc801\uc73c\ub85c \uc124\uce58\uac00 \ub418\uc5c8\ub2e4\uba74 \uc544\ub798\uc640 \uac19\uc740 \ud654\uba74\uc774 \ub098\ud0c0\ub09c\ub2e4."}),"\n",(0,l.jsx)("p",{align:"center",children:(0,l.jsx)("img",{src:"/img/FPGA-Vivado/image-19.png",width:"80%"})}),"\n",(0,l.jsx)(n.p,{children:"\ub05d."})]})}function h(i={}){const{wrapper:n}={...(0,d.a)(),...i.components};return n?(0,l.jsx)(n,{...i,children:(0,l.jsx)(c,{...i})}):c(i)}},1151:(i,n,e)=>{e.d(n,{Z:()=>a,a:()=>t});var l=e(7294);const d={},s=l.createContext(d);function t(i){const n=l.useContext(s);return l.useMemo((function(){return"function"==typeof i?i(n):{...n,...i}}),[n,i])}function a(i){let n;return n=i.disableParentContext?"function"==typeof i.components?i.components(d):i.components||d:t(i.components),l.createElement(s.Provider,{value:n},i.children)}}}]);