
WSN.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000193a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000034  00800060  0000193a  000019ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800094  00800094  00001a02  2**0
                  ALLOC
  3 .stab         00001b30  00000000  00000000  00001a04  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f28  00000000  00000000  00003534  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000445c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000459c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000470c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006355  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007240  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007ff0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008150  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000083dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008bab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e3       	ldi	r30, 0x3A	; 58
      68:	f9 e1       	ldi	r31, 0x19	; 25
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 39       	cpi	r26, 0x94	; 148
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e9       	ldi	r26, 0x94	; 148
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 3a       	cpi	r26, 0xA5	; 165
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 9b 0c 	jmp	0x1936	; 0x1936 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 80 0c 	jmp	0x1900	; 0x1900 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 80 0c 	jmp	0x1900	; 0x1900 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 70 0c 	jmp	0x18e0	; 0x18e0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 8c 0c 	jmp	0x1918	; 0x1918 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 74 0c 	jmp	0x18e8	; 0x18e8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 90 0c 	jmp	0x1920	; 0x1920 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
uint8_t count =0 ;
/* ------------------------------------------------------------------------- */
void Auto_ACK() ;

int main()
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	2e 97       	sbiw	r28, 0x0e	; 14
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61

	DIO_voidInit();
     b5a:	0e 94 10 07 	call	0xe20	; 0xe20 <DIO_voidInit>
    /* init hardware pins */
    nrf24_init();
     b5e:	0e 94 56 09 	call	0x12ac	; 0x12ac <nrf24_init>
    
    /* Channel #2 , payload length: 4 */
    nrf24_config(2,4);
     b62:	82 e0       	ldi	r24, 0x02	; 2
     b64:	64 e0       	ldi	r22, 0x04	; 4
     b66:	0e 94 67 09 	call	0x12ce	; 0x12ce <nrf24_config>

    /* Set the device addresses */
    nrf24_tx_address(tx_addressNODE);
     b6a:	8d e6       	ldi	r24, 0x6D	; 109
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <nrf24_tx_address>
    nrf24_rx_address(rx_address);
     b72:	87 e7       	ldi	r24, 0x77	; 119
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	0e 94 ae 09 	call	0x135c	; 0x135c <nrf24_rx_address>
//        data_array[1] = q;
//        data_array[2] = q;
//        data_array[3] = q;
//
//        /* Automatically goes to TX mode */
        nrf24_powerUpRx();
     b7a:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <nrf24_powerUpRx>
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	a8 e4       	ldi	r26, 0x48	; 72
     b84:	b3 e4       	ldi	r27, 0x43	; 67
     b86:	8b 87       	std	Y+11, r24	; 0x0b
     b88:	9c 87       	std	Y+12, r25	; 0x0c
     b8a:	ad 87       	std	Y+13, r26	; 0x0d
     b8c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     b8e:	6b 85       	ldd	r22, Y+11	; 0x0b
     b90:	7c 85       	ldd	r23, Y+12	; 0x0c
     b92:	8d 85       	ldd	r24, Y+13	; 0x0d
     b94:	9e 85       	ldd	r25, Y+14	; 0x0e
     b96:	20 e0       	ldi	r18, 0x00	; 0
     b98:	30 e0       	ldi	r19, 0x00	; 0
     b9a:	4a e7       	ldi	r20, 0x7A	; 122
     b9c:	54 e4       	ldi	r21, 0x44	; 68
     b9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ba2:	dc 01       	movw	r26, r24
     ba4:	cb 01       	movw	r24, r22
     ba6:	8f 83       	std	Y+7, r24	; 0x07
     ba8:	98 87       	std	Y+8, r25	; 0x08
     baa:	a9 87       	std	Y+9, r26	; 0x09
     bac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     bae:	6f 81       	ldd	r22, Y+7	; 0x07
     bb0:	78 85       	ldd	r23, Y+8	; 0x08
     bb2:	89 85       	ldd	r24, Y+9	; 0x09
     bb4:	9a 85       	ldd	r25, Y+10	; 0x0a
     bb6:	20 e0       	ldi	r18, 0x00	; 0
     bb8:	30 e0       	ldi	r19, 0x00	; 0
     bba:	40 e8       	ldi	r20, 0x80	; 128
     bbc:	5f e3       	ldi	r21, 0x3F	; 63
     bbe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bc2:	88 23       	and	r24, r24
     bc4:	2c f4       	brge	.+10     	; 0xbd0 <main+0x8a>
		__ticks = 1;
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	9e 83       	std	Y+6, r25	; 0x06
     bcc:	8d 83       	std	Y+5, r24	; 0x05
     bce:	3f c0       	rjmp	.+126    	; 0xc4e <main+0x108>
	else if (__tmp > 65535)
     bd0:	6f 81       	ldd	r22, Y+7	; 0x07
     bd2:	78 85       	ldd	r23, Y+8	; 0x08
     bd4:	89 85       	ldd	r24, Y+9	; 0x09
     bd6:	9a 85       	ldd	r25, Y+10	; 0x0a
     bd8:	20 e0       	ldi	r18, 0x00	; 0
     bda:	3f ef       	ldi	r19, 0xFF	; 255
     bdc:	4f e7       	ldi	r20, 0x7F	; 127
     bde:	57 e4       	ldi	r21, 0x47	; 71
     be0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     be4:	18 16       	cp	r1, r24
     be6:	4c f5       	brge	.+82     	; 0xc3a <main+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     be8:	6b 85       	ldd	r22, Y+11	; 0x0b
     bea:	7c 85       	ldd	r23, Y+12	; 0x0c
     bec:	8d 85       	ldd	r24, Y+13	; 0x0d
     bee:	9e 85       	ldd	r25, Y+14	; 0x0e
     bf0:	20 e0       	ldi	r18, 0x00	; 0
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	40 e2       	ldi	r20, 0x20	; 32
     bf6:	51 e4       	ldi	r21, 0x41	; 65
     bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bfc:	dc 01       	movw	r26, r24
     bfe:	cb 01       	movw	r24, r22
     c00:	bc 01       	movw	r22, r24
     c02:	cd 01       	movw	r24, r26
     c04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c08:	dc 01       	movw	r26, r24
     c0a:	cb 01       	movw	r24, r22
     c0c:	9e 83       	std	Y+6, r25	; 0x06
     c0e:	8d 83       	std	Y+5, r24	; 0x05
     c10:	0f c0       	rjmp	.+30     	; 0xc30 <main+0xea>
     c12:	84 e6       	ldi	r24, 0x64	; 100
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	9c 83       	std	Y+4, r25	; 0x04
     c18:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c1a:	8b 81       	ldd	r24, Y+3	; 0x03
     c1c:	9c 81       	ldd	r25, Y+4	; 0x04
     c1e:	01 97       	sbiw	r24, 0x01	; 1
     c20:	f1 f7       	brne	.-4      	; 0xc1e <main+0xd8>
     c22:	9c 83       	std	Y+4, r25	; 0x04
     c24:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c26:	8d 81       	ldd	r24, Y+5	; 0x05
     c28:	9e 81       	ldd	r25, Y+6	; 0x06
     c2a:	01 97       	sbiw	r24, 0x01	; 1
     c2c:	9e 83       	std	Y+6, r25	; 0x06
     c2e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c30:	8d 81       	ldd	r24, Y+5	; 0x05
     c32:	9e 81       	ldd	r25, Y+6	; 0x06
     c34:	00 97       	sbiw	r24, 0x00	; 0
     c36:	69 f7       	brne	.-38     	; 0xc12 <main+0xcc>
     c38:	14 c0       	rjmp	.+40     	; 0xc62 <main+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c3a:	6f 81       	ldd	r22, Y+7	; 0x07
     c3c:	78 85       	ldd	r23, Y+8	; 0x08
     c3e:	89 85       	ldd	r24, Y+9	; 0x09
     c40:	9a 85       	ldd	r25, Y+10	; 0x0a
     c42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c46:	dc 01       	movw	r26, r24
     c48:	cb 01       	movw	r24, r22
     c4a:	9e 83       	std	Y+6, r25	; 0x06
     c4c:	8d 83       	std	Y+5, r24	; 0x05
     c4e:	8d 81       	ldd	r24, Y+5	; 0x05
     c50:	9e 81       	ldd	r25, Y+6	; 0x06
     c52:	9a 83       	std	Y+2, r25	; 0x02
     c54:	89 83       	std	Y+1, r24	; 0x01
     c56:	89 81       	ldd	r24, Y+1	; 0x01
     c58:	9a 81       	ldd	r25, Y+2	; 0x02
     c5a:	01 97       	sbiw	r24, 0x01	; 1
     c5c:	f1 f7       	brne	.-4      	; 0xc5a <main+0x114>
     c5e:	9a 83       	std	Y+2, r25	; 0x02
     c60:	89 83       	std	Y+1, r24	; 0x01
        	_delay_ms(200);
  if(nrf24_dataReady())
     c62:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <nrf24_dataReady>
     c66:	88 23       	and	r24, r24
     c68:	09 f4       	brne	.+2      	; 0xc6c <main+0x126>
     c6a:	87 cf       	rjmp	.-242    	; 0xb7a <main+0x34>
  {
	   nrf24_getData(rx_arr);
     c6c:	84 e9       	ldi	r24, 0x94	; 148
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	0e 94 37 0a 	call	0x146e	; 0x146e <nrf24_getData>
	   DIO_u8WritePortVal(2,rx_arr[1]);
     c74:	90 91 95 00 	lds	r25, 0x0095
     c78:	82 e0       	ldi	r24, 0x02	; 2
     c7a:	69 2f       	mov	r22, r25
     c7c:	0e 94 39 08 	call	0x1072	; 0x1072 <DIO_u8WritePortVal>
	   if (1)
	   {
		nrf24_tx_address(tx_addressNODE);
     c80:	8d e6       	ldi	r24, 0x6D	; 109
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <nrf24_tx_address>
		nrf24_send(rx_arr);
     c88:	84 e9       	ldi	r24, 0x94	; 148
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <nrf24_send>
        while(nrf24_isSending());
     c90:	0e 94 a4 0a 	call	0x1548	; 0x1548 <nrf24_isSending>
     c94:	88 23       	and	r24, r24
     c96:	e1 f7       	brne	.-8      	; 0xc90 <main+0x14a>
     c98:	70 cf       	rjmp	.-288    	; 0xb7a <main+0x34>

00000c9a <Auto_ACK>:

    }
}
/* ------------------------------------------------------------------------- */
void Auto_ACK()
{
     c9a:	df 93       	push	r29
     c9c:	cf 93       	push	r28
     c9e:	cd b7       	in	r28, 0x3d	; 61
     ca0:	de b7       	in	r29, 0x3e	; 62
     ca2:	2e 97       	sbiw	r28, 0x0e	; 14
     ca4:	0f b6       	in	r0, 0x3f	; 63
     ca6:	f8 94       	cli
     ca8:	de bf       	out	0x3e, r29	; 62
     caa:	0f be       	out	0x3f, r0	; 63
     cac:	cd bf       	out	0x3d, r28	; 61
     cae:	a3 c0       	rjmp	.+326    	; 0xdf6 <Auto_ACK+0x15c>


while(counter<mx_retransmetion)
{
	nrf24_powerUpRx();
     cb0:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <nrf24_powerUpRx>
     cb4:	80 e0       	ldi	r24, 0x00	; 0
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	a8 e4       	ldi	r26, 0x48	; 72
     cba:	b3 e4       	ldi	r27, 0x43	; 67
     cbc:	8b 87       	std	Y+11, r24	; 0x0b
     cbe:	9c 87       	std	Y+12, r25	; 0x0c
     cc0:	ad 87       	std	Y+13, r26	; 0x0d
     cc2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cc4:	6b 85       	ldd	r22, Y+11	; 0x0b
     cc6:	7c 85       	ldd	r23, Y+12	; 0x0c
     cc8:	8d 85       	ldd	r24, Y+13	; 0x0d
     cca:	9e 85       	ldd	r25, Y+14	; 0x0e
     ccc:	20 e0       	ldi	r18, 0x00	; 0
     cce:	30 e0       	ldi	r19, 0x00	; 0
     cd0:	4a e7       	ldi	r20, 0x7A	; 122
     cd2:	54 e4       	ldi	r21, 0x44	; 68
     cd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cd8:	dc 01       	movw	r26, r24
     cda:	cb 01       	movw	r24, r22
     cdc:	8f 83       	std	Y+7, r24	; 0x07
     cde:	98 87       	std	Y+8, r25	; 0x08
     ce0:	a9 87       	std	Y+9, r26	; 0x09
     ce2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     ce4:	6f 81       	ldd	r22, Y+7	; 0x07
     ce6:	78 85       	ldd	r23, Y+8	; 0x08
     ce8:	89 85       	ldd	r24, Y+9	; 0x09
     cea:	9a 85       	ldd	r25, Y+10	; 0x0a
     cec:	20 e0       	ldi	r18, 0x00	; 0
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	40 e8       	ldi	r20, 0x80	; 128
     cf2:	5f e3       	ldi	r21, 0x3F	; 63
     cf4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cf8:	88 23       	and	r24, r24
     cfa:	2c f4       	brge	.+10     	; 0xd06 <Auto_ACK+0x6c>
		__ticks = 1;
     cfc:	81 e0       	ldi	r24, 0x01	; 1
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	9e 83       	std	Y+6, r25	; 0x06
     d02:	8d 83       	std	Y+5, r24	; 0x05
     d04:	3f c0       	rjmp	.+126    	; 0xd84 <Auto_ACK+0xea>
	else if (__tmp > 65535)
     d06:	6f 81       	ldd	r22, Y+7	; 0x07
     d08:	78 85       	ldd	r23, Y+8	; 0x08
     d0a:	89 85       	ldd	r24, Y+9	; 0x09
     d0c:	9a 85       	ldd	r25, Y+10	; 0x0a
     d0e:	20 e0       	ldi	r18, 0x00	; 0
     d10:	3f ef       	ldi	r19, 0xFF	; 255
     d12:	4f e7       	ldi	r20, 0x7F	; 127
     d14:	57 e4       	ldi	r21, 0x47	; 71
     d16:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d1a:	18 16       	cp	r1, r24
     d1c:	4c f5       	brge	.+82     	; 0xd70 <Auto_ACK+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d1e:	6b 85       	ldd	r22, Y+11	; 0x0b
     d20:	7c 85       	ldd	r23, Y+12	; 0x0c
     d22:	8d 85       	ldd	r24, Y+13	; 0x0d
     d24:	9e 85       	ldd	r25, Y+14	; 0x0e
     d26:	20 e0       	ldi	r18, 0x00	; 0
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	40 e2       	ldi	r20, 0x20	; 32
     d2c:	51 e4       	ldi	r21, 0x41	; 65
     d2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d32:	dc 01       	movw	r26, r24
     d34:	cb 01       	movw	r24, r22
     d36:	bc 01       	movw	r22, r24
     d38:	cd 01       	movw	r24, r26
     d3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d3e:	dc 01       	movw	r26, r24
     d40:	cb 01       	movw	r24, r22
     d42:	9e 83       	std	Y+6, r25	; 0x06
     d44:	8d 83       	std	Y+5, r24	; 0x05
     d46:	0f c0       	rjmp	.+30     	; 0xd66 <Auto_ACK+0xcc>
     d48:	84 e6       	ldi	r24, 0x64	; 100
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	9c 83       	std	Y+4, r25	; 0x04
     d4e:	8b 83       	std	Y+3, r24	; 0x03
     d50:	8b 81       	ldd	r24, Y+3	; 0x03
     d52:	9c 81       	ldd	r25, Y+4	; 0x04
     d54:	01 97       	sbiw	r24, 0x01	; 1
     d56:	f1 f7       	brne	.-4      	; 0xd54 <Auto_ACK+0xba>
     d58:	9c 83       	std	Y+4, r25	; 0x04
     d5a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d5c:	8d 81       	ldd	r24, Y+5	; 0x05
     d5e:	9e 81       	ldd	r25, Y+6	; 0x06
     d60:	01 97       	sbiw	r24, 0x01	; 1
     d62:	9e 83       	std	Y+6, r25	; 0x06
     d64:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d66:	8d 81       	ldd	r24, Y+5	; 0x05
     d68:	9e 81       	ldd	r25, Y+6	; 0x06
     d6a:	00 97       	sbiw	r24, 0x00	; 0
     d6c:	69 f7       	brne	.-38     	; 0xd48 <Auto_ACK+0xae>
     d6e:	14 c0       	rjmp	.+40     	; 0xd98 <Auto_ACK+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d70:	6f 81       	ldd	r22, Y+7	; 0x07
     d72:	78 85       	ldd	r23, Y+8	; 0x08
     d74:	89 85       	ldd	r24, Y+9	; 0x09
     d76:	9a 85       	ldd	r25, Y+10	; 0x0a
     d78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d7c:	dc 01       	movw	r26, r24
     d7e:	cb 01       	movw	r24, r22
     d80:	9e 83       	std	Y+6, r25	; 0x06
     d82:	8d 83       	std	Y+5, r24	; 0x05
     d84:	8d 81       	ldd	r24, Y+5	; 0x05
     d86:	9e 81       	ldd	r25, Y+6	; 0x06
     d88:	9a 83       	std	Y+2, r25	; 0x02
     d8a:	89 83       	std	Y+1, r24	; 0x01
     d8c:	89 81       	ldd	r24, Y+1	; 0x01
     d8e:	9a 81       	ldd	r25, Y+2	; 0x02
     d90:	01 97       	sbiw	r24, 0x01	; 1
     d92:	f1 f7       	brne	.-4      	; 0xd90 <Auto_ACK+0xf6>
     d94:	9a 83       	std	Y+2, r25	; 0x02
     d96:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(200);

		if(nrf24_dataReady())
     d98:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <nrf24_dataReady>
     d9c:	88 23       	and	r24, r24
     d9e:	f1 f0       	breq	.+60     	; 0xddc <Auto_ACK+0x142>
		{
			nrf24_getData(rx_arr);
     da0:	84 e9       	ldi	r24, 0x94	; 148
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	0e 94 37 0a 	call	0x146e	; 0x146e <nrf24_getData>

			if(rx_arr[0]==1)
     da8:	80 91 94 00 	lds	r24, 0x0094
     dac:	81 30       	cpi	r24, 0x01	; 1
     dae:	41 f4       	brne	.+16     	; 0xdc0 <Auto_ACK+0x126>
			{
				q++;
     db0:	80 91 68 00 	lds	r24, 0x0068
     db4:	8f 5f       	subi	r24, 0xFF	; 255
     db6:	80 93 68 00 	sts	0x0068, r24
				counter=0;
     dba:	10 92 98 00 	sts	0x0098, r1
     dbe:	20 c0       	rjmp	.+64     	; 0xe00 <Auto_ACK+0x166>
				break ;
			}
			else
			{
				counter++ ;
     dc0:	80 91 98 00 	lds	r24, 0x0098
     dc4:	8f 5f       	subi	r24, 0xFF	; 255
     dc6:	80 93 98 00 	sts	0x0098, r24
				nrf24_send(data_array);
     dca:	80 ea       	ldi	r24, 0xA0	; 160
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <nrf24_send>
				 while(nrf24_isSending());
     dd2:	0e 94 a4 0a 	call	0x1548	; 0x1548 <nrf24_isSending>
     dd6:	88 23       	and	r24, r24
     dd8:	e1 f7       	brne	.-8      	; 0xdd2 <Auto_ACK+0x138>
     dda:	0d c0       	rjmp	.+26     	; 0xdf6 <Auto_ACK+0x15c>
			}

		}
		else
		{
			counter++ ;
     ddc:	80 91 98 00 	lds	r24, 0x0098
     de0:	8f 5f       	subi	r24, 0xFF	; 255
     de2:	80 93 98 00 	sts	0x0098, r24
			nrf24_send(data_array);
     de6:	80 ea       	ldi	r24, 0xA0	; 160
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	0e 94 71 0a 	call	0x14e2	; 0x14e2 <nrf24_send>
			   while(nrf24_isSending());
     dee:	0e 94 a4 0a 	call	0x1548	; 0x1548 <nrf24_isSending>
     df2:	88 23       	and	r24, r24
     df4:	e1 f7       	brne	.-8      	; 0xdee <Auto_ACK+0x154>
/* ------------------------------------------------------------------------- */
void Auto_ACK()
{


while(counter<mx_retransmetion)
     df6:	80 91 98 00 	lds	r24, 0x0098
     dfa:	8f 30       	cpi	r24, 0x0F	; 15
     dfc:	08 f4       	brcc	.+2      	; 0xe00 <Auto_ACK+0x166>
     dfe:	58 cf       	rjmp	.-336    	; 0xcb0 <Auto_ACK+0x16>
		}


}

if(counter==15)
     e00:	80 91 98 00 	lds	r24, 0x0098
     e04:	8f 30       	cpi	r24, 0x0F	; 15
     e06:	19 f4       	brne	.+6      	; 0xe0e <Auto_ACK+0x174>
       	flag=1 ;
     e08:	81 e0       	ldi	r24, 0x01	; 1
     e0a:	80 93 99 00 	sts	0x0099, r24
}
     e0e:	2e 96       	adiw	r28, 0x0e	; 14
     e10:	0f b6       	in	r0, 0x3f	; 63
     e12:	f8 94       	cli
     e14:	de bf       	out	0x3e, r29	; 62
     e16:	0f be       	out	0x3f, r0	; 63
     e18:	cd bf       	out	0x3d, r28	; 61
     e1a:	cf 91       	pop	r28
     e1c:	df 91       	pop	r29
     e1e:	08 95       	ret

00000e20 <DIO_voidInit>:
static  u8 * const DIO_u8Ddrs[]={DIO_u8DDRA ,DIO_u8DDRB, DIO_u8DDRC , DIO_u8DDRD} ;
static  u8 *const DIO_u8Pins[]={DIO_u8PINA ,DIO_u8PINB, DIO_u8PINC , DIO_u8PIND} ;


extern void DIO_voidInit(void)
{
     e20:	df 93       	push	r29
     e22:	cf 93       	push	r28
     e24:	cd b7       	in	r28, 0x3d	; 61
     e26:	de b7       	in	r29, 0x3e	; 62

/*Comment!:initializing Ports Directions */
*DIO_u8Ddrs[DIO_u8PORT0]=DIO_u8PORTA_DIR;
     e28:	e0 91 84 00 	lds	r30, 0x0084
     e2c:	f0 91 85 00 	lds	r31, 0x0085
     e30:	8f ee       	ldi	r24, 0xEF	; 239
     e32:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT1]=DIO_u8PORTB_DIR;
     e34:	e0 91 86 00 	lds	r30, 0x0086
     e38:	f0 91 87 00 	lds	r31, 0x0087
     e3c:	8f ef       	ldi	r24, 0xFF	; 255
     e3e:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT2]=DIO_u8PORTC_DIR;
     e40:	e0 91 88 00 	lds	r30, 0x0088
     e44:	f0 91 89 00 	lds	r31, 0x0089
     e48:	8f ef       	ldi	r24, 0xFF	; 255
     e4a:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT3]=DIO_u8PORTD_DIR;
     e4c:	e0 91 8a 00 	lds	r30, 0x008A
     e50:	f0 91 8b 00 	lds	r31, 0x008B
     e54:	8f ef       	ldi	r24, 0xFF	; 255
     e56:	80 83       	st	Z, r24

/*Comment!:initializing Ports Value  */
*DIO_u8Ports[DIO_u8PORT0] =(DIO_u8PORTA_DIR & DIO_u8PORTA_VAL) | ((~DIO_u8PORTA_DIR)&*DIO_u8Ports[DIO_u8PORT0] );
     e58:	a0 91 7c 00 	lds	r26, 0x007C
     e5c:	b0 91 7d 00 	lds	r27, 0x007D
     e60:	e0 91 7c 00 	lds	r30, 0x007C
     e64:	f0 91 7d 00 	lds	r31, 0x007D
     e68:	80 81       	ld	r24, Z
     e6a:	80 71       	andi	r24, 0x10	; 16
     e6c:	8c 93       	st	X, r24
*DIO_u8Ports[DIO_u8PORT1] =(DIO_u8PORTB_DIR & DIO_u8PORTB_VAL)| ((~DIO_u8PORTB_DIR)&*DIO_u8Ports[DIO_u8PORT1] );
     e6e:	e0 91 7e 00 	lds	r30, 0x007E
     e72:	f0 91 7f 00 	lds	r31, 0x007F
     e76:	10 82       	st	Z, r1
*DIO_u8Ports[DIO_u8PORT2] =(DIO_u8PORTC_DIR & DIO_u8PORTC_VAL)| ((~DIO_u8PORTC_DIR)&*DIO_u8Ports[DIO_u8PORT2] );
     e78:	e0 91 80 00 	lds	r30, 0x0080
     e7c:	f0 91 81 00 	lds	r31, 0x0081
     e80:	10 82       	st	Z, r1
*DIO_u8Ports[DIO_u8PORT3] =(DIO_u8PORTD_DIR & DIO_u8PORTD_VAL)| ((~DIO_u8PORTD_DIR)&*DIO_u8Ports[DIO_u8PORT3] );
     e82:	e0 91 82 00 	lds	r30, 0x0082
     e86:	f0 91 83 00 	lds	r31, 0x0083
     e8a:	10 82       	st	Z, r1

}
     e8c:	cf 91       	pop	r28
     e8e:	df 91       	pop	r29
     e90:	08 95       	ret

00000e92 <DIO_u8ReadPinVal>:


extern u8 DIO_u8ReadPinVal(u8 Copy_u8PinIdx,u8* Copy_u8PtrToval)
{
     e92:	df 93       	push	r29
     e94:	cf 93       	push	r28
     e96:	00 d0       	rcall	.+0      	; 0xe98 <DIO_u8ReadPinVal+0x6>
     e98:	00 d0       	rcall	.+0      	; 0xe9a <DIO_u8ReadPinVal+0x8>
     e9a:	00 d0       	rcall	.+0      	; 0xe9c <DIO_u8ReadPinVal+0xa>
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
     ea0:	8c 83       	std	Y+4, r24	; 0x04
     ea2:	7e 83       	std	Y+6, r23	; 0x06
     ea4:	6d 83       	std	Y+5, r22	; 0x05

	 u8 Local_u8CheckPinState=ok ;
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	8b 83       	std	Y+3, r24	; 0x03
	if(Copy_u8PinIdx<DIO_u8PINMAXIDX)
     eaa:	8c 81       	ldd	r24, Y+4	; 0x04
     eac:	8f 31       	cpi	r24, 0x1F	; 31
     eae:	80 f5       	brcc	.+96     	; 0xf10 <DIO_u8ReadPinVal+0x7e>
	    {

		u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
     eb0:	8c 81       	ldd	r24, Y+4	; 0x04
     eb2:	86 95       	lsr	r24
     eb4:	86 95       	lsr	r24
     eb6:	86 95       	lsr	r24
     eb8:	8a 83       	std	Y+2, r24	; 0x02
		u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
     eba:	8c 81       	ldd	r24, Y+4	; 0x04
     ebc:	87 70       	andi	r24, 0x07	; 7
     ebe:	89 83       	std	Y+1, r24	; 0x01

		* Copy_u8PtrToval=get_bit(*DIO_u8Pins[local_u8CheckPinPlace],local_u8MapPin);
     ec0:	8a 81       	ldd	r24, Y+2	; 0x02
     ec2:	88 2f       	mov	r24, r24
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	88 0f       	add	r24, r24
     ec8:	99 1f       	adc	r25, r25
     eca:	fc 01       	movw	r30, r24
     ecc:	e4 57       	subi	r30, 0x74	; 116
     ece:	ff 4f       	sbci	r31, 0xFF	; 255
     ed0:	01 90       	ld	r0, Z+
     ed2:	f0 81       	ld	r31, Z
     ed4:	e0 2d       	mov	r30, r0
     ed6:	80 81       	ld	r24, Z
     ed8:	48 2f       	mov	r20, r24
     eda:	50 e0       	ldi	r21, 0x00	; 0
     edc:	89 81       	ldd	r24, Y+1	; 0x01
     ede:	28 2f       	mov	r18, r24
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	81 e0       	ldi	r24, 0x01	; 1
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	02 c0       	rjmp	.+4      	; 0xeec <DIO_u8ReadPinVal+0x5a>
     ee8:	88 0f       	add	r24, r24
     eea:	99 1f       	adc	r25, r25
     eec:	2a 95       	dec	r18
     eee:	e2 f7       	brpl	.-8      	; 0xee8 <DIO_u8ReadPinVal+0x56>
     ef0:	9a 01       	movw	r18, r20
     ef2:	28 23       	and	r18, r24
     ef4:	39 23       	and	r19, r25
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
     ef8:	88 2f       	mov	r24, r24
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	a9 01       	movw	r20, r18
     efe:	02 c0       	rjmp	.+4      	; 0xf04 <DIO_u8ReadPinVal+0x72>
     f00:	55 95       	asr	r21
     f02:	47 95       	ror	r20
     f04:	8a 95       	dec	r24
     f06:	e2 f7       	brpl	.-8      	; 0xf00 <DIO_u8ReadPinVal+0x6e>
     f08:	ca 01       	movw	r24, r20
     f0a:	ed 81       	ldd	r30, Y+5	; 0x05
     f0c:	fe 81       	ldd	r31, Y+6	; 0x06
     f0e:	80 83       	st	Z, r24
    }
    else
    {

    }
return    Local_u8CheckPinState=ok ;
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	8b 83       	std	Y+3, r24	; 0x03
     f14:	8b 81       	ldd	r24, Y+3	; 0x03
}
     f16:	26 96       	adiw	r28, 0x06	; 6
     f18:	0f b6       	in	r0, 0x3f	; 63
     f1a:	f8 94       	cli
     f1c:	de bf       	out	0x3e, r29	; 62
     f1e:	0f be       	out	0x3f, r0	; 63
     f20:	cd bf       	out	0x3d, r28	; 61
     f22:	cf 91       	pop	r28
     f24:	df 91       	pop	r29
     f26:	08 95       	ret

00000f28 <DIO_u8WritePinVal>:

extern u8 DIO_u8WritePinVal(u8 Copy_u8PinIdx,u8 Copy_u8Pinval)
{
     f28:	df 93       	push	r29
     f2a:	cf 93       	push	r28
     f2c:	00 d0       	rcall	.+0      	; 0xf2e <DIO_u8WritePinVal+0x6>
     f2e:	00 d0       	rcall	.+0      	; 0xf30 <DIO_u8WritePinVal+0x8>
     f30:	00 d0       	rcall	.+0      	; 0xf32 <DIO_u8WritePinVal+0xa>
     f32:	cd b7       	in	r28, 0x3d	; 61
     f34:	de b7       	in	r29, 0x3e	; 62
     f36:	8d 83       	std	Y+5, r24	; 0x05
     f38:	6e 83       	std	Y+6, r22	; 0x06
	 u8 Local_u8CheckPinState=ok ;
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	8c 83       	std	Y+4, r24	; 0x04

	    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
     f3e:	8d 81       	ldd	r24, Y+5	; 0x05
     f40:	80 32       	cpi	r24, 0x20	; 32
     f42:	10 f0       	brcs	.+4      	; 0xf48 <DIO_u8WritePinVal+0x20>
	    {
	    	 Local_u8CheckPinState=error ;
     f44:	1c 82       	std	Y+4, r1	; 0x04
     f46:	64 c0       	rjmp	.+200    	; 0x1010 <DIO_u8WritePinVal+0xe8>
	    }
	    else
	    {
	    	 u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
     f48:	8d 81       	ldd	r24, Y+5	; 0x05
     f4a:	86 95       	lsr	r24
     f4c:	86 95       	lsr	r24
     f4e:	86 95       	lsr	r24
     f50:	8b 83       	std	Y+3, r24	; 0x03
	    		 u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
     f52:	8d 81       	ldd	r24, Y+5	; 0x05
     f54:	87 70       	andi	r24, 0x07	; 7
     f56:	8a 83       	std	Y+2, r24	; 0x02
	    	     u8 local_u8PinDir;
	    	     local_u8PinDir=get_bit(*DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin);
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	88 2f       	mov	r24, r24
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	fc 01       	movw	r30, r24
     f64:	ec 57       	subi	r30, 0x7C	; 124
     f66:	ff 4f       	sbci	r31, 0xFF	; 255
     f68:	01 90       	ld	r0, Z+
     f6a:	f0 81       	ld	r31, Z
     f6c:	e0 2d       	mov	r30, r0
     f6e:	80 81       	ld	r24, Z
     f70:	48 2f       	mov	r20, r24
     f72:	50 e0       	ldi	r21, 0x00	; 0
     f74:	8a 81       	ldd	r24, Y+2	; 0x02
     f76:	28 2f       	mov	r18, r24
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <DIO_u8WritePinVal+0x5c>
     f80:	88 0f       	add	r24, r24
     f82:	99 1f       	adc	r25, r25
     f84:	2a 95       	dec	r18
     f86:	e2 f7       	brpl	.-8      	; 0xf80 <DIO_u8WritePinVal+0x58>
     f88:	9a 01       	movw	r18, r20
     f8a:	28 23       	and	r18, r24
     f8c:	39 23       	and	r19, r25
     f8e:	8a 81       	ldd	r24, Y+2	; 0x02
     f90:	88 2f       	mov	r24, r24
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	a9 01       	movw	r20, r18
     f96:	02 c0       	rjmp	.+4      	; 0xf9c <DIO_u8WritePinVal+0x74>
     f98:	55 95       	asr	r21
     f9a:	47 95       	ror	r20
     f9c:	8a 95       	dec	r24
     f9e:	e2 f7       	brpl	.-8      	; 0xf98 <DIO_u8WritePinVal+0x70>
     fa0:	ca 01       	movw	r24, r20
     fa2:	89 83       	std	Y+1, r24	; 0x01
	    	if(local_u8PinDir==1)
     fa4:	89 81       	ldd	r24, Y+1	; 0x01
     fa6:	81 30       	cpi	r24, 0x01	; 1
     fa8:	99 f5       	brne	.+102    	; 0x1010 <DIO_u8WritePinVal+0xe8>
	    	{
	    	assign_bit(*DIO_u8Ports[local_u8CheckPinPlace],local_u8MapPin,Copy_u8Pinval);
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	88 2f       	mov	r24, r24
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	88 0f       	add	r24, r24
     fb2:	99 1f       	adc	r25, r25
     fb4:	fc 01       	movw	r30, r24
     fb6:	e4 58       	subi	r30, 0x84	; 132
     fb8:	ff 4f       	sbci	r31, 0xFF	; 255
     fba:	a0 81       	ld	r26, Z
     fbc:	b1 81       	ldd	r27, Z+1	; 0x01
     fbe:	8a 81       	ldd	r24, Y+2	; 0x02
     fc0:	28 2f       	mov	r18, r24
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <DIO_u8WritePinVal+0xa6>
     fca:	88 0f       	add	r24, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	2a 95       	dec	r18
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <DIO_u8WritePinVal+0xa2>
     fd2:	28 2f       	mov	r18, r24
     fd4:	20 95       	com	r18
     fd6:	8b 81       	ldd	r24, Y+3	; 0x03
     fd8:	88 2f       	mov	r24, r24
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	88 0f       	add	r24, r24
     fde:	99 1f       	adc	r25, r25
     fe0:	fc 01       	movw	r30, r24
     fe2:	e4 58       	subi	r30, 0x84	; 132
     fe4:	ff 4f       	sbci	r31, 0xFF	; 255
     fe6:	01 90       	ld	r0, Z+
     fe8:	f0 81       	ld	r31, Z
     fea:	e0 2d       	mov	r30, r0
     fec:	80 81       	ld	r24, Z
     fee:	42 2f       	mov	r20, r18
     ff0:	48 23       	and	r20, r24
     ff2:	8e 81       	ldd	r24, Y+6	; 0x06
     ff4:	28 2f       	mov	r18, r24
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	8a 81       	ldd	r24, Y+2	; 0x02
     ffa:	88 2f       	mov	r24, r24
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	b9 01       	movw	r22, r18
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <DIO_u8WritePinVal+0xde>
    1002:	66 0f       	add	r22, r22
    1004:	77 1f       	adc	r23, r23
    1006:	8a 95       	dec	r24
    1008:	e2 f7       	brpl	.-8      	; 0x1002 <DIO_u8WritePinVal+0xda>
    100a:	cb 01       	movw	r24, r22
    100c:	84 2b       	or	r24, r20
    100e:	8c 93       	st	X, r24
	    	{

	    	}
	    }

     return  Local_u8CheckPinState ;
    1010:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1012:	26 96       	adiw	r28, 0x06	; 6
    1014:	0f b6       	in	r0, 0x3f	; 63
    1016:	f8 94       	cli
    1018:	de bf       	out	0x3e, r29	; 62
    101a:	0f be       	out	0x3f, r0	; 63
    101c:	cd bf       	out	0x3d, r28	; 61
    101e:	cf 91       	pop	r28
    1020:	df 91       	pop	r29
    1022:	08 95       	ret

00001024 <DIO_u8ReadPortVal>:


extern u8 DIO_u8ReadPortVal(u8 Copy_u8PortIdx,u8* Copy_u8PtrToval)
{
    1024:	df 93       	push	r29
    1026:	cf 93       	push	r28
    1028:	00 d0       	rcall	.+0      	; 0x102a <DIO_u8ReadPortVal+0x6>
    102a:	00 d0       	rcall	.+0      	; 0x102c <DIO_u8ReadPortVal+0x8>
    102c:	cd b7       	in	r28, 0x3d	; 61
    102e:	de b7       	in	r29, 0x3e	; 62
    1030:	8a 83       	std	Y+2, r24	; 0x02
    1032:	7c 83       	std	Y+4, r23	; 0x04
    1034:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CheckPortR=ok ;
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	84 30       	cpi	r24, 0x04	; 4
    103e:	80 f4       	brcc	.+32     	; 0x1060 <DIO_u8ReadPortVal+0x3c>
	{

	* Copy_u8PtrToval=*DIO_u8Pins[Copy_u8PortIdx] ;
    1040:	8a 81       	ldd	r24, Y+2	; 0x02
    1042:	88 2f       	mov	r24, r24
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	fc 01       	movw	r30, r24
    104c:	e4 57       	subi	r30, 0x74	; 116
    104e:	ff 4f       	sbci	r31, 0xFF	; 255
    1050:	01 90       	ld	r0, Z+
    1052:	f0 81       	ld	r31, Z
    1054:	e0 2d       	mov	r30, r0
    1056:	80 81       	ld	r24, Z
    1058:	eb 81       	ldd	r30, Y+3	; 0x03
    105a:	fc 81       	ldd	r31, Y+4	; 0x04
    105c:	80 83       	st	Z, r24
    105e:	01 c0       	rjmp	.+2      	; 0x1062 <DIO_u8ReadPortVal+0x3e>
	}
	else
	{
		Local_u8CheckPortR=error ;
    1060:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8CheckPortR ;
    1062:	89 81       	ldd	r24, Y+1	; 0x01
}
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	cf 91       	pop	r28
    106e:	df 91       	pop	r29
    1070:	08 95       	ret

00001072 <DIO_u8WritePortVal>:

extern u8 DIO_u8WritePortVal(u8 Copy_u8PortIdx,u8 Copy_u8Portval)
{
    1072:	df 93       	push	r29
    1074:	cf 93       	push	r28
    1076:	00 d0       	rcall	.+0      	; 0x1078 <DIO_u8WritePortVal+0x6>
    1078:	00 d0       	rcall	.+0      	; 0x107a <DIO_u8WritePortVal+0x8>
    107a:	cd b7       	in	r28, 0x3d	; 61
    107c:	de b7       	in	r29, 0x3e	; 62
    107e:	8b 83       	std	Y+3, r24	; 0x03
    1080:	6c 83       	std	Y+4, r22	; 0x04
     	u8 Local_u8CheckPortR=ok ;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	8a 83       	std	Y+2, r24	; 0x02
        u8 local_u8PortDir;
		if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    1086:	8b 81       	ldd	r24, Y+3	; 0x03
    1088:	84 30       	cpi	r24, 0x04	; 4
    108a:	f0 f4       	brcc	.+60     	; 0x10c8 <DIO_u8WritePortVal+0x56>
		{
				local_u8PortDir=*DIO_u8Ddrs[Copy_u8PortIdx] ;
    108c:	8b 81       	ldd	r24, Y+3	; 0x03
    108e:	88 2f       	mov	r24, r24
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	88 0f       	add	r24, r24
    1094:	99 1f       	adc	r25, r25
    1096:	fc 01       	movw	r30, r24
    1098:	ec 57       	subi	r30, 0x7C	; 124
    109a:	ff 4f       	sbci	r31, 0xFF	; 255
    109c:	01 90       	ld	r0, Z+
    109e:	f0 81       	ld	r31, Z
    10a0:	e0 2d       	mov	r30, r0
    10a2:	80 81       	ld	r24, Z
    10a4:	89 83       	std	Y+1, r24	; 0x01
			  if(local_u8PortDir==0xff)
    10a6:	89 81       	ldd	r24, Y+1	; 0x01
    10a8:	8f 3f       	cpi	r24, 0xFF	; 255
    10aa:	79 f4       	brne	.+30     	; 0x10ca <DIO_u8WritePortVal+0x58>
			  {
		        *DIO_u8Ports[Copy_u8PortIdx]= Copy_u8Portval;
    10ac:	8b 81       	ldd	r24, Y+3	; 0x03
    10ae:	88 2f       	mov	r24, r24
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	88 0f       	add	r24, r24
    10b4:	99 1f       	adc	r25, r25
    10b6:	fc 01       	movw	r30, r24
    10b8:	e4 58       	subi	r30, 0x84	; 132
    10ba:	ff 4f       	sbci	r31, 0xFF	; 255
    10bc:	01 90       	ld	r0, Z+
    10be:	f0 81       	ld	r31, Z
    10c0:	e0 2d       	mov	r30, r0
    10c2:	8c 81       	ldd	r24, Y+4	; 0x04
    10c4:	80 83       	st	Z, r24
    10c6:	01 c0       	rjmp	.+2      	; 0x10ca <DIO_u8WritePortVal+0x58>

			  }
		}
		else
		{
			Local_u8CheckPortR=error ;
    10c8:	1a 82       	std	Y+2, r1	; 0x02
		}

		return Local_u8CheckPortR ;
    10ca:	8a 81       	ldd	r24, Y+2	; 0x02
}
    10cc:	0f 90       	pop	r0
    10ce:	0f 90       	pop	r0
    10d0:	0f 90       	pop	r0
    10d2:	0f 90       	pop	r0
    10d4:	cf 91       	pop	r28
    10d6:	df 91       	pop	r29
    10d8:	08 95       	ret

000010da <DIO_u8WritePinDir>:

extern u8 DIO_u8WritePinDir(u8 Copy_u8PinIdx,u8 Copy_u8PinDir)
{
    10da:	df 93       	push	r29
    10dc:	cf 93       	push	r28
    10de:	00 d0       	rcall	.+0      	; 0x10e0 <DIO_u8WritePinDir+0x6>
    10e0:	00 d0       	rcall	.+0      	; 0x10e2 <DIO_u8WritePinDir+0x8>
    10e2:	0f 92       	push	r0
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
    10e8:	8c 83       	std	Y+4, r24	; 0x04
    10ea:	6d 83       	std	Y+5, r22	; 0x05
	     u8 Local_u8CheckPinState=ok ;
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	8b 83       	std	Y+3, r24	; 0x03

		    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
    10f0:	8c 81       	ldd	r24, Y+4	; 0x04
    10f2:	80 32       	cpi	r24, 0x20	; 32
    10f4:	10 f0       	brcs	.+4      	; 0x10fa <DIO_u8WritePinDir+0x20>
		    {
		    	 Local_u8CheckPinState=error ;
    10f6:	1b 82       	std	Y+3, r1	; 0x03
    10f8:	3b c0       	rjmp	.+118    	; 0x1170 <DIO_u8WritePinDir+0x96>
		    }
		    else
		    {
		    	u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
    10fa:	8c 81       	ldd	r24, Y+4	; 0x04
    10fc:	86 95       	lsr	r24
    10fe:	86 95       	lsr	r24
    1100:	86 95       	lsr	r24
    1102:	8a 83       	std	Y+2, r24	; 0x02
		    	u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
    1104:	8c 81       	ldd	r24, Y+4	; 0x04
    1106:	87 70       	andi	r24, 0x07	; 7
    1108:	89 83       	std	Y+1, r24	; 0x01
		    	assign_bit(* DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin,Copy_u8PinDir);
    110a:	8a 81       	ldd	r24, Y+2	; 0x02
    110c:	88 2f       	mov	r24, r24
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	fc 01       	movw	r30, r24
    1116:	ec 57       	subi	r30, 0x7C	; 124
    1118:	ff 4f       	sbci	r31, 0xFF	; 255
    111a:	a0 81       	ld	r26, Z
    111c:	b1 81       	ldd	r27, Z+1	; 0x01
    111e:	89 81       	ldd	r24, Y+1	; 0x01
    1120:	28 2f       	mov	r18, r24
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	02 c0       	rjmp	.+4      	; 0x112e <DIO_u8WritePinDir+0x54>
    112a:	88 0f       	add	r24, r24
    112c:	99 1f       	adc	r25, r25
    112e:	2a 95       	dec	r18
    1130:	e2 f7       	brpl	.-8      	; 0x112a <DIO_u8WritePinDir+0x50>
    1132:	28 2f       	mov	r18, r24
    1134:	20 95       	com	r18
    1136:	8a 81       	ldd	r24, Y+2	; 0x02
    1138:	88 2f       	mov	r24, r24
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	fc 01       	movw	r30, r24
    1142:	ec 57       	subi	r30, 0x7C	; 124
    1144:	ff 4f       	sbci	r31, 0xFF	; 255
    1146:	01 90       	ld	r0, Z+
    1148:	f0 81       	ld	r31, Z
    114a:	e0 2d       	mov	r30, r0
    114c:	80 81       	ld	r24, Z
    114e:	42 2f       	mov	r20, r18
    1150:	48 23       	and	r20, r24
    1152:	8d 81       	ldd	r24, Y+5	; 0x05
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	89 81       	ldd	r24, Y+1	; 0x01
    115a:	88 2f       	mov	r24, r24
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	b9 01       	movw	r22, r18
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <DIO_u8WritePinDir+0x8c>
    1162:	66 0f       	add	r22, r22
    1164:	77 1f       	adc	r23, r23
    1166:	8a 95       	dec	r24
    1168:	e2 f7       	brpl	.-8      	; 0x1162 <DIO_u8WritePinDir+0x88>
    116a:	cb 01       	movw	r24, r22
    116c:	84 2b       	or	r24, r20
    116e:	8c 93       	st	X, r24
		    }

	     return  Local_u8CheckPinState ;
    1170:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1172:	0f 90       	pop	r0
    1174:	0f 90       	pop	r0
    1176:	0f 90       	pop	r0
    1178:	0f 90       	pop	r0
    117a:	0f 90       	pop	r0
    117c:	cf 91       	pop	r28
    117e:	df 91       	pop	r29
    1180:	08 95       	ret

00001182 <DIO_u8WritePortDir>:

extern u8 DIO_u8WritePortDir(u8 Copy_u8PortIdx,u8 Copy_u8PortDir)
{
    1182:	df 93       	push	r29
    1184:	cf 93       	push	r28
    1186:	00 d0       	rcall	.+0      	; 0x1188 <DIO_u8WritePortDir+0x6>
    1188:	0f 92       	push	r0
    118a:	cd b7       	in	r28, 0x3d	; 61
    118c:	de b7       	in	r29, 0x3e	; 62
    118e:	8a 83       	std	Y+2, r24	; 0x02
    1190:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8CheckPortR=ok ;
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	89 83       	std	Y+1, r24	; 0x01

			if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    1196:	8a 81       	ldd	r24, Y+2	; 0x02
    1198:	84 30       	cpi	r24, 0x04	; 4
    119a:	70 f4       	brcc	.+28     	; 0x11b8 <DIO_u8WritePortDir+0x36>
			{

			*DIO_u8Ddrs[Copy_u8PortIdx]= Copy_u8PortDir;
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	88 2f       	mov	r24, r24
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	88 0f       	add	r24, r24
    11a4:	99 1f       	adc	r25, r25
    11a6:	fc 01       	movw	r30, r24
    11a8:	ec 57       	subi	r30, 0x7C	; 124
    11aa:	ff 4f       	sbci	r31, 0xFF	; 255
    11ac:	01 90       	ld	r0, Z+
    11ae:	f0 81       	ld	r31, Z
    11b0:	e0 2d       	mov	r30, r0
    11b2:	8b 81       	ldd	r24, Y+3	; 0x03
    11b4:	80 83       	st	Z, r24
    11b6:	01 c0       	rjmp	.+2      	; 0x11ba <DIO_u8WritePortDir+0x38>
			}
			else
			{
				Local_u8CheckPortR=error ;
    11b8:	19 82       	std	Y+1, r1	; 0x01
			}

			return Local_u8CheckPortR ;
    11ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    11bc:	0f 90       	pop	r0
    11be:	0f 90       	pop	r0
    11c0:	0f 90       	pop	r0
    11c2:	cf 91       	pop	r28
    11c4:	df 91       	pop	r29
    11c6:	08 95       	ret

000011c8 <DIO_u8ReadPinDir>:

extern u8 DIO_u8ReadPinDir(u8 Copy_u8PinIdx,u8 * Copy_u8PtrToDir)
{
    11c8:	df 93       	push	r29
    11ca:	cf 93       	push	r28
    11cc:	00 d0       	rcall	.+0      	; 0x11ce <DIO_u8ReadPinDir+0x6>
    11ce:	00 d0       	rcall	.+0      	; 0x11d0 <DIO_u8ReadPinDir+0x8>
    11d0:	00 d0       	rcall	.+0      	; 0x11d2 <DIO_u8ReadPinDir+0xa>
    11d2:	cd b7       	in	r28, 0x3d	; 61
    11d4:	de b7       	in	r29, 0x3e	; 62
    11d6:	8c 83       	std	Y+4, r24	; 0x04
    11d8:	7e 83       	std	Y+6, r23	; 0x06
    11da:	6d 83       	std	Y+5, r22	; 0x05
	 u8 Local_u8CheckPinState=ok ;
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	8b 83       	std	Y+3, r24	; 0x03


	    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
    11e0:	8c 81       	ldd	r24, Y+4	; 0x04
    11e2:	80 32       	cpi	r24, 0x20	; 32
    11e4:	10 f0       	brcs	.+4      	; 0x11ea <DIO_u8ReadPinDir+0x22>
	    {
	    	 Local_u8CheckPinState=error ;
    11e6:	1b 82       	std	Y+3, r1	; 0x03
    11e8:	30 c0       	rjmp	.+96     	; 0x124a <DIO_u8ReadPinDir+0x82>
	    }
	    else
	    {
	    	u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS;
    11ea:	8c 81       	ldd	r24, Y+4	; 0x04
    11ec:	86 95       	lsr	r24
    11ee:	86 95       	lsr	r24
    11f0:	86 95       	lsr	r24
    11f2:	8a 83       	std	Y+2, r24	; 0x02
	    		 u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
    11f4:	8c 81       	ldd	r24, Y+4	; 0x04
    11f6:	87 70       	andi	r24, 0x07	; 7
    11f8:	89 83       	std	Y+1, r24	; 0x01
	    	* Copy_u8PtrToDir=get_bit(*DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin);
    11fa:	8a 81       	ldd	r24, Y+2	; 0x02
    11fc:	88 2f       	mov	r24, r24
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	88 0f       	add	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	fc 01       	movw	r30, r24
    1206:	ec 57       	subi	r30, 0x7C	; 124
    1208:	ff 4f       	sbci	r31, 0xFF	; 255
    120a:	01 90       	ld	r0, Z+
    120c:	f0 81       	ld	r31, Z
    120e:	e0 2d       	mov	r30, r0
    1210:	80 81       	ld	r24, Z
    1212:	48 2f       	mov	r20, r24
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	81 e0       	ldi	r24, 0x01	; 1
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	02 c0       	rjmp	.+4      	; 0x1226 <DIO_u8ReadPinDir+0x5e>
    1222:	88 0f       	add	r24, r24
    1224:	99 1f       	adc	r25, r25
    1226:	2a 95       	dec	r18
    1228:	e2 f7       	brpl	.-8      	; 0x1222 <DIO_u8ReadPinDir+0x5a>
    122a:	9a 01       	movw	r18, r20
    122c:	28 23       	and	r18, r24
    122e:	39 23       	and	r19, r25
    1230:	89 81       	ldd	r24, Y+1	; 0x01
    1232:	88 2f       	mov	r24, r24
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	a9 01       	movw	r20, r18
    1238:	02 c0       	rjmp	.+4      	; 0x123e <DIO_u8ReadPinDir+0x76>
    123a:	55 95       	asr	r21
    123c:	47 95       	ror	r20
    123e:	8a 95       	dec	r24
    1240:	e2 f7       	brpl	.-8      	; 0x123a <DIO_u8ReadPinDir+0x72>
    1242:	ca 01       	movw	r24, r20
    1244:	ed 81       	ldd	r30, Y+5	; 0x05
    1246:	fe 81       	ldd	r31, Y+6	; 0x06
    1248:	80 83       	st	Z, r24
	    }
	return  Local_u8CheckPinState ;
    124a:	8b 81       	ldd	r24, Y+3	; 0x03
}
    124c:	26 96       	adiw	r28, 0x06	; 6
    124e:	0f b6       	in	r0, 0x3f	; 63
    1250:	f8 94       	cli
    1252:	de bf       	out	0x3e, r29	; 62
    1254:	0f be       	out	0x3f, r0	; 63
    1256:	cd bf       	out	0x3d, r28	; 61
    1258:	cf 91       	pop	r28
    125a:	df 91       	pop	r29
    125c:	08 95       	ret

0000125e <DIO_u8ReadPortDir>:

extern u8 DIO_u8ReadPortDir(u8 Copy_u8PortIdx,u8 *Copy_u8PtrToDir)
{
    125e:	df 93       	push	r29
    1260:	cf 93       	push	r28
    1262:	00 d0       	rcall	.+0      	; 0x1264 <DIO_u8ReadPortDir+0x6>
    1264:	00 d0       	rcall	.+0      	; 0x1266 <DIO_u8ReadPortDir+0x8>
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
    126a:	8a 83       	std	Y+2, r24	; 0x02
    126c:	7c 83       	std	Y+4, r23	; 0x04
    126e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CheckPortR=ok ;
    1270:	81 e0       	ldi	r24, 0x01	; 1
    1272:	89 83       	std	Y+1, r24	; 0x01

		if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    1274:	8a 81       	ldd	r24, Y+2	; 0x02
    1276:	84 30       	cpi	r24, 0x04	; 4
    1278:	80 f4       	brcc	.+32     	; 0x129a <DIO_u8ReadPortDir+0x3c>
		{

		* Copy_u8PtrToDir=*DIO_u8Pins[Copy_u8PortIdx] ;
    127a:	8a 81       	ldd	r24, Y+2	; 0x02
    127c:	88 2f       	mov	r24, r24
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	88 0f       	add	r24, r24
    1282:	99 1f       	adc	r25, r25
    1284:	fc 01       	movw	r30, r24
    1286:	e4 57       	subi	r30, 0x74	; 116
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	01 90       	ld	r0, Z+
    128c:	f0 81       	ld	r31, Z
    128e:	e0 2d       	mov	r30, r0
    1290:	80 81       	ld	r24, Z
    1292:	eb 81       	ldd	r30, Y+3	; 0x03
    1294:	fc 81       	ldd	r31, Y+4	; 0x04
    1296:	80 83       	st	Z, r24
    1298:	01 c0       	rjmp	.+2      	; 0x129c <DIO_u8ReadPortDir+0x3e>
		}
		else
		{
			Local_u8CheckPortR=error ;
    129a:	19 82       	std	Y+1, r1	; 0x01
		}

		return Local_u8CheckPortR ;
    129c:	89 81       	ldd	r24, Y+1	; 0x01
}
    129e:	0f 90       	pop	r0
    12a0:	0f 90       	pop	r0
    12a2:	0f 90       	pop	r0
    12a4:	0f 90       	pop	r0
    12a6:	cf 91       	pop	r28
    12a8:	df 91       	pop	r29
    12aa:	08 95       	ret

000012ac <nrf24_init>:
#include "DIO-interface.h"
uint8_t payload_len;

/* init the hardware pins */
void nrf24_init() 
{
    12ac:	df 93       	push	r29
    12ae:	cf 93       	push	r28
    12b0:	cd b7       	in	r28, 0x3d	; 61
    12b2:	de b7       	in	r29, 0x3e	; 62
    nrf24_setupPins();
    12b4:	0e 94 49 0c 	call	0x1892	; 0x1892 <nrf24_setupPins>
    DIO_u8WritePinVal(CE , DIO_u8LOW);
    12b8:	80 e0       	ldi	r24, 0x00	; 0
    12ba:	60 e0       	ldi	r22, 0x00	; 0
    12bc:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	61 e0       	ldi	r22, 0x01	; 1
    12c4:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
}
    12c8:	cf 91       	pop	r28
    12ca:	df 91       	pop	r29
    12cc:	08 95       	ret

000012ce <nrf24_config>:

/* configure the module */
void nrf24_config(uint8_t channel, uint8_t pay_length)
{
    12ce:	df 93       	push	r29
    12d0:	cf 93       	push	r28
    12d2:	00 d0       	rcall	.+0      	; 0x12d4 <nrf24_config+0x6>
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
    12d8:	89 83       	std	Y+1, r24	; 0x01
    12da:	6a 83       	std	Y+2, r22	; 0x02
    /* Use static payload length ... */
    payload_len = pay_length;
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	80 93 a4 00 	sts	0x00A4, r24

    // Set RF channel
    nrf24_configRegister(RF_CH,channel);
    12e2:	85 e0       	ldi	r24, 0x05	; 5
    12e4:	69 81       	ldd	r22, Y+1	; 0x01
    12e6:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Set length of incoming payload 
    nrf24_configRegister(RX_PW_P0, 0); // Auto-ACK pipe ...
    12ea:	81 e1       	ldi	r24, 0x11	; 17
    12ec:	60 e0       	ldi	r22, 0x00	; 0
    12ee:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
    12f2:	90 91 a4 00 	lds	r25, 0x00A4
    12f6:	82 e1       	ldi	r24, 0x12	; 18
    12f8:	69 2f       	mov	r22, r25
    12fa:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P2, 0); // Pipe not used
    12fe:	83 e1       	ldi	r24, 0x13	; 19
    1300:	60 e0       	ldi	r22, 0x00	; 0
    1302:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used 
    1306:	84 e1       	ldi	r24, 0x14	; 20
    1308:	60 e0       	ldi	r22, 0x00	; 0
    130a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used 
    130e:	85 e1       	ldi	r24, 0x15	; 21
    1310:	60 e0       	ldi	r22, 0x00	; 0
    1312:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used
    1316:	86 e1       	ldi	r24, 0x16	; 22
    1318:	60 e0       	ldi	r22, 0x00	; 0
    131a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // 1 Mbps, TX gain: 0dbm
    nrf24_configRegister(RF_SETUP, (0<<RF_DR)|((0x03)<<RF_PWR));
    131e:	86 e0       	ldi	r24, 0x06	; 6
    1320:	66 e0       	ldi	r22, 0x06	; 6
    1322:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // CRC enable, 1 byte CRC length
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    1326:	80 e0       	ldi	r24, 0x00	; 0
    1328:	68 e0       	ldi	r22, 0x08	; 8
    132a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Auto Acknowledgment // i made a change in (1<<ENAA_P0)|(1<<ENAA_P1)
    nrf24_configRegister(EN_AA,(0<<ENAA_P0)|(0<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	60 e0       	ldi	r22, 0x00	; 0
    1332:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Enable RX addresses
    nrf24_configRegister(EN_RXADDR,(0<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
    1336:	82 e0       	ldi	r24, 0x02	; 2
    1338:	62 e0       	ldi	r22, 0x02	; 2
    133a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
    nrf24_configRegister(SETUP_RETR,(0x04<<ARD)|(0x0F<<ARC));
    133e:	84 e0       	ldi	r24, 0x04	; 4
    1340:	6f e4       	ldi	r22, 0x4F	; 79
    1342:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Dynamic length configurations: No dynamic length
    nrf24_configRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
    1346:	8c e1       	ldi	r24, 0x1C	; 28
    1348:	60 e0       	ldi	r22, 0x00	; 0
    134a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    // Start listening
    nrf24_powerUpRx();
    134e:	0e 94 f6 0a 	call	0x15ec	; 0x15ec <nrf24_powerUpRx>
}
    1352:	0f 90       	pop	r0
    1354:	0f 90       	pop	r0
    1356:	cf 91       	pop	r28
    1358:	df 91       	pop	r29
    135a:	08 95       	ret

0000135c <nrf24_rx_address>:

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
    135c:	df 93       	push	r29
    135e:	cf 93       	push	r28
    1360:	00 d0       	rcall	.+0      	; 0x1362 <nrf24_rx_address+0x6>
    1362:	cd b7       	in	r28, 0x3d	; 61
    1364:	de b7       	in	r29, 0x3e	; 62
    1366:	9a 83       	std	Y+2, r25	; 0x02
    1368:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CE , DIO_u8LOW);
    136a:	80 e0       	ldi	r24, 0x00	; 0
    136c:	60 e0       	ldi	r22, 0x00	; 0
    136e:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
    1372:	29 81       	ldd	r18, Y+1	; 0x01
    1374:	3a 81       	ldd	r19, Y+2	; 0x02
    1376:	8b e0       	ldi	r24, 0x0B	; 11
    1378:	b9 01       	movw	r22, r18
    137a:	45 e0       	ldi	r20, 0x05	; 5
    137c:	0e 94 26 0c 	call	0x184c	; 0x184c <nrf24_writeRegister>
    DIO_u8WritePinVal(CE , DIO_u8HIGH);
    1380:	80 e0       	ldi	r24, 0x00	; 0
    1382:	61 e0       	ldi	r22, 0x01	; 1
    1384:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
}
    1388:	0f 90       	pop	r0
    138a:	0f 90       	pop	r0
    138c:	cf 91       	pop	r28
    138e:	df 91       	pop	r29
    1390:	08 95       	ret

00001392 <nrf24_payload_length>:

/* Returns the payload length */
uint8_t nrf24_payload_length()
{
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	cd b7       	in	r28, 0x3d	; 61
    1398:	de b7       	in	r29, 0x3e	; 62
    return payload_len;
    139a:	80 91 a4 00 	lds	r24, 0x00A4
}
    139e:	cf 91       	pop	r28
    13a0:	df 91       	pop	r29
    13a2:	08 95       	ret

000013a4 <nrf24_tx_address>:

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
    13a4:	df 93       	push	r29
    13a6:	cf 93       	push	r28
    13a8:	00 d0       	rcall	.+0      	; 0x13aa <nrf24_tx_address+0x6>
    13aa:	cd b7       	in	r28, 0x3d	; 61
    13ac:	de b7       	in	r29, 0x3e	; 62
    13ae:	9a 83       	std	Y+2, r25	; 0x02
    13b0:	89 83       	std	Y+1, r24	; 0x01
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
   nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
    13b2:	29 81       	ldd	r18, Y+1	; 0x01
    13b4:	3a 81       	ldd	r19, Y+2	; 0x02
    13b6:	8a e0       	ldi	r24, 0x0A	; 10
    13b8:	b9 01       	movw	r22, r18
    13ba:	45 e0       	ldi	r20, 0x05	; 5
    13bc:	0e 94 26 0c 	call	0x184c	; 0x184c <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
    13c0:	29 81       	ldd	r18, Y+1	; 0x01
    13c2:	3a 81       	ldd	r19, Y+2	; 0x02
    13c4:	80 e1       	ldi	r24, 0x10	; 16
    13c6:	b9 01       	movw	r22, r18
    13c8:	45 e0       	ldi	r20, 0x05	; 5
    13ca:	0e 94 26 0c 	call	0x184c	; 0x184c <nrf24_writeRegister>
}
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    13d2:	cf 91       	pop	r28
    13d4:	df 91       	pop	r29
    13d6:	08 95       	ret

000013d8 <nrf24_dataReady>:

/* Checks if data is available for reading */
/* Returns 1 if data is ready ... */
uint8_t nrf24_dataReady() 
{
    13d8:	df 93       	push	r29
    13da:	cf 93       	push	r28
    13dc:	00 d0       	rcall	.+0      	; 0x13de <nrf24_dataReady+0x6>
    13de:	cd b7       	in	r28, 0x3d	; 61
    13e0:	de b7       	in	r29, 0x3e	; 62
    // See note in getData() function - just checking RX_DR isn't good enough
    uint8_t status = nrf24_getStatus();
    13e2:	0e 94 bd 0a 	call	0x157a	; 0x157a <nrf24_getStatus>
    13e6:	89 83       	std	Y+1, r24	; 0x01

    // We can short circuit on RX_DR, but if it's not set, we still need
    // to check the FIFO for any pending packets
    if ( status & (1 << RX_DR) ) 
    13e8:	89 81       	ldd	r24, Y+1	; 0x01
    13ea:	88 2f       	mov	r24, r24
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	80 74       	andi	r24, 0x40	; 64
    13f0:	90 70       	andi	r25, 0x00	; 0
    13f2:	00 97       	sbiw	r24, 0x00	; 0
    13f4:	19 f0       	breq	.+6      	; 0x13fc <nrf24_dataReady+0x24>
    {
        return 1;
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	8a 83       	std	Y+2, r24	; 0x02
    13fa:	07 c0       	rjmp	.+14     	; 0x140a <nrf24_dataReady+0x32>
    }

    return !nrf24_rxFifoEmpty();;
    13fc:	0e 94 0b 0a 	call	0x1416	; 0x1416 <nrf24_rxFifoEmpty>
    1400:	1a 82       	std	Y+2, r1	; 0x02
    1402:	88 23       	and	r24, r24
    1404:	11 f4       	brne	.+4      	; 0x140a <nrf24_dataReady+0x32>
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	8a 83       	std	Y+2, r24	; 0x02
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    140c:	0f 90       	pop	r0
    140e:	0f 90       	pop	r0
    1410:	cf 91       	pop	r28
    1412:	df 91       	pop	r29
    1414:	08 95       	ret

00001416 <nrf24_rxFifoEmpty>:

/* Checks if receive FIFO is empty or not */
uint8_t nrf24_rxFifoEmpty()
{
    1416:	df 93       	push	r29
    1418:	cf 93       	push	r28
    141a:	0f 92       	push	r0
    141c:	cd b7       	in	r28, 0x3d	; 61
    141e:	de b7       	in	r29, 0x3e	; 62
    uint8_t fifoStatus;

    nrf24_readRegister(FIFO_STATUS,&fifoStatus,1);
    1420:	87 e1       	ldi	r24, 0x17	; 23
    1422:	9e 01       	movw	r18, r28
    1424:	2f 5f       	subi	r18, 0xFF	; 255
    1426:	3f 4f       	sbci	r19, 0xFF	; 255
    1428:	b9 01       	movw	r22, r18
    142a:	41 e0       	ldi	r20, 0x01	; 1
    142c:	0e 94 01 0c 	call	0x1802	; 0x1802 <nrf24_readRegister>
    
    return (fifoStatus & (1 << RX_EMPTY));
    1430:	89 81       	ldd	r24, Y+1	; 0x01
    1432:	81 70       	andi	r24, 0x01	; 1
}
    1434:	0f 90       	pop	r0
    1436:	cf 91       	pop	r28
    1438:	df 91       	pop	r29
    143a:	08 95       	ret

0000143c <nrf24_payloadLength>:

/* Returns the length of data waiting in the RX fifo */
uint8_t nrf24_payloadLength()
{
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	0f 92       	push	r0
    1442:	cd b7       	in	r28, 0x3d	; 61
    1444:	de b7       	in	r29, 0x3e	; 62
    uint8_t status;

    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1446:	81 e0       	ldi	r24, 0x01	; 1
    1448:	60 e0       	ldi	r22, 0x00	; 0
    144a:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    spi_transfer(R_RX_PL_WID);
    144e:	80 e6       	ldi	r24, 0x60	; 96
    1450:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    status = spi_transfer(0x00);
    1454:	80 e0       	ldi	r24, 0x00	; 0
    1456:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    145a:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    145c:	81 e0       	ldi	r24, 0x01	; 1
    145e:	61 e0       	ldi	r22, 0x01	; 1
    1460:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    return status;
    1464:	89 81       	ldd	r24, Y+1	; 0x01
}
    1466:	0f 90       	pop	r0
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <nrf24_getData>:

/* Reads payload bytes into data array */
void nrf24_getData(uint8_t* data) 
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	00 d0       	rcall	.+0      	; 0x1474 <nrf24_getData+0x6>
    1474:	cd b7       	in	r28, 0x3d	; 61
    1476:	de b7       	in	r29, 0x3e	; 62
    1478:	9a 83       	std	Y+2, r25	; 0x02
    147a:	89 83       	std	Y+1, r24	; 0x01
    /* Pull down chip select */
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    147c:	81 e0       	ldi	r24, 0x01	; 1
    147e:	60 e0       	ldi	r22, 0x00	; 0
    1480:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    /* Send cmd to read rx payload */
    spi_transfer( R_RX_PAYLOAD );
    1484:	81 e6       	ldi	r24, 0x61	; 97
    1486:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    
    /* Read payload */
    nrf24_transferSync(data,data,payload_len);
    148a:	20 91 a4 00 	lds	r18, 0x00A4
    148e:	89 81       	ldd	r24, Y+1	; 0x01
    1490:	9a 81       	ldd	r25, Y+2	; 0x02
    1492:	49 81       	ldd	r20, Y+1	; 0x01
    1494:	5a 81       	ldd	r21, Y+2	; 0x02
    1496:	ba 01       	movw	r22, r20
    1498:	42 2f       	mov	r20, r18
    149a:	0e 94 8a 0b 	call	0x1714	; 0x1714 <nrf24_transferSync>
    
    /* Pull up chip select */
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	61 e0       	ldi	r22, 0x01	; 1
    14a2:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    /* Reset status register */
    nrf24_configRegister(STATUS,(1<<RX_DR));   
    14a6:	87 e0       	ldi	r24, 0x07	; 7
    14a8:	60 e4       	ldi	r22, 0x40	; 64
    14aa:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
}
    14ae:	0f 90       	pop	r0
    14b0:	0f 90       	pop	r0
    14b2:	cf 91       	pop	r28
    14b4:	df 91       	pop	r29
    14b6:	08 95       	ret

000014b8 <nrf24_retransmissionCount>:

/* Returns the number of retransmissions occured for the last message */
uint8_t nrf24_retransmissionCount()
{
    14b8:	df 93       	push	r29
    14ba:	cf 93       	push	r28
    14bc:	0f 92       	push	r0
    14be:	cd b7       	in	r28, 0x3d	; 61
    14c0:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;
    nrf24_readRegister(OBSERVE_TX,&rv,1);
    14c2:	88 e0       	ldi	r24, 0x08	; 8
    14c4:	9e 01       	movw	r18, r28
    14c6:	2f 5f       	subi	r18, 0xFF	; 255
    14c8:	3f 4f       	sbci	r19, 0xFF	; 255
    14ca:	b9 01       	movw	r22, r18
    14cc:	41 e0       	ldi	r20, 0x01	; 1
    14ce:	0e 94 01 0c 	call	0x1802	; 0x1802 <nrf24_readRegister>
    rv = rv & 0x0F;
    14d2:	89 81       	ldd	r24, Y+1	; 0x01
    14d4:	8f 70       	andi	r24, 0x0F	; 15
    14d6:	89 83       	std	Y+1, r24	; 0x01
    return rv;
    14d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    14da:	0f 90       	pop	r0
    14dc:	cf 91       	pop	r28
    14de:	df 91       	pop	r29
    14e0:	08 95       	ret

000014e2 <nrf24_send>:

// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
void nrf24_send(uint8_t* value) 
{    
    14e2:	df 93       	push	r29
    14e4:	cf 93       	push	r28
    14e6:	00 d0       	rcall	.+0      	; 0x14e8 <nrf24_send+0x6>
    14e8:	cd b7       	in	r28, 0x3d	; 61
    14ea:	de b7       	in	r29, 0x3e	; 62
    14ec:	9a 83       	std	Y+2, r25	; 0x02
    14ee:	89 83       	std	Y+1, r24	; 0x01
    /* Go to Standby-I first */
	  DIO_u8WritePinVal(CE , DIO_u8LOW);
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	60 e0       	ldi	r22, 0x00	; 0
    14f4:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
     
    /* Set to transmitter mode , Power up if needed */
    nrf24_powerUpTx();
    14f8:	0e 94 18 0b 	call	0x1630	; 0x1630 <nrf24_powerUpTx>

    /* Do we really need to flush TX fifo each time ? */
    #if 1
        /* Pull down chip select */
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	60 e0       	ldi	r22, 0x00	; 0
    1500:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

        /* Write cmd to flush transmit FIFO */
        spi_transfer(FLUSH_TX);     
    1504:	81 ee       	ldi	r24, 0xE1	; 225
    1506:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>

        /* Pull up chip select */
        DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    150a:	81 e0       	ldi	r24, 0x01	; 1
    150c:	61 e0       	ldi	r22, 0x01	; 1
    150e:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    #endif 

    /* Pull down chip select */
        DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	60 e0       	ldi	r22, 0x00	; 0
    1516:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

    /* Write cmd to write payload */
    spi_transfer(W_TX_PAYLOAD);
    151a:	80 ea       	ldi	r24, 0xA0	; 160
    151c:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>

    /* Write payload */
    nrf24_transmitSync(value,payload_len);   
    1520:	20 91 a4 00 	lds	r18, 0x00A4
    1524:	89 81       	ldd	r24, Y+1	; 0x01
    1526:	9a 81       	ldd	r25, Y+2	; 0x02
    1528:	62 2f       	mov	r22, r18
    152a:	0e 94 c1 0b 	call	0x1782	; 0x1782 <nrf24_transmitSync>

    /* Pull up chip select */
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    152e:	81 e0       	ldi	r24, 0x01	; 1
    1530:	61 e0       	ldi	r22, 0x01	; 1
    1532:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

    /* Start the transmission */
    DIO_u8WritePinVal(CE , DIO_u8HIGH);
    1536:	80 e0       	ldi	r24, 0x00	; 0
    1538:	61 e0       	ldi	r22, 0x01	; 1
    153a:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
}
    153e:	0f 90       	pop	r0
    1540:	0f 90       	pop	r0
    1542:	cf 91       	pop	r28
    1544:	df 91       	pop	r29
    1546:	08 95       	ret

00001548 <nrf24_isSending>:

uint8_t nrf24_isSending()
{
    1548:	df 93       	push	r29
    154a:	cf 93       	push	r28
    154c:	00 d0       	rcall	.+0      	; 0x154e <nrf24_isSending+0x6>
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    uint8_t status;

    /* read the current status */
    status = nrf24_getStatus();
    1552:	0e 94 bd 0a 	call	0x157a	; 0x157a <nrf24_getStatus>
    1556:	89 83       	std	Y+1, r24	; 0x01
                
    /* if sending successful (TX_DS) or max retries exceded (MAX_RT). */
    if((status & ((1 << TX_DS)  | (1 << MAX_RT))))
    1558:	89 81       	ldd	r24, Y+1	; 0x01
    155a:	88 2f       	mov	r24, r24
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	80 73       	andi	r24, 0x30	; 48
    1560:	90 70       	andi	r25, 0x00	; 0
    1562:	00 97       	sbiw	r24, 0x00	; 0
    1564:	11 f0       	breq	.+4      	; 0x156a <nrf24_isSending+0x22>
    {        
        return 0; /* false */
    1566:	1a 82       	std	Y+2, r1	; 0x02
    1568:	02 c0       	rjmp	.+4      	; 0x156e <nrf24_isSending+0x26>
    }

    return 1; /* true */
    156a:	81 e0       	ldi	r24, 0x01	; 1
    156c:	8a 83       	std	Y+2, r24	; 0x02
    156e:	8a 81       	ldd	r24, Y+2	; 0x02

}
    1570:	0f 90       	pop	r0
    1572:	0f 90       	pop	r0
    1574:	cf 91       	pop	r28
    1576:	df 91       	pop	r29
    1578:	08 95       	ret

0000157a <nrf24_getStatus>:

uint8_t nrf24_getStatus()
{
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	0f 92       	push	r0
    1580:	cd b7       	in	r28, 0x3d	; 61
    1582:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	60 e0       	ldi	r22, 0x00	; 0
    1588:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    rv = spi_transfer(NOP);
    158c:	8f ef       	ldi	r24, 0xFF	; 255
    158e:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    1592:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	61 e0       	ldi	r22, 0x01	; 1
    1598:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    return rv;
    159c:	89 81       	ldd	r24, Y+1	; 0x01
}
    159e:	0f 90       	pop	r0
    15a0:	cf 91       	pop	r28
    15a2:	df 91       	pop	r29
    15a4:	08 95       	ret

000015a6 <nrf24_lastMessageStatus>:

uint8_t nrf24_lastMessageStatus()
{
    15a6:	df 93       	push	r29
    15a8:	cf 93       	push	r28
    15aa:	00 d0       	rcall	.+0      	; 0x15ac <nrf24_lastMessageStatus+0x6>
    15ac:	cd b7       	in	r28, 0x3d	; 61
    15ae:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;

    rv = nrf24_getStatus();
    15b0:	0e 94 bd 0a 	call	0x157a	; 0x157a <nrf24_getStatus>
    15b4:	89 83       	std	Y+1, r24	; 0x01

    /* Transmission went OK */
    if((rv & ((1 << TX_DS))))
    15b6:	89 81       	ldd	r24, Y+1	; 0x01
    15b8:	88 2f       	mov	r24, r24
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	80 72       	andi	r24, 0x20	; 32
    15be:	90 70       	andi	r25, 0x00	; 0
    15c0:	00 97       	sbiw	r24, 0x00	; 0
    15c2:	11 f0       	breq	.+4      	; 0x15c8 <nrf24_lastMessageStatus+0x22>
    {
        return NRF24_TRANSMISSON_OK;
    15c4:	1a 82       	std	Y+2, r1	; 0x02
    15c6:	0c c0       	rjmp	.+24     	; 0x15e0 <nrf24_lastMessageStatus+0x3a>
    }
    /* Maximum retransmission count is reached */
    /* Last message probably went missing ... */
    else if((rv & ((1 << MAX_RT))))
    15c8:	89 81       	ldd	r24, Y+1	; 0x01
    15ca:	88 2f       	mov	r24, r24
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	80 71       	andi	r24, 0x10	; 16
    15d0:	90 70       	andi	r25, 0x00	; 0
    15d2:	00 97       	sbiw	r24, 0x00	; 0
    15d4:	19 f0       	breq	.+6      	; 0x15dc <nrf24_lastMessageStatus+0x36>
    {
        return NRF24_MESSAGE_LOST;
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	8a 83       	std	Y+2, r24	; 0x02
    15da:	02 c0       	rjmp	.+4      	; 0x15e0 <nrf24_lastMessageStatus+0x3a>
    }  
    /* Probably still sending ... */
    else
    {
        return 0xFF;
    15dc:	8f ef       	ldi	r24, 0xFF	; 255
    15de:	8a 83       	std	Y+2, r24	; 0x02
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    }
}
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <nrf24_powerUpRx>:

void nrf24_powerUpRx()
{     
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	60 e0       	ldi	r22, 0x00	; 0
    15f8:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    spi_transfer(FLUSH_RX);
    15fc:	82 ee       	ldi	r24, 0xE2	; 226
    15fe:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	61 e0       	ldi	r22, 0x01	; 1
    1606:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    160a:	87 e0       	ldi	r24, 0x07	; 7
    160c:	60 e7       	ldi	r22, 0x70	; 112
    160e:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    DIO_u8WritePinVal(CE , DIO_u8LOW);
    1612:	80 e0       	ldi	r24, 0x00	; 0
    1614:	60 e0       	ldi	r22, 0x00	; 0
    1616:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));    
    161a:	80 e0       	ldi	r24, 0x00	; 0
    161c:	6b e0       	ldi	r22, 0x0B	; 11
    161e:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
    DIO_u8WritePinVal(CE , DIO_u8HIGH);}
    1622:	80 e0       	ldi	r24, 0x00	; 0
    1624:	61 e0       	ldi	r22, 0x01	; 1
    1626:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    162a:	cf 91       	pop	r28
    162c:	df 91       	pop	r29
    162e:	08 95       	ret

00001630 <nrf24_powerUpTx>:

void nrf24_powerUpTx()
{
    1630:	df 93       	push	r29
    1632:	cf 93       	push	r28
    1634:	cd b7       	in	r28, 0x3d	; 61
    1636:	de b7       	in	r29, 0x3e	; 62
    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    1638:	87 e0       	ldi	r24, 0x07	; 7
    163a:	60 e7       	ldi	r22, 0x70	; 112
    163c:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>

    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
    1640:	80 e0       	ldi	r24, 0x00	; 0
    1642:	6a e0       	ldi	r22, 0x0A	; 10
    1644:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
}
    1648:	cf 91       	pop	r28
    164a:	df 91       	pop	r29
    164c:	08 95       	ret

0000164e <nrf24_powerDown>:

void nrf24_powerDown()
{
    164e:	df 93       	push	r29
    1650:	cf 93       	push	r28
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
	  DIO_u8WritePinVal(CE , DIO_u8LOW);
    1656:	80 e0       	ldi	r24, 0x00	; 0
    1658:	60 e0       	ldi	r22, 0x00	; 0
    165a:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    165e:	80 e0       	ldi	r24, 0x00	; 0
    1660:	68 e0       	ldi	r22, 0x08	; 8
    1662:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <nrf24_configRegister>
}
    1666:	cf 91       	pop	r28
    1668:	df 91       	pop	r29
    166a:	08 95       	ret

0000166c <spi_transfer>:

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
    166c:	df 93       	push	r29
    166e:	cf 93       	push	r28
    1670:	00 d0       	rcall	.+0      	; 0x1672 <spi_transfer+0x6>
    1672:	00 d0       	rcall	.+0      	; 0x1674 <spi_transfer+0x8>
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
    1678:	8c 83       	std	Y+4, r24	; 0x04
    uint8_t i = 0;
    167a:	1a 82       	std	Y+2, r1	; 0x02
    uint8_t rx = 0;    
    167c:	19 82       	std	Y+1, r1	; 0x01
    uint8_t temp=0 ;
    167e:	1b 82       	std	Y+3, r1	; 0x03
    DIO_u8WritePinVal(SCK , DIO_u8LOW);
    1680:	82 e0       	ldi	r24, 0x02	; 2
    1682:	60 e0       	ldi	r22, 0x00	; 0
    1684:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

    for(i=0;i<8;i++)
    1688:	1a 82       	std	Y+2, r1	; 0x02
    168a:	39 c0       	rjmp	.+114    	; 0x16fe <spi_transfer+0x92>
    {

        if(tx & (1<<(7-i)))
    168c:	8c 81       	ldd	r24, Y+4	; 0x04
    168e:	48 2f       	mov	r20, r24
    1690:	50 e0       	ldi	r21, 0x00	; 0
    1692:	8a 81       	ldd	r24, Y+2	; 0x02
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	87 e0       	ldi	r24, 0x07	; 7
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	82 1b       	sub	r24, r18
    169e:	93 0b       	sbc	r25, r19
    16a0:	9a 01       	movw	r18, r20
    16a2:	02 c0       	rjmp	.+4      	; 0x16a8 <spi_transfer+0x3c>
    16a4:	35 95       	asr	r19
    16a6:	27 95       	ror	r18
    16a8:	8a 95       	dec	r24
    16aa:	e2 f7       	brpl	.-8      	; 0x16a4 <spi_transfer+0x38>
    16ac:	c9 01       	movw	r24, r18
    16ae:	81 70       	andi	r24, 0x01	; 1
    16b0:	90 70       	andi	r25, 0x00	; 0
    16b2:	88 23       	and	r24, r24
    16b4:	29 f0       	breq	.+10     	; 0x16c0 <spi_transfer+0x54>
        {
        	  DIO_u8WritePinVal(MOSI , DIO_u8HIGH);
    16b6:	83 e0       	ldi	r24, 0x03	; 3
    16b8:	61 e0       	ldi	r22, 0x01	; 1
    16ba:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    16be:	04 c0       	rjmp	.+8      	; 0x16c8 <spi_transfer+0x5c>
        }
        else
        {
        	DIO_u8WritePinVal(MOSI , DIO_u8LOW);
    16c0:	83 e0       	ldi	r24, 0x03	; 3
    16c2:	60 e0       	ldi	r22, 0x00	; 0
    16c4:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
        }

        DIO_u8WritePinVal(SCK , DIO_u8HIGH);
    16c8:	82 e0       	ldi	r24, 0x02	; 2
    16ca:	61 e0       	ldi	r22, 0x01	; 1
    16cc:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>

        rx = rx << 1;
    16d0:	89 81       	ldd	r24, Y+1	; 0x01
    16d2:	88 0f       	add	r24, r24
    16d4:	89 83       	std	Y+1, r24	; 0x01
        DIO_u8ReadPinVal(MISO , &temp);
    16d6:	9e 01       	movw	r18, r28
    16d8:	2d 5f       	subi	r18, 0xFD	; 253
    16da:	3f 4f       	sbci	r19, 0xFF	; 255
    16dc:	84 e0       	ldi	r24, 0x04	; 4
    16de:	b9 01       	movw	r22, r18
    16e0:	0e 94 49 07 	call	0xe92	; 0xe92 <DIO_u8ReadPinVal>
        if(temp)
    16e4:	8b 81       	ldd	r24, Y+3	; 0x03
    16e6:	88 23       	and	r24, r24
    16e8:	19 f0       	breq	.+6      	; 0x16f0 <spi_transfer+0x84>
        {
            rx |= 0x01;
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	81 60       	ori	r24, 0x01	; 1
    16ee:	89 83       	std	Y+1, r24	; 0x01
        }

        DIO_u8WritePinVal(SCK , DIO_u8LOW);
    16f0:	82 e0       	ldi	r24, 0x02	; 2
    16f2:	60 e0       	ldi	r22, 0x00	; 0
    16f4:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    uint8_t i = 0;
    uint8_t rx = 0;    
    uint8_t temp=0 ;
    DIO_u8WritePinVal(SCK , DIO_u8LOW);

    for(i=0;i<8;i++)
    16f8:	8a 81       	ldd	r24, Y+2	; 0x02
    16fa:	8f 5f       	subi	r24, 0xFF	; 255
    16fc:	8a 83       	std	Y+2, r24	; 0x02
    16fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1700:	88 30       	cpi	r24, 0x08	; 8
    1702:	20 f2       	brcs	.-120    	; 0x168c <spi_transfer+0x20>
        }

        DIO_u8WritePinVal(SCK , DIO_u8LOW);
    }

    return rx;
    1704:	89 81       	ldd	r24, Y+1	; 0x01
}
    1706:	0f 90       	pop	r0
    1708:	0f 90       	pop	r0
    170a:	0f 90       	pop	r0
    170c:	0f 90       	pop	r0
    170e:	cf 91       	pop	r28
    1710:	df 91       	pop	r29
    1712:	08 95       	ret

00001714 <nrf24_transferSync>:

/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    1714:	0f 93       	push	r16
    1716:	1f 93       	push	r17
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	00 d0       	rcall	.+0      	; 0x171e <nrf24_transferSync+0xa>
    171e:	00 d0       	rcall	.+0      	; 0x1720 <nrf24_transferSync+0xc>
    1720:	00 d0       	rcall	.+0      	; 0x1722 <nrf24_transferSync+0xe>
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62
    1726:	9b 83       	std	Y+3, r25	; 0x03
    1728:	8a 83       	std	Y+2, r24	; 0x02
    172a:	7d 83       	std	Y+5, r23	; 0x05
    172c:	6c 83       	std	Y+4, r22	; 0x04
    172e:	4e 83       	std	Y+6, r20	; 0x06
    uint8_t i;

    for(i=0;i<len;i++)
    1730:	19 82       	std	Y+1, r1	; 0x01
    1732:	18 c0       	rjmp	.+48     	; 0x1764 <nrf24_transferSync+0x50>
    {
        datain[i] = spi_transfer(dataout[i]);
    1734:	89 81       	ldd	r24, Y+1	; 0x01
    1736:	28 2f       	mov	r18, r24
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	8c 81       	ldd	r24, Y+4	; 0x04
    173c:	9d 81       	ldd	r25, Y+5	; 0x05
    173e:	8c 01       	movw	r16, r24
    1740:	02 0f       	add	r16, r18
    1742:	13 1f       	adc	r17, r19
    1744:	89 81       	ldd	r24, Y+1	; 0x01
    1746:	28 2f       	mov	r18, r24
    1748:	30 e0       	ldi	r19, 0x00	; 0
    174a:	8a 81       	ldd	r24, Y+2	; 0x02
    174c:	9b 81       	ldd	r25, Y+3	; 0x03
    174e:	fc 01       	movw	r30, r24
    1750:	e2 0f       	add	r30, r18
    1752:	f3 1f       	adc	r31, r19
    1754:	80 81       	ld	r24, Z
    1756:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    175a:	f8 01       	movw	r30, r16
    175c:	80 83       	st	Z, r24
/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    uint8_t i;

    for(i=0;i<len;i++)
    175e:	89 81       	ldd	r24, Y+1	; 0x01
    1760:	8f 5f       	subi	r24, 0xFF	; 255
    1762:	89 83       	std	Y+1, r24	; 0x01
    1764:	99 81       	ldd	r25, Y+1	; 0x01
    1766:	8e 81       	ldd	r24, Y+6	; 0x06
    1768:	98 17       	cp	r25, r24
    176a:	20 f3       	brcs	.-56     	; 0x1734 <nrf24_transferSync+0x20>
    {
        datain[i] = spi_transfer(dataout[i]);
    }

}
    176c:	26 96       	adiw	r28, 0x06	; 6
    176e:	0f b6       	in	r0, 0x3f	; 63
    1770:	f8 94       	cli
    1772:	de bf       	out	0x3e, r29	; 62
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	cd bf       	out	0x3d, r28	; 61
    1778:	cf 91       	pop	r28
    177a:	df 91       	pop	r29
    177c:	1f 91       	pop	r17
    177e:	0f 91       	pop	r16
    1780:	08 95       	ret

00001782 <nrf24_transmitSync>:

/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    1782:	df 93       	push	r29
    1784:	cf 93       	push	r28
    1786:	00 d0       	rcall	.+0      	; 0x1788 <nrf24_transmitSync+0x6>
    1788:	00 d0       	rcall	.+0      	; 0x178a <nrf24_transmitSync+0x8>
    178a:	cd b7       	in	r28, 0x3d	; 61
    178c:	de b7       	in	r29, 0x3e	; 62
    178e:	9b 83       	std	Y+3, r25	; 0x03
    1790:	8a 83       	std	Y+2, r24	; 0x02
    1792:	6c 83       	std	Y+4, r22	; 0x04
    uint8_t i;
    
    for(i=0;i<len;i++)
    1794:	19 82       	std	Y+1, r1	; 0x01
    1796:	0e c0       	rjmp	.+28     	; 0x17b4 <nrf24_transmitSync+0x32>
    {
        spi_transfer(dataout[i]);
    1798:	89 81       	ldd	r24, Y+1	; 0x01
    179a:	28 2f       	mov	r18, r24
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	8a 81       	ldd	r24, Y+2	; 0x02
    17a0:	9b 81       	ldd	r25, Y+3	; 0x03
    17a2:	fc 01       	movw	r30, r24
    17a4:	e2 0f       	add	r30, r18
    17a6:	f3 1f       	adc	r31, r19
    17a8:	80 81       	ld	r24, Z
    17aa:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    uint8_t i;
    
    for(i=0;i<len;i++)
    17ae:	89 81       	ldd	r24, Y+1	; 0x01
    17b0:	8f 5f       	subi	r24, 0xFF	; 255
    17b2:	89 83       	std	Y+1, r24	; 0x01
    17b4:	99 81       	ldd	r25, Y+1	; 0x01
    17b6:	8c 81       	ldd	r24, Y+4	; 0x04
    17b8:	98 17       	cp	r25, r24
    17ba:	70 f3       	brcs	.-36     	; 0x1798 <nrf24_transmitSync+0x16>
    {
        spi_transfer(dataout[i]);
    }

}
    17bc:	0f 90       	pop	r0
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	0f 90       	pop	r0
    17c4:	cf 91       	pop	r28
    17c6:	df 91       	pop	r29
    17c8:	08 95       	ret

000017ca <nrf24_configRegister>:

/* Clocks only one byte into the given nrf24 register */
void nrf24_configRegister(uint8_t reg, uint8_t value)
{
    17ca:	df 93       	push	r29
    17cc:	cf 93       	push	r28
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <nrf24_configRegister+0x6>
    17d0:	cd b7       	in	r28, 0x3d	; 61
    17d2:	de b7       	in	r29, 0x3e	; 62
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	6a 83       	std	Y+2, r22	; 0x02
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    17d8:	81 e0       	ldi	r24, 0x01	; 1
    17da:	60 e0       	ldi	r22, 0x00	; 0
    17dc:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    17e0:	89 81       	ldd	r24, Y+1	; 0x01
    17e2:	8f 71       	andi	r24, 0x1F	; 31
    17e4:	80 62       	ori	r24, 0x20	; 32
    17e6:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    spi_transfer(value);
    17ea:	8a 81       	ldd	r24, Y+2	; 0x02
    17ec:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);}
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	61 e0       	ldi	r22, 0x01	; 1
    17f4:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    17f8:	0f 90       	pop	r0
    17fa:	0f 90       	pop	r0
    17fc:	cf 91       	pop	r28
    17fe:	df 91       	pop	r29
    1800:	08 95       	ret

00001802 <nrf24_readRegister>:

/* Read single register from nrf24 */
void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
{
    1802:	df 93       	push	r29
    1804:	cf 93       	push	r28
    1806:	00 d0       	rcall	.+0      	; 0x1808 <nrf24_readRegister+0x6>
    1808:	00 d0       	rcall	.+0      	; 0x180a <nrf24_readRegister+0x8>
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	7b 83       	std	Y+3, r23	; 0x03
    1812:	6a 83       	std	Y+2, r22	; 0x02
    1814:	4c 83       	std	Y+4, r20	; 0x04
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1816:	81 e0       	ldi	r24, 0x01	; 1
    1818:	60 e0       	ldi	r22, 0x00	; 0
    181a:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
    181e:	89 81       	ldd	r24, Y+1	; 0x01
    1820:	8f 71       	andi	r24, 0x1F	; 31
    1822:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    nrf24_transferSync(value,value,len);
    1826:	8a 81       	ldd	r24, Y+2	; 0x02
    1828:	9b 81       	ldd	r25, Y+3	; 0x03
    182a:	2a 81       	ldd	r18, Y+2	; 0x02
    182c:	3b 81       	ldd	r19, Y+3	; 0x03
    182e:	b9 01       	movw	r22, r18
    1830:	4c 81       	ldd	r20, Y+4	; 0x04
    1832:	0e 94 8a 0b 	call	0x1714	; 0x1714 <nrf24_transferSync>
	  DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1836:	81 e0       	ldi	r24, 0x01	; 1
    1838:	61 e0       	ldi	r22, 0x01	; 1
    183a:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
}
    183e:	0f 90       	pop	r0
    1840:	0f 90       	pop	r0
    1842:	0f 90       	pop	r0
    1844:	0f 90       	pop	r0
    1846:	cf 91       	pop	r28
    1848:	df 91       	pop	r29
    184a:	08 95       	ret

0000184c <nrf24_writeRegister>:

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
    184c:	df 93       	push	r29
    184e:	cf 93       	push	r28
    1850:	00 d0       	rcall	.+0      	; 0x1852 <nrf24_writeRegister+0x6>
    1852:	00 d0       	rcall	.+0      	; 0x1854 <nrf24_writeRegister+0x8>
    1854:	cd b7       	in	r28, 0x3d	; 61
    1856:	de b7       	in	r29, 0x3e	; 62
    1858:	89 83       	std	Y+1, r24	; 0x01
    185a:	7b 83       	std	Y+3, r23	; 0x03
    185c:	6a 83       	std	Y+2, r22	; 0x02
    185e:	4c 83       	std	Y+4, r20	; 0x04
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	60 e0       	ldi	r22, 0x00	; 0
    1864:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    1868:	89 81       	ldd	r24, Y+1	; 0x01
    186a:	8f 71       	andi	r24, 0x1F	; 31
    186c:	80 62       	ori	r24, 0x20	; 32
    186e:	0e 94 36 0b 	call	0x166c	; 0x166c <spi_transfer>
    nrf24_transmitSync(value,len);
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	9b 81       	ldd	r25, Y+3	; 0x03
    1876:	6c 81       	ldd	r22, Y+4	; 0x04
    1878:	0e 94 c1 0b 	call	0x1782	; 0x1782 <nrf24_transmitSync>
	  DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	61 e0       	ldi	r22, 0x01	; 1
    1880:	0e 94 94 07 	call	0xf28	; 0xf28 <DIO_u8WritePinVal>
}
    1884:	0f 90       	pop	r0
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	0f 90       	pop	r0
    188c:	cf 91       	pop	r28
    188e:	df 91       	pop	r29
    1890:	08 95       	ret

00001892 <nrf24_setupPins>:
void nrf24_setupPins()
{
    1892:	df 93       	push	r29
    1894:	cf 93       	push	r28
    1896:	cd b7       	in	r28, 0x3d	; 61
    1898:	de b7       	in	r29, 0x3e	; 62

	DIO_u8WritePinDir(CE , DIO_u8HIGH);
    189a:	80 e0       	ldi	r24, 0x00	; 0
    189c:	61 e0       	ldi	r22, 0x01	; 1
    189e:	0e 94 6d 08 	call	0x10da	; 0x10da <DIO_u8WritePinDir>
	DIO_u8WritePinDir(CSN , DIO_u8HIGH);
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	61 e0       	ldi	r22, 0x01	; 1
    18a6:	0e 94 6d 08 	call	0x10da	; 0x10da <DIO_u8WritePinDir>
	DIO_u8WritePinDir(SCK , DIO_u8HIGH);
    18aa:	82 e0       	ldi	r24, 0x02	; 2
    18ac:	61 e0       	ldi	r22, 0x01	; 1
    18ae:	0e 94 6d 08 	call	0x10da	; 0x10da <DIO_u8WritePinDir>
	DIO_u8WritePinDir(MOSI , DIO_u8HIGH);
    18b2:	83 e0       	ldi	r24, 0x03	; 3
    18b4:	61 e0       	ldi	r22, 0x01	; 1
    18b6:	0e 94 6d 08 	call	0x10da	; 0x10da <DIO_u8WritePinDir>
	DIO_u8WritePinDir(MISO , DIO_u8LOW);
    18ba:	84 e0       	ldi	r24, 0x04	; 4
    18bc:	60 e0       	ldi	r22, 0x00	; 0
    18be:	0e 94 6d 08 	call	0x10da	; 0x10da <DIO_u8WritePinDir>
}
    18c2:	cf 91       	pop	r28
    18c4:	df 91       	pop	r29
    18c6:	08 95       	ret

000018c8 <__prologue_saves__>:
    18c8:	2f 92       	push	r2
    18ca:	3f 92       	push	r3
    18cc:	4f 92       	push	r4
    18ce:	5f 92       	push	r5
    18d0:	6f 92       	push	r6
    18d2:	7f 92       	push	r7
    18d4:	8f 92       	push	r8
    18d6:	9f 92       	push	r9
    18d8:	af 92       	push	r10
    18da:	bf 92       	push	r11
    18dc:	cf 92       	push	r12
    18de:	df 92       	push	r13
    18e0:	ef 92       	push	r14
    18e2:	ff 92       	push	r15
    18e4:	0f 93       	push	r16
    18e6:	1f 93       	push	r17
    18e8:	cf 93       	push	r28
    18ea:	df 93       	push	r29
    18ec:	cd b7       	in	r28, 0x3d	; 61
    18ee:	de b7       	in	r29, 0x3e	; 62
    18f0:	ca 1b       	sub	r28, r26
    18f2:	db 0b       	sbc	r29, r27
    18f4:	0f b6       	in	r0, 0x3f	; 63
    18f6:	f8 94       	cli
    18f8:	de bf       	out	0x3e, r29	; 62
    18fa:	0f be       	out	0x3f, r0	; 63
    18fc:	cd bf       	out	0x3d, r28	; 61
    18fe:	09 94       	ijmp

00001900 <__epilogue_restores__>:
    1900:	2a 88       	ldd	r2, Y+18	; 0x12
    1902:	39 88       	ldd	r3, Y+17	; 0x11
    1904:	48 88       	ldd	r4, Y+16	; 0x10
    1906:	5f 84       	ldd	r5, Y+15	; 0x0f
    1908:	6e 84       	ldd	r6, Y+14	; 0x0e
    190a:	7d 84       	ldd	r7, Y+13	; 0x0d
    190c:	8c 84       	ldd	r8, Y+12	; 0x0c
    190e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1910:	aa 84       	ldd	r10, Y+10	; 0x0a
    1912:	b9 84       	ldd	r11, Y+9	; 0x09
    1914:	c8 84       	ldd	r12, Y+8	; 0x08
    1916:	df 80       	ldd	r13, Y+7	; 0x07
    1918:	ee 80       	ldd	r14, Y+6	; 0x06
    191a:	fd 80       	ldd	r15, Y+5	; 0x05
    191c:	0c 81       	ldd	r16, Y+4	; 0x04
    191e:	1b 81       	ldd	r17, Y+3	; 0x03
    1920:	aa 81       	ldd	r26, Y+2	; 0x02
    1922:	b9 81       	ldd	r27, Y+1	; 0x01
    1924:	ce 0f       	add	r28, r30
    1926:	d1 1d       	adc	r29, r1
    1928:	0f b6       	in	r0, 0x3f	; 63
    192a:	f8 94       	cli
    192c:	de bf       	out	0x3e, r29	; 62
    192e:	0f be       	out	0x3f, r0	; 63
    1930:	cd bf       	out	0x3d, r28	; 61
    1932:	ed 01       	movw	r28, r26
    1934:	08 95       	ret

00001936 <_exit>:
    1936:	f8 94       	cli

00001938 <__stop_program>:
    1938:	ff cf       	rjmp	.-2      	; 0x1938 <__stop_program>
