###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:37:32 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][1] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  4.886
= Slack Time                   -1.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.068 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.724 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.014 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.402 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.548 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.605 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.687 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.770 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.848 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.915 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.101 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.292 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    2.992 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.487 | 
     | dma_reg_tx/U1404                                   | S ^ -> Y v   | MUX2X1  | 0.173 | 0.331 |   4.886 |    3.818 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.173 | 0.000 |   4.886 |    3.818 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.068 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.252 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.491 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.754 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    2.007 | 
     | FECTS_clks_clk___L5_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.188 |    2.256 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.164 | 0.002 |   1.191 |    2.258 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][3] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  4.892
= Slack Time                   -1.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.067 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.725 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.014 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.403 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.549 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.606 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.688 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.771 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.848 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.915 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.102 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.293 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    2.993 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.488 | 
     | dma_reg_tx/U1340                                   | S ^ -> Y v   | MUX2X1  | 0.125 | 0.337 |   4.892 |    3.825 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.125 | 0.000 |   4.892 |    3.825 | 
     | t_bvalid][3]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.067 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.251 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.490 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.753 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    2.006 | 
     | FECTS_clks_clk___L5_I65                            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.245 |   1.184 |    2.251 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.153 | 0.004 |   1.187 |    2.254 | 
     | t_bvalid][3]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][30] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][30] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.840
- Arrival Time                  4.899
= Slack Time                   -1.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.060 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.733 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.022 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.410 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.556 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.613 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.695 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.778 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.856 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.923 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.109 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.309 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.941 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.412 | 
     | dma_reg_tx/U215                                   | S ^ -> Y v   | MUX2X1  | 0.163 | 0.427 |   4.899 |    3.839 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][30] | D v          | DFFSR   | 0.163 | 0.000 |   4.899 |    3.840 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.060 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.244 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.483 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.746 | 
     | FECTS_clks_clk___L4_I11                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    2.015 | 
     | FECTS_clks_clk___L5_I62                           | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.251 |   1.206 |    2.265 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][30] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.210 |    2.270 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][0] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  4.887
= Slack Time                   -1.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.059 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.733 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.023 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.411 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.557 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.614 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.696 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.779 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.857 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.924 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.110 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.301 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.001 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.496 | 
     | dma_reg_tx/U1436                                   | S ^ -> Y v   | MUX2X1  | 0.125 | 0.332 |   4.887 |    3.828 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.125 | 0.000 |   4.887 |    3.829 | 
     | t_bvalid][0]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.059 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.243 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.482 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.745 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.998 | 
     | FECTS_clks_clk___L5_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.188 |    2.247 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.191 |    2.250 | 
     | t_bvalid][0]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][27] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][27] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.192
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  4.888
= Slack Time                   -1.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.058 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.734 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.024 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.412 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.558 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.615 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.697 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.780 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.858 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.925 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.111 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.302 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.002 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.497 | 
     | dma_reg_tx/U316                                   | S ^ -> Y v   | MUX2X1  | 0.120 | 0.333 |   4.887 |    3.830 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][27] | D v          | DFFSR   | 0.120 | 0.000 |   4.888 |    3.830 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.058 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.242 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.481 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.744 | 
     | FECTS_clks_clk___L4_I12                           | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.997 | 
     | FECTS_clks_clk___L5_I67                           | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.188 |    2.246 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][27] | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.192 |    2.249 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][6] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  4.883
= Slack Time                   -1.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.057 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.735 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.024 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.413 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.559 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.616 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.697 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.781 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.858 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.925 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.112 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.312 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.943 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.414 | 
     | dma_reg_tx/U1248                                   | S ^ -> Y v   | MUX2X1  | 0.115 | 0.411 |   4.883 |    3.826 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.115 | 0.000 |   4.883 |    3.826 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.057 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.241 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.480 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.752 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.995 | 
     | FECTS_clks_clk___L5_I103                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.182 |    2.240 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.151 | 0.004 |   1.186 |    2.243 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][7] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.827
- Arrival Time                  4.883
= Slack Time                   -1.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.056 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.736 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.025 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.414 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.560 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.617 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.699 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.782 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.859 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.926 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.113 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.313 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.945 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.416 | 
     | dma_reg_tx/U1216                                   | S ^ -> Y v   | MUX2X1  | 0.110 | 0.411 |   4.883 |    3.827 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.110 | 0.000 |   4.883 |    3.827 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.056 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.240 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.479 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.751 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.994 | 
     | FECTS_clks_clk___L5_I103                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.183 |    2.239 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.151 | 0.003 |   1.186 |    2.242 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][5] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.836
- Arrival Time                  4.889
= Slack Time                   -1.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.053 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.739 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.028 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.416 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.562 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.620 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.701 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.785 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.862 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.929 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.116 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.306 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.007 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.501 | 
     | dma_reg_tx/U1276                                   | S ^ -> Y v   | MUX2X1  | 0.122 | 0.334 |   4.889 |    3.835 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.122 | 0.000 |   4.889 |    3.836 | 
     | t_bvalid][5]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.053 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.238 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.477 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.739 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.992 | 
     | FECTS_clks_clk___L5_I64                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.254 |   1.193 |    2.247 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.163 | 0.004 |   1.197 |    2.251 | 
     | t_bvalid][5]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][12] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][12] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.835
- Arrival Time                  4.884
= Slack Time                   -1.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.049 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.743 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.032 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.420 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.567 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.624 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.705 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.789 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.866 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.933 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.120 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.310 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.011 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.505 | 
     | dma_reg_tx/U796                                   | S ^ -> Y v   | MUX2X1  | 0.125 | 0.329 |   4.884 |    3.835 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][12] | D v          | DFFSR   | 0.125 | 0.000 |   4.884 |    3.835 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.049 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.234 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.472 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.744 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.988 | 
     | FECTS_clks_clk___L5_I102                          | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.190 |    2.239 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][12] | CLK ^        | DFFSR   | 0.188 | 0.009 |   1.199 |    2.248 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][11] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][11] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.219
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.901
= Slack Time                   -1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.044 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.748 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.038 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.426 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.572 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.629 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.711 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.794 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.872 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.939 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.125 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.325 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.957 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.428 | 
     | dma_reg_tx/U832                                   | S ^ -> Y v   | MUX2X1  | 0.119 | 0.429 |   4.901 |    3.857 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][11] | D v          | DFFSR   | 0.119 | 0.000 |   4.901 |    3.858 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.044 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.228 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.467 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.730 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    2.007 | 
     | FECTS_clks_clk___L5_I57                           | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.205 |    2.249 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][11] | CLK ^        | DFFSR   | 0.164 | 0.014 |   1.219 |    2.263 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][14] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][14] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.200
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.839
- Arrival Time                  4.882
= Slack Time                   -1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.044 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.749 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.038 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.426 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.572 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.629 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.711 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.794 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.872 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.939 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.126 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.316 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.016 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.511 | 
     | dma_reg_tx/U732                                   | S ^ -> Y v   | MUX2X1  | 0.114 | 0.327 |   4.882 |    3.838 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][14] | D v          | DFFSR   | 0.114 | 0.000 |   4.882 |    3.839 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.044 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.228 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.467 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.738 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.982 | 
     | FECTS_clks_clk___L5_I102                          | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.190 |    2.234 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][14] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.200 |    2.244 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][26] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][26] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  4.880
= Slack Time                   -1.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.043 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.749 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.038 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.427 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.573 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.630 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.711 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.795 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.872 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.939 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.126 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.316 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.017 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.511 | 
     | dma_reg_tx/U348                                   | S ^ -> Y v   | MUX2X1  | 0.116 | 0.325 |   4.880 |    3.836 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][26] | D v          | DFFSR   | 0.116 | 0.000 |   4.880 |    3.837 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.043 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.227 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.466 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.738 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.981 | 
     | FECTS_clks_clk___L5_I102                          | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.190 |    2.233 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][26] | CLK ^        | DFFSR   | 0.188 | 0.009 |   1.199 |    2.242 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][22] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][22] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.201
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.840
- Arrival Time                  4.881
= Slack Time                   -1.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.041 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.751 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.041 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.429 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.575 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.632 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.714 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.797 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.875 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.942 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.128 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.312 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.927 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.391 | 
     | dma_reg_tx/U486                                   | S ^ -> Y v   | MUX2X1  | 0.115 | 0.449 |   4.881 |    3.840 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][22] | D v          | DFFSR   | 0.115 | 0.000 |   4.881 |    3.840 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.041 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.225 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.464 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.727 | 
     | FECTS_clks_clk___L4_I11                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.996 | 
     | FECTS_clks_clk___L5_I59                           | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.240 |   1.195 |    2.236 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][22] | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.201 |    2.241 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][7] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.201
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.841
- Arrival Time                  4.881
= Slack Time                   -1.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.041 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.752 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.041 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.429 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.575 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.632 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.714 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.797 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.875 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.942 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.129 | 
     | dma_reg_tx/U110                                  | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.313 | 
     | dma_reg_tx/U161                                  | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.927 | 
     | dma_reg_tx/FE_OFCC70_n90                         | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.391 | 
     | dma_reg_tx/U966                                  | S ^ -> Y v   | MUX2X1  | 0.119 | 0.449 |   4.881 |    3.840 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][7] | D v          | DFFSR   | 0.119 | 0.000 |   4.881 |    3.841 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.041 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.225 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.464 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.727 | 
     | FECTS_clks_clk___L4_I11                          | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.996 | 
     | FECTS_clks_clk___L5_I61                          | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.241 |   1.196 |    2.237 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][7] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.201 |    2.242 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][2] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.212
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.851
- Arrival Time                  4.891
= Slack Time                   -1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.040 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.752 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.041 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.430 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.576 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.633 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.715 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.798 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.875 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.942 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.129 | 
     | dma_reg_tx/U118                                  | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.329 | 
     | dma_reg_tx/U146                                  | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.961 | 
     | dma_reg_tx/FE_OFCC66_n85                         | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.432 | 
     | dma_reg_tx/U1120                                 | S ^ -> Y v   | MUX2X1  | 0.118 | 0.419 |   4.891 |    3.851 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][2] | D v          | DFFSR   | 0.118 | 0.000 |   4.891 |    3.851 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.040 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.224 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.463 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.726 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    2.003 | 
     | FECTS_clks_clk___L5_I57                          | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.206 |    2.246 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][2] | CLK ^        | DFFSR   | 0.163 | 0.007 |   1.212 |    2.252 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][10] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][10] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.218
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.898
= Slack Time                   -1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.040 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.753 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.042 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.430 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.576 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.633 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.715 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.798 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.876 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.943 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.130 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.329 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.961 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.432 | 
     | dma_reg_tx/U864                                   | S ^ -> Y v   | MUX2X1  | 0.116 | 0.426 |   4.897 |    3.858 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][10] | D v          | DFFSR   | 0.116 | 0.000 |   4.898 |    3.858 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.040 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.224 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.463 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.726 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    2.003 | 
     | FECTS_clks_clk___L5_I56                           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.253 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][10] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.218 |    2.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][24] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][24] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.217
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.895
= Slack Time                   -1.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.037 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.755 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.044 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.432 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.579 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.636 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.717 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.801 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.878 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.945 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.132 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.332 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.963 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.434 | 
     | dma_reg_tx/U416                                   | S ^ -> Y v   | MUX2X1  | 0.114 | 0.423 |   4.895 |    3.857 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][24] | D v          | DFFSR   | 0.114 | 0.000 |   4.895 |    3.858 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.037 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.222 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.460 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.723 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    2.000 | 
     | FECTS_clks_clk___L5_I55                           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.250 |   1.213 |    2.250 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][24] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.217 |    2.255 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][4] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.223
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.864
- Arrival Time                  4.900
= Slack Time                   -1.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.036 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.756 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.045 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.433 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.580 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.637 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.718 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.802 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.879 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.946 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.133 | 
     | dma_reg_tx/U118                                  | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.333 | 
     | dma_reg_tx/U146                                  | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.964 | 
     | dma_reg_tx/FE_OFCC66_n85                         | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.435 | 
     | dma_reg_tx/U1056                                 | S ^ -> Y v   | MUX2X1  | 0.113 | 0.428 |   4.900 |    3.863 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][4] | D v          | DFFSR   | 0.113 | 0.000 |   4.900 |    3.864 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.036 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.221 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.459 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.722 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.999 | 
     | FECTS_clks_clk___L5_I56                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.250 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][4] | CLK ^        | DFFSR   | 0.154 | 0.009 |   1.223 |    2.260 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][20] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][20] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  4.874
= Slack Time                   -1.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.036 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.756 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.045 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.434 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.580 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.637 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.718 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.802 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.879 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.946 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.133 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.333 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.964 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.435 | 
     | dma_reg_tx/U544                                   | S ^ -> Y v   | MUX2X1  | 0.122 | 0.402 |   4.874 |    3.837 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][20] | D v          | DFFSR   | 0.122 | 0.000 |   4.874 |    3.837 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.036 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.220 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.459 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.731 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.975 | 
     | FECTS_clks_clk___L5_I104                          | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.257 |   1.195 |    2.232 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][20] | CLK ^        | DFFSR   | 0.166 | 0.004 |   1.199 |    2.236 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][1] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  4.854
= Slack Time                   -1.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.036 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.756 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.045 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.434 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.580 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.637 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.719 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.802 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.879 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.946 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.133 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.333 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.964 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.436 | 
     | dma_reg_tx/U1408                                   | S ^ -> Y v   | MUX2X1  | 0.176 | 0.382 |   4.854 |    3.818 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.176 | 0.000 |   4.854 |    3.818 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.220 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.459 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.722 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.975 | 
     | FECTS_clks_clk___L5_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.188 |    2.225 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.164 | 0.002 |   1.191 |    2.227 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][14] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][14] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.193
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.832
- Arrival Time                  4.867
= Slack Time                   -1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.035 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.757 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.047 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.435 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.581 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.638 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.720 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.803 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.881 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.948 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.134 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.334 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.966 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.437 | 
     | dma_reg_tx/U736                                   | S ^ -> Y v   | MUX2X1  | 0.117 | 0.395 |   4.866 |    3.832 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][14] | D v          | DFFSR   | 0.117 | 0.000 |   4.867 |    3.832 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.035 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.219 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.458 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.729 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.973 | 
     | FECTS_clks_clk___L5_I101                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.250 |   1.188 |    2.223 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][14] | CLK ^        | DFFSR   | 0.169 | 0.005 |   1.193 |    2.228 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][29] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][29] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.848
- Arrival Time                  4.882
= Slack Time                   -1.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.034 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.758 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.047 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.436 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.582 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.639 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.720 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.804 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.881 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.948 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.135 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.319 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.934 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.398 | 
     | dma_reg_tx/U262                                   | S ^ -> Y v   | MUX2X1  | 0.121 | 0.450 |   4.882 |    3.847 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][29] | D v          | DFFSR   | 0.121 | 0.000 |   4.882 |    3.848 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.034 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.218 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.457 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.720 | 
     | FECTS_clks_clk___L4_I11                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.989 | 
     | FECTS_clks_clk___L5_I62                           | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.251 |   1.206 |    2.240 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][29] | CLK ^        | DFFSR   | 0.166 | 0.004 |   1.210 |    2.244 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][7] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.827
- Arrival Time                  4.861
= Slack Time                   -1.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.034 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.758 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.048 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.436 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.582 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.639 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.721 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.804 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.882 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.949 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.135 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.326 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.026 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.521 | 
     | dma_reg_tx/U1212                                   | S ^ -> Y v   | MUX2X1  | 0.109 | 0.306 |   4.861 |    3.827 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.109 | 0.000 |   4.861 |    3.827 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.218 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.457 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.728 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.972 | 
     | FECTS_clks_clk___L5_I103                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.183 |    2.216 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.151 | 0.004 |   1.186 |    2.220 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_
data][last_bvalid][4] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.848
- Arrival Time                  4.881
= Slack Time                   -1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.033 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.759 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.048 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.437 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.583 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.640 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.721 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.805 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.882 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.949 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.136 | 
     | dma_reg_tx/U110                                    | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.320 | 
     | dma_reg_tx/U161                                    | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.935 | 
     | dma_reg_tx/FE_OFCC70_n90                           | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.399 | 
     | dma_reg_tx/U1318                                   | S ^ -> Y v   | MUX2X1  | 0.115 | 0.449 |   4.881 |    3.848 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | D v          | DFFSR   | 0.115 | 0.000 |   4.881 |    3.848 | 
     | t_bvalid][4]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.217 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.456 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.719 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.988 | 
     | FECTS_clks_clk___L5_I60                            | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.251 |   1.206 |    2.239 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | CLK ^        | DFFSR   | 0.166 | 0.003 |   1.209 |    2.242 | 
     | t_bvalid][4]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][0] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.203
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.843
- Arrival Time                  4.875
= Slack Time                   -1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.033 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.759 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.049 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.437 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.583 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.640 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.722 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.805 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.883 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.950 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.136 | 
     | dma_reg_tx/U110                                  | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.321 | 
     | dma_reg_tx/U161                                  | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.935 | 
     | dma_reg_tx/FE_OFCC70_n90                         | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.399 | 
     | dma_reg_tx/U1190                                 | S ^ -> Y v   | MUX2X1  | 0.117 | 0.443 |   4.875 |    3.843 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][0] | D v          | DFFSR   | 0.117 | 0.000 |   4.875 |    3.843 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.033 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.217 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.456 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.719 | 
     | FECTS_clks_clk___L4_I11                          | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.988 | 
     | FECTS_clks_clk___L5_I58                          | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.244 |   1.199 |    2.232 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][0] | CLK ^        | DFFSR   | 0.160 | 0.004 |   1.203 |    2.236 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][26] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][26] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.200
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.839
- Arrival Time                  4.871
= Slack Time                   -1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.033 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.760 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.049 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.437 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.583 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.640 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.722 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.805 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.883 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.950 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.137 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.336 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.968 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.439 | 
     | dma_reg_tx/U352                                   | S ^ -> Y v   | MUX2X1  | 0.117 | 0.400 |   4.871 |    3.839 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][26] | D v          | DFFSR   | 0.117 | 0.000 |   4.871 |    3.839 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.033 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.217 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.456 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.727 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.971 | 
     | FECTS_clks_clk___L5_I104                          | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.257 |   1.195 |    2.228 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][26] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.200 |    2.233 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][27] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][27] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  4.861
= Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.031 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.761 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.050 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.439 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.585 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.642 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.723 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.807 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.884 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.951 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.138 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.338 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.969 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.440 | 
     | dma_reg_tx/U320                                   | S ^ -> Y v   | MUX2X1  | 0.117 | 0.389 |   4.861 |    3.830 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][27] | D v          | DFFSR   | 0.117 | 0.000 |   4.861 |    3.830 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.031 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.215 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.454 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.726 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.970 | 
     | FECTS_clks_clk___L5_I101                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.250 |   1.188 |    2.219 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][27] | CLK ^        | DFFSR   | 0.169 | 0.003 |   1.191 |    2.222 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_
data][last_bvalid][6] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.200
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.840
- Arrival Time                  4.869
= Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.030 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.763 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.052 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.440 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.586 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.643 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.725 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.808 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.886 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.953 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.140 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.330 | 
     | dma_reg_tx/U135                                    | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.030 | 
     | dma_reg_tx/FE_OFCC62_n82                           | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.525 | 
     | dma_reg_tx/U1244                                   | S ^ -> Y v   | MUX2X1  | 0.115 | 0.314 |   4.869 |    3.839 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | D v          | DFFSR   | 0.115 | 0.000 |   4.869 |    3.840 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.030 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.214 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.453 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.724 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.968 | 
     | FECTS_clks_clk___L5_I104                           | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.257 |   1.195 |    2.225 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][ctrl_data][las | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.200 |    2.230 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][20] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][20] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.213
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.849
- Arrival Time                  4.877
= Slack Time                   -1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.028 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.764 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.053 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.441 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.588 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.645 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.726 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.810 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.887 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.954 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.141 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.331 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.032 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.526 | 
     | dma_reg_tx/U540                                   | S ^ -> Y v   | MUX2X1  | 0.125 | 0.322 |   4.877 |    3.848 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][20] | D v          | DFFSR   | 0.125 | 0.000 |   4.877 |    3.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.028 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.213 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.451 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.723 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.967 | 
     | FECTS_clks_clk___L5_I102                          | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.190 |    2.218 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][20] | CLK ^        | DFFSR   | 0.190 | 0.023 |   1.213 |    2.241 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][0] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.194
- Setup                         0.113
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.831
- Arrival Time                  4.859
= Slack Time                   -1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.028 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.764 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.053 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.442 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.588 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.645 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.726 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.810 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.887 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.954 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.141 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.341 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.972 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.443 | 
     | dma_reg_tx/U1440                                   | S ^ -> Y v   | MUX2X1  | 0.126 | 0.387 |   4.859 |    3.831 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.126 | 0.000 |   4.859 |    3.831 | 
     | t_bvalid][0]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.212 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.451 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.723 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.967 | 
     | FECTS_clks_clk___L5_I101                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.250 |   1.188 |    2.216 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.169 | 0.006 |   1.194 |    2.222 | 
     | t_bvalid][0]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][23] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][23] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
- Setup                         0.119
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.829
- Arrival Time                  4.857
= Slack Time                   -1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.028 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.764 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.054 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.442 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.588 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.645 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.727 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.810 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.888 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.955 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.141 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.326 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.940 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.404 | 
     | dma_reg_tx/U454                                   | S ^ -> Y v   | MUX2X1  | 0.159 | 0.424 |   4.856 |    3.829 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][23] | D v          | DFFSR   | 0.159 | 0.000 |   4.857 |    3.829 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.028 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.212 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.451 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.714 | 
     | FECTS_clks_clk___L4_I13                           | A ^ -> Y ^   | CLKBUF1 | 0.188 | 0.264 |   0.951 |    1.978 | 
     | FECTS_clks_clk___L5_I71                           | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.246 |   1.196 |    2.224 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][23] | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.198 |    2.226 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][head_
ptr][12] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][12] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.213
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.849
- Arrival Time                  4.874
= Slack Time                   -1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.026 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.767 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.056 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.444 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.590 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.647 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.729 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.812 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.890 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.957 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.144 | 
     | dma_reg_tx/U118                                   | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.343 | 
     | dma_reg_tx/U146                                   | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.975 | 
     | dma_reg_tx/FE_OFCC66_n85                          | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.446 | 
     | dma_reg_tx/U800                                   | S ^ -> Y v   | MUX2X1  | 0.125 | 0.402 |   4.874 |    3.849 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][12] | D v          | DFFSR   | 0.125 | 0.000 |   4.874 |    3.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.026 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.210 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.449 | 
     | FECTS_clks_clk___L3_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.720 | 
     | FECTS_clks_clk___L4_I19                           | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.964 | 
     | FECTS_clks_clk___L5_I102                          | A ^ -> Y ^   | CLKBUF1 | 0.183 | 0.252 |   1.190 |    2.216 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][head_ptr][12] | CLK ^        | DFFSR   | 0.190 | 0.023 |   1.213 |    2.238 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][21] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][21] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.851
- Arrival Time                  4.876
= Slack Time                   -1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.025 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.767 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.056 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.444 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.591 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.648 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.729 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.813 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.890 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.957 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.144 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.328 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.942 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.406 | 
     | dma_reg_tx/U518                                   | S ^ -> Y v   | MUX2X1  | 0.113 | 0.444 |   4.876 |    3.851 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][21] | D v          | DFFSR   | 0.113 | 0.000 |   4.876 |    3.851 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.025 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.210 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.448 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.711 | 
     | FECTS_clks_clk___L4_I11                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.980 | 
     | FECTS_clks_clk___L5_I62                           | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.251 |   1.206 |    2.231 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][21] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.211 |    2.236 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][30] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][30] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.853
- Arrival Time                  4.869
= Slack Time                   -1.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.016 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.776 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.065 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.453 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.600 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.657 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.738 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.822 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.899 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.966 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.153 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.337 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.951 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.416 | 
     | dma_reg_tx/U224                                   | S ^ -> Y v   | MUX2X1  | 0.162 | 0.437 |   4.869 |    3.852 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][30] | D v          | DFFSR   | 0.162 | 0.000 |   4.869 |    3.853 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.016 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.201 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.439 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.702 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.979 | 
     | FECTS_clks_clk___L5_I56                           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.230 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][30] | CLK ^        | DFFSR   | 0.154 | 0.009 |   1.222 |    2.239 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][3] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.192
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.830
- Arrival Time                  4.844
= Slack Time                   -1.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.015 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.778 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.067 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.455 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.601 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.658 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.740 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.823 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.901 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.968 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.155 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.354 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    2.986 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.457 | 
     | dma_reg_tx/U1344                                   | S ^ -> Y v   | MUX2X1  | 0.122 | 0.373 |   4.844 |    3.830 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.122 | 0.000 |   4.844 |    3.830 | 
     | t_bvalid][3]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.015 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.199 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.438 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.701 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.953 | 
     | FECTS_clks_clk___L5_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.188 |    2.203 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.192 |    2.206 | 
     | t_bvalid][3]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][24] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][24] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.219
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.857
- Arrival Time                  4.869
= Slack Time                   -1.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.012 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.781 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.070 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.458 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.604 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.661 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.743 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.826 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.904 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.971 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.158 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.342 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.956 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.420 | 
     | dma_reg_tx/U422                                   | S ^ -> Y v   | MUX2X1  | 0.124 | 0.437 |   4.869 |    3.857 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][24] | D v          | DFFSR   | 0.124 | 0.000 |   4.869 |    3.857 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.012 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.196 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.435 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.698 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.975 | 
     | FECTS_clks_clk___L5_I55                           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.250 |   1.213 |    2.225 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][24] | CLK ^        | DFFSR   | 0.154 | 0.006 |   1.219 |    2.231 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][4] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.220
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.861
- Arrival Time                  4.871
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.011 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.782 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.071 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.459 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.605 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.662 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.744 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.827 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.905 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.972 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.159 | 
     | dma_reg_tx/U110                                  | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.343 | 
     | dma_reg_tx/U161                                  | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.957 | 
     | dma_reg_tx/FE_OFCC70_n90                         | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.421 | 
     | dma_reg_tx/U1062                                 | S ^ -> Y v   | MUX2X1  | 0.111 | 0.439 |   4.871 |    3.861 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][4] | D v          | DFFSR   | 0.111 | 0.000 |   4.871 |    3.861 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.011 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.195 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.434 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.697 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.974 | 
     | FECTS_clks_clk___L5_I56                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.224 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][4] | CLK ^        | DFFSR   | 0.154 | 0.006 |   1.220 |    2.231 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_
data][last_bvalid][7] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.828
- Arrival Time                  4.837
= Slack Time                   -1.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.009 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.783 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.073 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.461 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.607 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.664 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.746 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.829 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.907 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.974 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.160 | 
     | dma_reg_tx/U110                                    | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.345 | 
     | dma_reg_tx/U161                                    | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.959 | 
     | dma_reg_tx/FE_OFCC70_n90                           | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.423 | 
     | dma_reg_tx/U1222                                   | S ^ -> Y v   | MUX2X1  | 0.112 | 0.405 |   4.836 |    3.828 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | D v          | DFFSR   | 0.112 | 0.000 |   4.837 |    3.828 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.009 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.193 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.432 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.703 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.947 | 
     | FECTS_clks_clk___L5_I103                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.182 |    2.191 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | CLK ^        | DFFSR   | 0.151 | 0.005 |   1.187 |    2.196 | 
     | t_bvalid][7]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][10] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][10] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.219
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.866
= Slack Time                   -1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.008 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.784 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.074 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.462 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.608 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.665 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.747 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.830 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.908 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.975 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.161 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.346 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.960 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.424 | 
     | dma_reg_tx/U870                                   | S ^ -> Y v   | MUX2X1  | 0.117 | 0.434 |   4.866 |    3.858 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][10] | D v          | DFFSR   | 0.117 | 0.000 |   4.866 |    3.858 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.008 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.192 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.431 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.694 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.971 | 
     | FECTS_clks_clk___L5_I56                           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.222 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][10] | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.219 |    2.226 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][30] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][30] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.839
- Arrival Time                  4.844
= Slack Time                   -1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.006 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.786 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.076 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.464 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.610 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.667 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.749 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.832 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.910 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.977 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.163 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.354 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.054 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.549 | 
     | dma_reg_tx/U209                                   | S ^ -> Y v   | MUX2X1  | 0.168 | 0.289 |   4.844 |    3.838 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][30] | D v          | DFFSR   | 0.168 | 0.000 |   4.844 |    3.839 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.006 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.190 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.429 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.692 | 
     | FECTS_clks_clk___L4_I11                           | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.269 |   0.955 |    1.961 | 
     | FECTS_clks_clk___L5_I62                           | A ^ -> Y ^   | CLKBUF1 | 0.166 | 0.251 |   1.206 |    2.212 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][30] | CLK ^        | DFFSR   | 0.166 | 0.005 |   1.211 |    2.216 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_
data][last_bvalid][6] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.185
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  4.831
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.005 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.787 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.077 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.465 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.611 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.668 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.750 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.833 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.910 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.978 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.164 | 
     | dma_reg_tx/U110                                    | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.348 | 
     | dma_reg_tx/U161                                    | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.963 | 
     | dma_reg_tx/FE_OFCC70_n90                           | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.427 | 
     | dma_reg_tx/U1254                                   | S ^ -> Y v   | MUX2X1  | 0.113 | 0.399 |   4.830 |    3.825 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | D v          | DFFSR   | 0.113 | 0.000 |   4.831 |    3.826 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.189 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.428 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   0.695 |    1.700 | 
     | FECTS_clks_clk___L4_I19                            | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.244 |   0.938 |    1.943 | 
     | FECTS_clks_clk___L5_I103                           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.244 |   1.183 |    2.187 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][ctrl_data][las | CLK ^        | DFFSR   | 0.151 | 0.002 |   1.185 |    2.190 | 
     | t_bvalid][6]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][2] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.212
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.852
- Arrival Time                  4.856
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.005 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.787 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.077 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.465 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.611 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.668 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.750 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.833 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.911 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.978 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.164 | 
     | dma_reg_tx/U134                                  | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.355 | 
     | dma_reg_tx/U135                                  | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.055 | 
     | dma_reg_tx/FE_OFCC62_n82                         | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.550 | 
     | dma_reg_tx/U1116                                 | S ^ -> Y v   | MUX2X1  | 0.117 | 0.301 |   4.856 |    3.851 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][2] | D v          | DFFSR   | 0.117 | 0.000 |   4.856 |    3.852 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.189 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.428 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.691 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.968 | 
     | FECTS_clks_clk___L5_I57                          | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.206 |    2.210 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][2] | CLK ^        | DFFSR   | 0.163 | 0.007 |   1.213 |    2.217 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][6] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.212
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.852
- Arrival Time                  4.854
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -1.002 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.790 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.079 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.467 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.613 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.671 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.752 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.836 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.913 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.980 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.167 | 
     | dma_reg_tx/U110                                  | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.351 | 
     | dma_reg_tx/U161                                  | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.965 | 
     | dma_reg_tx/FE_OFCC70_n90                         | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.429 | 
     | dma_reg_tx/U998                                  | S ^ -> Y v   | MUX2X1  | 0.114 | 0.422 |   4.854 |    3.851 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][6] | D v          | DFFSR   | 0.114 | 0.000 |   4.854 |    3.852 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.187 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.426 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.688 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.965 | 
     | FECTS_clks_clk___L5_I52                          | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.243 |   1.206 |    2.209 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][6] | CLK ^        | DFFSR   | 0.162 | 0.006 |   1.212 |    2.214 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][2] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.188
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  4.822
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.996 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.796 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.086 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.474 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.620 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.677 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.759 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.842 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.920 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.987 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.173 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.373 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    3.005 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.476 | 
     | dma_reg_tx/U1376                                   | S ^ -> Y v   | MUX2X1  | 0.121 | 0.350 |   4.822 |    3.826 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.121 | 0.000 |   4.822 |    3.826 | 
     | t_bvalid][2]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.180 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.419 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.682 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.935 | 
     | FECTS_clks_clk___L5_I66                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.245 |   1.184 |    2.180 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.162 | 0.004 |   1.188 |    2.184 | 
     | t_bvalid][2]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][2] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.217
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.856
- Arrival Time                  4.850
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.994 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.798 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.088 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.476 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.622 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.679 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.761 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.844 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.921 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.988 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.175 | 
     | dma_reg_tx/U110                                  | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.359 | 
     | dma_reg_tx/U161                                  | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.974 | 
     | dma_reg_tx/FE_OFCC70_n90                         | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.438 | 
     | dma_reg_tx/U1126                                 | S ^ -> Y v   | MUX2X1  | 0.117 | 0.418 |   4.850 |    3.856 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][2] | D v          | DFFSR   | 0.117 | 0.000 |   4.850 |    3.856 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.178 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.417 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.680 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.957 | 
     | FECTS_clks_clk___L5_I57                          | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.206 |    2.200 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][2] | CLK ^        | DFFSR   | 0.164 | 0.012 |   1.217 |    2.211 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_
data][last_bvalid][5] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.199
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.837
- Arrival Time                  4.829
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.992 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.801 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.090 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.478 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.624 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.681 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.763 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.846 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.924 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.991 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.178 | 
     | dma_reg_tx/U118                                    | B ^ -> Y v   | NOR2X1  | 0.169 | 0.200 |   3.369 |    2.377 | 
     | dma_reg_tx/U146                                    | B v -> Y ^   | NAND2X1 | 0.804 | 0.632 |   4.001 |    3.009 | 
     | dma_reg_tx/FE_OFCC66_n85                           | A ^ -> Y ^   | BUFX4   | 0.549 | 0.471 |   4.472 |    3.480 | 
     | dma_reg_tx/U1280                                   | S ^ -> Y v   | MUX2X1  | 0.121 | 0.357 |   4.829 |    3.837 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | D v          | DFFSR   | 0.121 | 0.000 |   4.829 |    3.837 | 
     | t_bvalid][5]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.176 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.415 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.678 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.930 | 
     | FECTS_clks_clk___L5_I64                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.254 |   1.193 |    2.185 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][0][ctrl_data][las | CLK ^        | DFFSR   | 0.163 | 0.006 |   1.199 |    2.190 | 
     | t_bvalid][5]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][8][head_
ptr][11] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][11] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.219
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.858
- Arrival Time                  4.849
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.991 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.801 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.091 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.479 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.625 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.682 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.764 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.847 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.925 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.992 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.178 | 
     | dma_reg_tx/U110                                   | B ^ -> Y v   | NOR2X1  | 0.156 | 0.184 |   3.353 |    2.363 | 
     | dma_reg_tx/U161                                   | B v -> Y ^   | NAND2X1 | 0.774 | 0.614 |   3.968 |    2.977 | 
     | dma_reg_tx/FE_OFCC70_n90                          | A ^ -> Y ^   | BUFX4   | 0.555 | 0.464 |   4.432 |    3.441 | 
     | dma_reg_tx/U838                                   | S ^ -> Y v   | MUX2X1  | 0.114 | 0.417 |   4.849 |    3.858 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][11] | D v          | DFFSR   | 0.114 | 0.000 |   4.849 |    3.858 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.175 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.414 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.677 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.954 | 
     | FECTS_clks_clk___L5_I57                           | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.205 |    2.196 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][8][head_ptr][11] | CLK ^        | DFFSR   | 0.164 | 0.013 |   1.218 |    2.209 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][11] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][11] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                            (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.219
- Setup                         0.110
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.859
- Arrival Time                  4.849
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.990 | 
     | U1748                                             | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.802 | 
     | U2370                                             | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.092 | 
     | FE_OFCC33_n2052                                   | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.480 | 
     | U2528                                             | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.626 | 
     | U2529                                             | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.683 | 
     | dma_reg_tx/U74                                    | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.765 | 
     | dma_reg_tx/U76                                    | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.848 | 
     | dma_reg_tx/U80                                    | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.926 | 
     | dma_reg_tx/U87                                    | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.993 | 
     | dma_reg_tx/U88                                    | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.179 | 
     | dma_reg_tx/U134                                   | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.370 | 
     | dma_reg_tx/U135                                   | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.070 | 
     | dma_reg_tx/FE_OFCC62_n82                          | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.565 | 
     | dma_reg_tx/U828                                   | S ^ -> Y v   | MUX2X1  | 0.112 | 0.294 |   4.849 |    3.859 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][11] | D v          | DFFSR   | 0.112 | 0.000 |   4.849 |    3.859 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.174 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.413 | 
     | FECTS_clks_clk___L3_I2                            | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.676 | 
     | FECTS_clks_clk___L4_I10                           | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.953 | 
     | FECTS_clks_clk___L5_I57                           | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.242 |   1.205 |    2.195 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][11] | CLK ^        | DFFSR   | 0.164 | 0.014 |   1.219 |    2.209 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][6][head_
ptr][4] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \clks.rst                                           (v) triggered 
by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.214
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.855
- Arrival Time                  4.840
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.986 | 
     | U1748                                            | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.806 | 
     | U2370                                            | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.096 | 
     | FE_OFCC33_n2052                                  | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.484 | 
     | U2528                                            | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.630 | 
     | U2529                                            | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.687 | 
     | dma_reg_tx/U74                                   | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.769 | 
     | dma_reg_tx/U76                                   | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.852 | 
     | dma_reg_tx/U80                                   | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.930 | 
     | dma_reg_tx/U87                                   | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.997 | 
     | dma_reg_tx/U88                                   | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.183 | 
     | dma_reg_tx/U134                                  | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.374 | 
     | dma_reg_tx/U135                                  | B v -> Y ^   | NAND2X1 | 0.910 | 0.700 |   4.060 |    3.074 | 
     | dma_reg_tx/FE_OFCC62_n82                         | A ^ -> Y ^   | BUFX4   | 0.567 | 0.495 |   4.555 |    3.569 | 
     | dma_reg_tx/U1052                                 | S ^ -> Y v   | MUX2X1  | 0.112 | 0.286 |   4.840 |    3.854 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][4] | D v          | DFFSR   | 0.112 | 0.000 |   4.840 |    3.855 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.170 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.409 | 
     | FECTS_clks_clk___L3_I2                           | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.672 | 
     | FECTS_clks_clk___L4_I10                          | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.277 |   0.963 |    1.949 | 
     | FECTS_clks_clk___L5_I56                          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.251 |   1.214 |    2.200 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][6][head_ptr][4] | CLK ^        | DFFSR   | 0.154 | 0.000 |   1.214 |    2.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin dma_reg_tx/\clink_ptr_reg[l_reg][4][ctrl_
data][last_bvalid][1] /CLK 
Endpoint:   dma_reg_tx/\clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                         
(v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  4.802
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.986 | 
     | U1748                                              | A v -> Y ^   | INVX1   | 1.192 | 1.792 |   1.792 |    0.806 | 
     | U2370                                              | A ^ -> Y v   | NOR2X1  | 0.245 | 0.289 |   2.082 |    1.096 | 
     | FE_OFCC33_n2052                                    | A v -> Y v   | BUFX4   | 0.368 | 0.388 |   2.470 |    1.484 | 
     | U2528                                              | D v -> Y ^   | AOI22X1 | 0.108 | 0.146 |   2.616 |    1.630 | 
     | U2529                                              | A ^ -> Y v   | INVX1   | 0.056 | 0.057 |   2.673 |    1.687 | 
     | dma_reg_tx/U74                                     | A v -> Y ^   | NAND2X1 | 0.077 | 0.082 |   2.755 |    1.769 | 
     | dma_reg_tx/U76                                     | A ^ -> Y v   | NOR2X1  | 0.074 | 0.083 |   2.838 |    1.852 | 
     | dma_reg_tx/U80                                     | A v -> Y ^   | NAND2X1 | 0.067 | 0.077 |   2.915 |    1.930 | 
     | dma_reg_tx/U87                                     | A ^ -> Y v   | NOR2X1  | 0.058 | 0.067 |   2.982 |    1.997 | 
     | dma_reg_tx/U88                                     | B v -> Y ^   | NAND2X1 | 0.237 | 0.187 |   3.169 |    2.183 | 
     | dma_reg_tx/U134                                    | B ^ -> Y v   | NOR2X1  | 0.161 | 0.191 |   3.360 |    2.374 | 
     | dma_reg_tx/U141                                    | B v -> Y ^   | NAND2X1 | 0.838 | 0.614 |   3.974 |    2.988 | 
     | dma_reg_tx/FE_OFCC61_n84                           | A ^ -> Y ^   | BUFX4   | 0.570 | 0.514 |   4.488 |    3.502 | 
     | dma_reg_tx/U1406                                   | S ^ -> Y v   | MUX2X1  | 0.174 | 0.314 |   4.802 |    3.816 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][4][ctrl_data][las | D v          | DFFSR   | 0.174 | 0.000 |   4.802 |    3.816 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.184 |   0.184 |    1.170 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.239 |   0.423 |    1.409 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.263 |   0.686 |    1.672 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.253 |   0.939 |    1.925 | 
     | FECTS_clks_clk___L5_I67                            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.250 |   1.189 |    2.174 | 
     | dma_reg_tx/\clink_ptr_reg[l_reg][4][ctrl_data][las | CLK ^        | DFFSR   | 0.164 | 0.001 |   1.189 |    2.175 | 
     | t_bvalid][1]                                       |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

