// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/27/2020 15:04:42"

// 
// Device: Altera EPM240F100C5 Package FBGA100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Counter (
	reset,
	clock,
	natural_out_encoded_0,
	natural_out_encoded_1);
input 	reset;
input 	clock;
output 	[6:0] natural_out_encoded_0;
output 	[6:0] natural_out_encoded_1;

// Design Ports Information
// clock	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// natural_out_encoded_0[0]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[1]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[3]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_0[6]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[2]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[3]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[4]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[5]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// natural_out_encoded_1[6]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \reset~combout ;
wire \Add2~155_combout ;
wire \Add2~157 ;
wire \Add2~150_combout ;
wire \Add2~152 ;
wire \Add2~152COUT1_186 ;
wire \Add2~145_combout ;
wire \Add2~147 ;
wire \Add2~147COUT1_188 ;
wire \Add2~140_combout ;
wire \Add2~142 ;
wire \Add2~142COUT1_190 ;
wire \Add2~135_combout ;
wire \Add2~137 ;
wire \Add2~137COUT1_192 ;
wire \Add2~130_combout ;
wire \Add2~132 ;
wire \Add2~125_combout ;
wire \Add2~127 ;
wire \Add2~127COUT1_194 ;
wire \Add2~120_combout ;
wire \Add2~122 ;
wire \Add2~122COUT1_196 ;
wire \Add2~105_combout ;
wire \Add2~107 ;
wire \Add2~107COUT1_198 ;
wire \Add2~100_combout ;
wire \Add2~102 ;
wire \Add2~102COUT1_200 ;
wire \Add2~95_combout ;
wire \Add2~97 ;
wire \Add2~90_combout ;
wire \Add2~92 ;
wire \Add2~92COUT1_202 ;
wire \Add2~115_combout ;
wire \Add2~117 ;
wire \Add2~117COUT1_204 ;
wire \Add2~110_combout ;
wire \Equal0~6 ;
wire \Add2~112 ;
wire \Add2~112COUT1_206 ;
wire \Add2~85_combout ;
wire \Add2~87 ;
wire \Add2~87COUT1_208 ;
wire \Add2~80_combout ;
wire \Equal0~5 ;
wire \Equal0~7 ;
wire \Equal0~8 ;
wire \Equal0~9 ;
wire \Add2~82 ;
wire \Add2~75_combout ;
wire \Add2~77 ;
wire \Add2~77COUT1_210 ;
wire \Add2~70_combout ;
wire \Add2~72 ;
wire \Add2~72COUT1_212 ;
wire \Add2~65_combout ;
wire \Add2~67 ;
wire \Add2~67COUT1_214 ;
wire \Add2~60_combout ;
wire \Equal0~3 ;
wire \Add2~62 ;
wire \Add2~62COUT1_216 ;
wire \Add2~55_combout ;
wire \Add2~57 ;
wire \Add2~50_combout ;
wire \Add2~52 ;
wire \Add2~52COUT1_218 ;
wire \Add2~45_combout ;
wire \Add2~47 ;
wire \Add2~47COUT1_220 ;
wire \Add2~40_combout ;
wire \Add2~42 ;
wire \Add2~42COUT1_222 ;
wire \Add2~35_combout ;
wire \Add2~37 ;
wire \Add2~37COUT1_224 ;
wire \Add2~30_combout ;
wire \Add2~32 ;
wire \Add2~25_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_226 ;
wire \Add2~20_combout ;
wire \Equal0~1 ;
wire \Equal0~2 ;
wire \Add2~22 ;
wire \Add2~22COUT1_228 ;
wire \Add2~15_combout ;
wire \Add2~17 ;
wire \Add2~17COUT1_230 ;
wire \Add2~10_combout ;
wire \Add2~12 ;
wire \Add2~12COUT1_232 ;
wire \Add2~5_combout ;
wire \Add2~7 ;
wire \Add2~0_combout ;
wire \Equal0~0 ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \natural_out_encoded_0[0]~reg0_regout ;
wire \natural_out_encoded_0[1]~reg0_regout ;
wire \natural_out_encoded_0[2]~reg0_regout ;
wire \natural_out_encoded_0[3]~reg0_regout ;
wire \natural_out_encoded_0[4]~reg0_regout ;
wire \natural_out_encoded_0[5]~reg0_regout ;
wire \natural_out_encoded_0[6]~reg0_regout ;
wire \Equal1~0_combout ;
wire \natural_seq_hex_1[3]~0_combout ;
wire \natural_seq_hex_1[3]~3_combout ;
wire \natural_out_encoded_1[0]~reg0_regout ;
wire \natural_out_encoded_1[1]~reg0_regout ;
wire \natural_out_encoded_1[2]~reg0_regout ;
wire \natural_out_encoded_1[3]~reg0_regout ;
wire \natural_out_encoded_1[4]~reg0_regout ;
wire \natural_out_encoded_1[5]~reg0_regout ;
wire \natural_out_encoded_1[6]~reg0_regout ;
wire [3:0] natural_seq_hex_1;
wire [3:0] natural_seq_hex_0;
wire [31:0] clock_cycle;


// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clock~combout ),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \Add2~155 (
// Equation(s):
// \Add2~155_combout  = ((!clock_cycle[0]))
// \Add2~157  = CARRY(((clock_cycle[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~155_combout ),
	.regout(),
	.cout(\Add2~157 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~155 .lut_mask = "33cc";
defparam \Add2~155 .operation_mode = "arithmetic";
defparam \Add2~155 .output_mode = "comb_only";
defparam \Add2~155 .register_cascade_mode = "off";
defparam \Add2~155 .sum_lutc_input = "datac";
defparam \Add2~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \clock_cycle[0] (
// Equation(s):
// clock_cycle[0] = DFFEAS((((\Add2~155_combout  & !\Equal0~10_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~155_combout ),
	.datad(\Equal0~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[0] .lut_mask = "00f0";
defparam \clock_cycle[0] .operation_mode = "normal";
defparam \clock_cycle[0] .output_mode = "reg_only";
defparam \clock_cycle[0] .register_cascade_mode = "off";
defparam \clock_cycle[0] .sum_lutc_input = "datac";
defparam \clock_cycle[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \Add2~150 (
// Equation(s):
// \Add2~150_combout  = (clock_cycle[1] $ ((\Add2~157 )))
// \Add2~152  = CARRY(((!\Add2~157 ) # (!clock_cycle[1])))
// \Add2~152COUT1_186  = CARRY(((!\Add2~157 ) # (!clock_cycle[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~157 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~152 ),
	.cout1(\Add2~152COUT1_186 ));
// synopsys translate_off
defparam \Add2~150 .cin_used = "true";
defparam \Add2~150 .lut_mask = "3c3f";
defparam \Add2~150 .operation_mode = "arithmetic";
defparam \Add2~150 .output_mode = "comb_only";
defparam \Add2~150 .register_cascade_mode = "off";
defparam \Add2~150 .sum_lutc_input = "cin";
defparam \Add2~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \clock_cycle[1] (
// Equation(s):
// clock_cycle[1] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~150_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~150_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[1] .lut_mask = "0000";
defparam \clock_cycle[1] .operation_mode = "normal";
defparam \clock_cycle[1] .output_mode = "reg_only";
defparam \clock_cycle[1] .register_cascade_mode = "off";
defparam \clock_cycle[1] .sum_lutc_input = "datac";
defparam \clock_cycle[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \Add2~145 (
// Equation(s):
// \Add2~145_combout  = (clock_cycle[2] $ ((!(!\Add2~157  & \Add2~152 ) # (\Add2~157  & \Add2~152COUT1_186 ))))
// \Add2~147  = CARRY(((clock_cycle[2] & !\Add2~152 )))
// \Add2~147COUT1_188  = CARRY(((clock_cycle[2] & !\Add2~152COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~157 ),
	.cin0(\Add2~152 ),
	.cin1(\Add2~152COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~147 ),
	.cout1(\Add2~147COUT1_188 ));
// synopsys translate_off
defparam \Add2~145 .cin0_used = "true";
defparam \Add2~145 .cin1_used = "true";
defparam \Add2~145 .cin_used = "true";
defparam \Add2~145 .lut_mask = "c30c";
defparam \Add2~145 .operation_mode = "arithmetic";
defparam \Add2~145 .output_mode = "comb_only";
defparam \Add2~145 .register_cascade_mode = "off";
defparam \Add2~145 .sum_lutc_input = "cin";
defparam \Add2~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \clock_cycle[2] (
// Equation(s):
// clock_cycle[2] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~145_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~145_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[2] .lut_mask = "0000";
defparam \clock_cycle[2] .operation_mode = "normal";
defparam \clock_cycle[2] .output_mode = "reg_only";
defparam \clock_cycle[2] .register_cascade_mode = "off";
defparam \clock_cycle[2] .sum_lutc_input = "datac";
defparam \clock_cycle[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \Add2~140 (
// Equation(s):
// \Add2~140_combout  = (clock_cycle[3] $ (((!\Add2~157  & \Add2~147 ) # (\Add2~157  & \Add2~147COUT1_188 ))))
// \Add2~142  = CARRY(((!\Add2~147 ) # (!clock_cycle[3])))
// \Add2~142COUT1_190  = CARRY(((!\Add2~147COUT1_188 ) # (!clock_cycle[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~157 ),
	.cin0(\Add2~147 ),
	.cin1(\Add2~147COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~142 ),
	.cout1(\Add2~142COUT1_190 ));
// synopsys translate_off
defparam \Add2~140 .cin0_used = "true";
defparam \Add2~140 .cin1_used = "true";
defparam \Add2~140 .cin_used = "true";
defparam \Add2~140 .lut_mask = "3c3f";
defparam \Add2~140 .operation_mode = "arithmetic";
defparam \Add2~140 .output_mode = "comb_only";
defparam \Add2~140 .register_cascade_mode = "off";
defparam \Add2~140 .sum_lutc_input = "cin";
defparam \Add2~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \clock_cycle[3] (
// Equation(s):
// \Equal0~9  = (!clock_cycle[0] & (!clock_cycle[1] & (!clock_cycle[3] & !clock_cycle[2])))
// clock_cycle[3] = DFFEAS(\Equal0~9 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~140_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[0]),
	.datab(clock_cycle[1]),
	.datac(\Add2~140_combout ),
	.datad(clock_cycle[2]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~9 ),
	.regout(clock_cycle[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[3] .lut_mask = "0001";
defparam \clock_cycle[3] .operation_mode = "normal";
defparam \clock_cycle[3] .output_mode = "reg_and_comb";
defparam \clock_cycle[3] .register_cascade_mode = "off";
defparam \clock_cycle[3] .sum_lutc_input = "qfbk";
defparam \clock_cycle[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \Add2~135 (
// Equation(s):
// \Add2~135_combout  = (clock_cycle[4] $ ((!(!\Add2~157  & \Add2~142 ) # (\Add2~157  & \Add2~142COUT1_190 ))))
// \Add2~137  = CARRY(((clock_cycle[4] & !\Add2~142 )))
// \Add2~137COUT1_192  = CARRY(((clock_cycle[4] & !\Add2~142COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~157 ),
	.cin0(\Add2~142 ),
	.cin1(\Add2~142COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~137 ),
	.cout1(\Add2~137COUT1_192 ));
// synopsys translate_off
defparam \Add2~135 .cin0_used = "true";
defparam \Add2~135 .cin1_used = "true";
defparam \Add2~135 .cin_used = "true";
defparam \Add2~135 .lut_mask = "c30c";
defparam \Add2~135 .operation_mode = "arithmetic";
defparam \Add2~135 .output_mode = "comb_only";
defparam \Add2~135 .register_cascade_mode = "off";
defparam \Add2~135 .sum_lutc_input = "cin";
defparam \Add2~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \clock_cycle[4] (
// Equation(s):
// clock_cycle[4] = DFFEAS((((\Add2~135_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~135_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[4] .lut_mask = "ff00";
defparam \clock_cycle[4] .operation_mode = "normal";
defparam \clock_cycle[4] .output_mode = "reg_only";
defparam \clock_cycle[4] .register_cascade_mode = "off";
defparam \clock_cycle[4] .sum_lutc_input = "datac";
defparam \clock_cycle[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \Add2~130 (
// Equation(s):
// \Add2~130_combout  = (clock_cycle[5] $ (((!\Add2~157  & \Add2~137 ) # (\Add2~157  & \Add2~137COUT1_192 ))))
// \Add2~132  = CARRY(((!\Add2~137COUT1_192 ) # (!clock_cycle[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~157 ),
	.cin0(\Add2~137 ),
	.cin1(\Add2~137COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~130_combout ),
	.regout(),
	.cout(\Add2~132 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~130 .cin0_used = "true";
defparam \Add2~130 .cin1_used = "true";
defparam \Add2~130 .cin_used = "true";
defparam \Add2~130 .lut_mask = "3c3f";
defparam \Add2~130 .operation_mode = "arithmetic";
defparam \Add2~130 .output_mode = "comb_only";
defparam \Add2~130 .register_cascade_mode = "off";
defparam \Add2~130 .sum_lutc_input = "cin";
defparam \Add2~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \clock_cycle[5] (
// Equation(s):
// clock_cycle[5] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~130_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~130_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[5] .lut_mask = "0000";
defparam \clock_cycle[5] .operation_mode = "normal";
defparam \clock_cycle[5] .output_mode = "reg_only";
defparam \clock_cycle[5] .register_cascade_mode = "off";
defparam \clock_cycle[5] .sum_lutc_input = "datac";
defparam \clock_cycle[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \Add2~125 (
// Equation(s):
// \Add2~125_combout  = (clock_cycle[6] $ ((!\Add2~132 )))
// \Add2~127  = CARRY(((clock_cycle[6] & !\Add2~132 )))
// \Add2~127COUT1_194  = CARRY(((clock_cycle[6] & !\Add2~132 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~132 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~127 ),
	.cout1(\Add2~127COUT1_194 ));
// synopsys translate_off
defparam \Add2~125 .cin_used = "true";
defparam \Add2~125 .lut_mask = "c30c";
defparam \Add2~125 .operation_mode = "arithmetic";
defparam \Add2~125 .output_mode = "comb_only";
defparam \Add2~125 .register_cascade_mode = "off";
defparam \Add2~125 .sum_lutc_input = "cin";
defparam \Add2~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \clock_cycle[6] (
// Equation(s):
// clock_cycle[6] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~125_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~125_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[6] .lut_mask = "0000";
defparam \clock_cycle[6] .operation_mode = "normal";
defparam \clock_cycle[6] .output_mode = "reg_only";
defparam \clock_cycle[6] .register_cascade_mode = "off";
defparam \clock_cycle[6] .sum_lutc_input = "datac";
defparam \clock_cycle[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \Add2~120 (
// Equation(s):
// \Add2~120_combout  = (clock_cycle[7] $ (((!\Add2~132  & \Add2~127 ) # (\Add2~132  & \Add2~127COUT1_194 ))))
// \Add2~122  = CARRY(((!\Add2~127 ) # (!clock_cycle[7])))
// \Add2~122COUT1_196  = CARRY(((!\Add2~127COUT1_194 ) # (!clock_cycle[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~132 ),
	.cin0(\Add2~127 ),
	.cin1(\Add2~127COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~122 ),
	.cout1(\Add2~122COUT1_196 ));
// synopsys translate_off
defparam \Add2~120 .cin0_used = "true";
defparam \Add2~120 .cin1_used = "true";
defparam \Add2~120 .cin_used = "true";
defparam \Add2~120 .lut_mask = "3c3f";
defparam \Add2~120 .operation_mode = "arithmetic";
defparam \Add2~120 .output_mode = "comb_only";
defparam \Add2~120 .register_cascade_mode = "off";
defparam \Add2~120 .sum_lutc_input = "cin";
defparam \Add2~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \clock_cycle[7] (
// Equation(s):
// \Equal0~8  = (!clock_cycle[6] & (!clock_cycle[4] & (!clock_cycle[7] & !clock_cycle[5])))
// clock_cycle[7] = DFFEAS(\Equal0~8 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~120_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[6]),
	.datab(clock_cycle[4]),
	.datac(\Add2~120_combout ),
	.datad(clock_cycle[5]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8 ),
	.regout(clock_cycle[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[7] .lut_mask = "0001";
defparam \clock_cycle[7] .operation_mode = "normal";
defparam \clock_cycle[7] .output_mode = "reg_and_comb";
defparam \clock_cycle[7] .register_cascade_mode = "off";
defparam \clock_cycle[7] .sum_lutc_input = "qfbk";
defparam \clock_cycle[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \Add2~105 (
// Equation(s):
// \Add2~105_combout  = clock_cycle[8] $ ((((!(!\Add2~132  & \Add2~122 ) # (\Add2~132  & \Add2~122COUT1_196 )))))
// \Add2~107  = CARRY((clock_cycle[8] & ((!\Add2~122 ))))
// \Add2~107COUT1_198  = CARRY((clock_cycle[8] & ((!\Add2~122COUT1_196 ))))

	.clk(gnd),
	.dataa(clock_cycle[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~132 ),
	.cin0(\Add2~122 ),
	.cin1(\Add2~122COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~107 ),
	.cout1(\Add2~107COUT1_198 ));
// synopsys translate_off
defparam \Add2~105 .cin0_used = "true";
defparam \Add2~105 .cin1_used = "true";
defparam \Add2~105 .cin_used = "true";
defparam \Add2~105 .lut_mask = "a50a";
defparam \Add2~105 .operation_mode = "arithmetic";
defparam \Add2~105 .output_mode = "comb_only";
defparam \Add2~105 .register_cascade_mode = "off";
defparam \Add2~105 .sum_lutc_input = "cin";
defparam \Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \clock_cycle[8] (
// Equation(s):
// clock_cycle[8] = DFFEAS((((\Add2~105_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~105_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[8] .lut_mask = "ff00";
defparam \clock_cycle[8] .operation_mode = "normal";
defparam \clock_cycle[8] .output_mode = "reg_only";
defparam \clock_cycle[8] .register_cascade_mode = "off";
defparam \clock_cycle[8] .sum_lutc_input = "datac";
defparam \clock_cycle[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \Add2~100 (
// Equation(s):
// \Add2~100_combout  = (clock_cycle[9] $ (((!\Add2~132  & \Add2~107 ) # (\Add2~132  & \Add2~107COUT1_198 ))))
// \Add2~102  = CARRY(((!\Add2~107 ) # (!clock_cycle[9])))
// \Add2~102COUT1_200  = CARRY(((!\Add2~107COUT1_198 ) # (!clock_cycle[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~132 ),
	.cin0(\Add2~107 ),
	.cin1(\Add2~107COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~102 ),
	.cout1(\Add2~102COUT1_200 ));
// synopsys translate_off
defparam \Add2~100 .cin0_used = "true";
defparam \Add2~100 .cin1_used = "true";
defparam \Add2~100 .cin_used = "true";
defparam \Add2~100 .lut_mask = "3c3f";
defparam \Add2~100 .operation_mode = "arithmetic";
defparam \Add2~100 .output_mode = "comb_only";
defparam \Add2~100 .register_cascade_mode = "off";
defparam \Add2~100 .sum_lutc_input = "cin";
defparam \Add2~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \clock_cycle[9] (
// Equation(s):
// clock_cycle[9] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~100_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~100_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[9] .lut_mask = "0000";
defparam \clock_cycle[9] .operation_mode = "normal";
defparam \clock_cycle[9] .output_mode = "reg_only";
defparam \clock_cycle[9] .register_cascade_mode = "off";
defparam \clock_cycle[9] .sum_lutc_input = "datac";
defparam \clock_cycle[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \Add2~95 (
// Equation(s):
// \Add2~95_combout  = clock_cycle[10] $ ((((!(!\Add2~132  & \Add2~102 ) # (\Add2~132  & \Add2~102COUT1_200 )))))
// \Add2~97  = CARRY((clock_cycle[10] & ((!\Add2~102COUT1_200 ))))

	.clk(gnd),
	.dataa(clock_cycle[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~132 ),
	.cin0(\Add2~102 ),
	.cin1(\Add2~102COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~95_combout ),
	.regout(),
	.cout(\Add2~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~95 .cin0_used = "true";
defparam \Add2~95 .cin1_used = "true";
defparam \Add2~95 .cin_used = "true";
defparam \Add2~95 .lut_mask = "a50a";
defparam \Add2~95 .operation_mode = "arithmetic";
defparam \Add2~95 .output_mode = "comb_only";
defparam \Add2~95 .register_cascade_mode = "off";
defparam \Add2~95 .sum_lutc_input = "cin";
defparam \Add2~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \clock_cycle[10] (
// Equation(s):
// clock_cycle[10] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~95_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~95_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[10] .lut_mask = "0000";
defparam \clock_cycle[10] .operation_mode = "normal";
defparam \clock_cycle[10] .output_mode = "reg_only";
defparam \clock_cycle[10] .register_cascade_mode = "off";
defparam \clock_cycle[10] .sum_lutc_input = "datac";
defparam \clock_cycle[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \Add2~90 (
// Equation(s):
// \Add2~90_combout  = (clock_cycle[11] $ ((\Add2~97 )))
// \Add2~92  = CARRY(((!\Add2~97 ) # (!clock_cycle[11])))
// \Add2~92COUT1_202  = CARRY(((!\Add2~97 ) # (!clock_cycle[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~92 ),
	.cout1(\Add2~92COUT1_202 ));
// synopsys translate_off
defparam \Add2~90 .cin_used = "true";
defparam \Add2~90 .lut_mask = "3c3f";
defparam \Add2~90 .operation_mode = "arithmetic";
defparam \Add2~90 .output_mode = "comb_only";
defparam \Add2~90 .register_cascade_mode = "off";
defparam \Add2~90 .sum_lutc_input = "cin";
defparam \Add2~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \clock_cycle[11] (
// Equation(s):
// \Equal0~6  = (!clock_cycle[8] & (!clock_cycle[10] & (!clock_cycle[11] & !clock_cycle[9])))
// clock_cycle[11] = DFFEAS(\Equal0~6 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~90_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[8]),
	.datab(clock_cycle[10]),
	.datac(\Add2~90_combout ),
	.datad(clock_cycle[9]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6 ),
	.regout(clock_cycle[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[11] .lut_mask = "0001";
defparam \clock_cycle[11] .operation_mode = "normal";
defparam \clock_cycle[11] .output_mode = "reg_and_comb";
defparam \clock_cycle[11] .register_cascade_mode = "off";
defparam \clock_cycle[11] .sum_lutc_input = "qfbk";
defparam \clock_cycle[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \Add2~115 (
// Equation(s):
// \Add2~115_combout  = (clock_cycle[12] $ ((!(!\Add2~97  & \Add2~92 ) # (\Add2~97  & \Add2~92COUT1_202 ))))
// \Add2~117  = CARRY(((clock_cycle[12] & !\Add2~92 )))
// \Add2~117COUT1_204  = CARRY(((clock_cycle[12] & !\Add2~92COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~92 ),
	.cin1(\Add2~92COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~117 ),
	.cout1(\Add2~117COUT1_204 ));
// synopsys translate_off
defparam \Add2~115 .cin0_used = "true";
defparam \Add2~115 .cin1_used = "true";
defparam \Add2~115 .cin_used = "true";
defparam \Add2~115 .lut_mask = "c30c";
defparam \Add2~115 .operation_mode = "arithmetic";
defparam \Add2~115 .output_mode = "comb_only";
defparam \Add2~115 .register_cascade_mode = "off";
defparam \Add2~115 .sum_lutc_input = "cin";
defparam \Add2~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \clock_cycle[12] (
// Equation(s):
// clock_cycle[12] = DFFEAS((((\Add2~115_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~115_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[12] .lut_mask = "ff00";
defparam \clock_cycle[12] .operation_mode = "normal";
defparam \clock_cycle[12] .output_mode = "reg_only";
defparam \clock_cycle[12] .register_cascade_mode = "off";
defparam \clock_cycle[12] .sum_lutc_input = "datac";
defparam \clock_cycle[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \Add2~110 (
// Equation(s):
// \Add2~110_combout  = (clock_cycle[13] $ (((!\Add2~97  & \Add2~117 ) # (\Add2~97  & \Add2~117COUT1_204 ))))
// \Add2~112  = CARRY(((!\Add2~117 ) # (!clock_cycle[13])))
// \Add2~112COUT1_206  = CARRY(((!\Add2~117COUT1_204 ) # (!clock_cycle[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~117 ),
	.cin1(\Add2~117COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~112 ),
	.cout1(\Add2~112COUT1_206 ));
// synopsys translate_off
defparam \Add2~110 .cin0_used = "true";
defparam \Add2~110 .cin1_used = "true";
defparam \Add2~110 .cin_used = "true";
defparam \Add2~110 .lut_mask = "3c3f";
defparam \Add2~110 .operation_mode = "arithmetic";
defparam \Add2~110 .output_mode = "comb_only";
defparam \Add2~110 .register_cascade_mode = "off";
defparam \Add2~110 .sum_lutc_input = "cin";
defparam \Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \clock_cycle[13] (
// Equation(s):
// \Equal0~7  = (!clock_cycle[12] & (\Equal0~5  & (!clock_cycle[13] & \Equal0~6 )))
// clock_cycle[13] = DFFEAS(\Equal0~7 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~110_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[12]),
	.datab(\Equal0~5 ),
	.datac(\Add2~110_combout ),
	.datad(\Equal0~6 ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7 ),
	.regout(clock_cycle[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[13] .lut_mask = "0400";
defparam \clock_cycle[13] .operation_mode = "normal";
defparam \clock_cycle[13] .output_mode = "reg_and_comb";
defparam \clock_cycle[13] .register_cascade_mode = "off";
defparam \clock_cycle[13] .sum_lutc_input = "qfbk";
defparam \clock_cycle[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \Add2~85 (
// Equation(s):
// \Add2~85_combout  = clock_cycle[14] $ ((((!(!\Add2~97  & \Add2~112 ) # (\Add2~97  & \Add2~112COUT1_206 )))))
// \Add2~87  = CARRY((clock_cycle[14] & ((!\Add2~112 ))))
// \Add2~87COUT1_208  = CARRY((clock_cycle[14] & ((!\Add2~112COUT1_206 ))))

	.clk(gnd),
	.dataa(clock_cycle[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~112 ),
	.cin1(\Add2~112COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~87 ),
	.cout1(\Add2~87COUT1_208 ));
// synopsys translate_off
defparam \Add2~85 .cin0_used = "true";
defparam \Add2~85 .cin1_used = "true";
defparam \Add2~85 .cin_used = "true";
defparam \Add2~85 .lut_mask = "a50a";
defparam \Add2~85 .operation_mode = "arithmetic";
defparam \Add2~85 .output_mode = "comb_only";
defparam \Add2~85 .register_cascade_mode = "off";
defparam \Add2~85 .sum_lutc_input = "cin";
defparam \Add2~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \clock_cycle[14] (
// Equation(s):
// clock_cycle[14] = DFFEAS((((\Add2~85_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~85_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[14] .lut_mask = "ff00";
defparam \clock_cycle[14] .operation_mode = "normal";
defparam \clock_cycle[14] .output_mode = "reg_only";
defparam \clock_cycle[14] .register_cascade_mode = "off";
defparam \clock_cycle[14] .sum_lutc_input = "datac";
defparam \clock_cycle[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \clock_cycle[15] (
// Equation(s):
// \Equal0~5  = (((!clock_cycle[15] & !clock_cycle[14])))
// clock_cycle[15] = DFFEAS(\Equal0~5 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~80_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~80_combout ),
	.datad(clock_cycle[14]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5 ),
	.regout(clock_cycle[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[15] .lut_mask = "000f";
defparam \clock_cycle[15] .operation_mode = "normal";
defparam \clock_cycle[15] .output_mode = "reg_and_comb";
defparam \clock_cycle[15] .register_cascade_mode = "off";
defparam \clock_cycle[15] .sum_lutc_input = "qfbk";
defparam \clock_cycle[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = (clock_cycle[15] $ (((!\Add2~97  & \Add2~87 ) # (\Add2~97  & \Add2~87COUT1_208 ))))
// \Add2~82  = CARRY(((!\Add2~87COUT1_208 ) # (!clock_cycle[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~97 ),
	.cin0(\Add2~87 ),
	.cin1(\Add2~87COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(\Add2~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "3c3f";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = (clock_cycle[16] $ ((!\Add2~82 )))
// \Add2~77  = CARRY(((clock_cycle[16] & !\Add2~82 )))
// \Add2~77COUT1_210  = CARRY(((clock_cycle[16] & !\Add2~82 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_210 ));
// synopsys translate_off
defparam \Add2~75 .cin_used = "true";
defparam \Add2~75 .lut_mask = "c30c";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "cin";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \clock_cycle[16] (
// Equation(s):
// clock_cycle[16] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~75_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~75_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[16] .lut_mask = "0000";
defparam \clock_cycle[16] .operation_mode = "normal";
defparam \clock_cycle[16] .output_mode = "reg_only";
defparam \clock_cycle[16] .register_cascade_mode = "off";
defparam \clock_cycle[16] .sum_lutc_input = "datac";
defparam \clock_cycle[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = (clock_cycle[17] $ (((!\Add2~82  & \Add2~77 ) # (\Add2~82  & \Add2~77COUT1_210 ))))
// \Add2~72  = CARRY(((!\Add2~77 ) # (!clock_cycle[17])))
// \Add2~72COUT1_212  = CARRY(((!\Add2~77COUT1_210 ) # (!clock_cycle[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~82 ),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_212 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .cin_used = "true";
defparam \Add2~70 .lut_mask = "3c3f";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \clock_cycle[17] (
// Equation(s):
// clock_cycle[17] = DFFEAS((((\Add2~70_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~70_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[17] .lut_mask = "ff00";
defparam \clock_cycle[17] .operation_mode = "normal";
defparam \clock_cycle[17] .output_mode = "reg_only";
defparam \clock_cycle[17] .register_cascade_mode = "off";
defparam \clock_cycle[17] .sum_lutc_input = "datac";
defparam \clock_cycle[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = clock_cycle[18] $ ((((!(!\Add2~82  & \Add2~72 ) # (\Add2~82  & \Add2~72COUT1_212 )))))
// \Add2~67  = CARRY((clock_cycle[18] & ((!\Add2~72 ))))
// \Add2~67COUT1_214  = CARRY((clock_cycle[18] & ((!\Add2~72COUT1_212 ))))

	.clk(gnd),
	.dataa(clock_cycle[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~82 ),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~67 ),
	.cout1(\Add2~67COUT1_214 ));
// synopsys translate_off
defparam \Add2~65 .cin0_used = "true";
defparam \Add2~65 .cin1_used = "true";
defparam \Add2~65 .cin_used = "true";
defparam \Add2~65 .lut_mask = "a50a";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \clock_cycle[18] (
// Equation(s):
// clock_cycle[18] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~65_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~65_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[18] .lut_mask = "0000";
defparam \clock_cycle[18] .operation_mode = "normal";
defparam \clock_cycle[18] .output_mode = "reg_only";
defparam \clock_cycle[18] .register_cascade_mode = "off";
defparam \clock_cycle[18] .sum_lutc_input = "datac";
defparam \clock_cycle[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \clock_cycle[19] (
// Equation(s):
// \Equal0~3  = (!clock_cycle[16] & (!clock_cycle[17] & (!clock_cycle[19] & !clock_cycle[18])))
// clock_cycle[19] = DFFEAS(\Equal0~3 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~60_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[16]),
	.datab(clock_cycle[17]),
	.datac(\Add2~60_combout ),
	.datad(clock_cycle[18]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3 ),
	.regout(clock_cycle[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[19] .lut_mask = "0001";
defparam \clock_cycle[19] .operation_mode = "normal";
defparam \clock_cycle[19] .output_mode = "reg_and_comb";
defparam \clock_cycle[19] .register_cascade_mode = "off";
defparam \clock_cycle[19] .sum_lutc_input = "qfbk";
defparam \clock_cycle[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (clock_cycle[19] $ (((!\Add2~82  & \Add2~67 ) # (\Add2~82  & \Add2~67COUT1_214 ))))
// \Add2~62  = CARRY(((!\Add2~67 ) # (!clock_cycle[19])))
// \Add2~62COUT1_216  = CARRY(((!\Add2~67COUT1_214 ) # (!clock_cycle[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~82 ),
	.cin0(\Add2~67 ),
	.cin1(\Add2~67COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~62 ),
	.cout1(\Add2~62COUT1_216 ));
// synopsys translate_off
defparam \Add2~60 .cin0_used = "true";
defparam \Add2~60 .cin1_used = "true";
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "3c3f";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = clock_cycle[20] $ ((((!(!\Add2~82  & \Add2~62 ) # (\Add2~82  & \Add2~62COUT1_216 )))))
// \Add2~57  = CARRY((clock_cycle[20] & ((!\Add2~62COUT1_216 ))))

	.clk(gnd),
	.dataa(clock_cycle[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~82 ),
	.cin0(\Add2~62 ),
	.cin1(\Add2~62COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(\Add2~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "a50a";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \clock_cycle[20] (
// Equation(s):
// clock_cycle[20] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~55_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~55_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[20] .lut_mask = "0000";
defparam \clock_cycle[20] .operation_mode = "normal";
defparam \clock_cycle[20] .output_mode = "reg_only";
defparam \clock_cycle[20] .register_cascade_mode = "off";
defparam \clock_cycle[20] .sum_lutc_input = "datac";
defparam \clock_cycle[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (clock_cycle[21] $ ((\Add2~57 )))
// \Add2~52  = CARRY(((!\Add2~57 ) # (!clock_cycle[21])))
// \Add2~52COUT1_218  = CARRY(((!\Add2~57 ) # (!clock_cycle[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_218 ));
// synopsys translate_off
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "3c3f";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \clock_cycle[21] (
// Equation(s):
// clock_cycle[21] = DFFEAS((((\Add2~50_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~50_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[21] .lut_mask = "ff00";
defparam \clock_cycle[21] .operation_mode = "normal";
defparam \clock_cycle[21] .output_mode = "reg_only";
defparam \clock_cycle[21] .register_cascade_mode = "off";
defparam \clock_cycle[21] .sum_lutc_input = "datac";
defparam \clock_cycle[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = clock_cycle[22] $ ((((!(!\Add2~57  & \Add2~52 ) # (\Add2~57  & \Add2~52COUT1_218 )))))
// \Add2~47  = CARRY((clock_cycle[22] & ((!\Add2~52 ))))
// \Add2~47COUT1_220  = CARRY((clock_cycle[22] & ((!\Add2~52COUT1_218 ))))

	.clk(gnd),
	.dataa(clock_cycle[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~57 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~47 ),
	.cout1(\Add2~47COUT1_220 ));
// synopsys translate_off
defparam \Add2~45 .cin0_used = "true";
defparam \Add2~45 .cin1_used = "true";
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "a50a";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \clock_cycle[22] (
// Equation(s):
// clock_cycle[22] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~45_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~45_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[22] .lut_mask = "0000";
defparam \clock_cycle[22] .operation_mode = "normal";
defparam \clock_cycle[22] .output_mode = "reg_only";
defparam \clock_cycle[22] .register_cascade_mode = "off";
defparam \clock_cycle[22] .sum_lutc_input = "datac";
defparam \clock_cycle[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = clock_cycle[23] $ (((((!\Add2~57  & \Add2~47 ) # (\Add2~57  & \Add2~47COUT1_220 )))))
// \Add2~42  = CARRY(((!\Add2~47 )) # (!clock_cycle[23]))
// \Add2~42COUT1_222  = CARRY(((!\Add2~47COUT1_220 )) # (!clock_cycle[23]))

	.clk(gnd),
	.dataa(clock_cycle[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~57 ),
	.cin0(\Add2~47 ),
	.cin1(\Add2~47COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_222 ));
// synopsys translate_off
defparam \Add2~40 .cin0_used = "true";
defparam \Add2~40 .cin1_used = "true";
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "5a5f";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \clock_cycle[23] (
// Equation(s):
// \Equal0~2  = (!clock_cycle[20] & (!clock_cycle[22] & (!clock_cycle[23] & !clock_cycle[21])))
// clock_cycle[23] = DFFEAS(\Equal0~2 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~40_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[20]),
	.datab(clock_cycle[22]),
	.datac(\Add2~40_combout ),
	.datad(clock_cycle[21]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(clock_cycle[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[23] .lut_mask = "0001";
defparam \clock_cycle[23] .operation_mode = "normal";
defparam \clock_cycle[23] .output_mode = "reg_and_comb";
defparam \clock_cycle[23] .register_cascade_mode = "off";
defparam \clock_cycle[23] .sum_lutc_input = "qfbk";
defparam \clock_cycle[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = clock_cycle[24] $ ((((!(!\Add2~57  & \Add2~42 ) # (\Add2~57  & \Add2~42COUT1_222 )))))
// \Add2~37  = CARRY((clock_cycle[24] & ((!\Add2~42 ))))
// \Add2~37COUT1_224  = CARRY((clock_cycle[24] & ((!\Add2~42COUT1_222 ))))

	.clk(gnd),
	.dataa(clock_cycle[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~57 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~37 ),
	.cout1(\Add2~37COUT1_224 ));
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "a50a";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \clock_cycle[24] (
// Equation(s):
// clock_cycle[24] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~35_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~35_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[24] .lut_mask = "0000";
defparam \clock_cycle[24] .operation_mode = "normal";
defparam \clock_cycle[24] .output_mode = "reg_only";
defparam \clock_cycle[24] .register_cascade_mode = "off";
defparam \clock_cycle[24] .sum_lutc_input = "datac";
defparam \clock_cycle[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (clock_cycle[25] $ (((!\Add2~57  & \Add2~37 ) # (\Add2~57  & \Add2~37COUT1_224 ))))
// \Add2~32  = CARRY(((!\Add2~37COUT1_224 ) # (!clock_cycle[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~57 ),
	.cin0(\Add2~37 ),
	.cin1(\Add2~37COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(\Add2~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "3c3f";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \clock_cycle[25] (
// Equation(s):
// clock_cycle[25] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~30_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~30_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[25] .lut_mask = "0000";
defparam \clock_cycle[25] .operation_mode = "normal";
defparam \clock_cycle[25] .output_mode = "reg_only";
defparam \clock_cycle[25] .register_cascade_mode = "off";
defparam \clock_cycle[25] .sum_lutc_input = "datac";
defparam \clock_cycle[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (clock_cycle[26] $ ((!\Add2~32 )))
// \Add2~27  = CARRY(((clock_cycle[26] & !\Add2~32 )))
// \Add2~27COUT1_226  = CARRY(((clock_cycle[26] & !\Add2~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_226 ));
// synopsys translate_off
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "c30c";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \clock_cycle[26] (
// Equation(s):
// clock_cycle[26] = DFFEAS((((\Add2~25_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~25_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[26] .lut_mask = "ff00";
defparam \clock_cycle[26] .operation_mode = "normal";
defparam \clock_cycle[26] .output_mode = "reg_only";
defparam \clock_cycle[26] .register_cascade_mode = "off";
defparam \clock_cycle[26] .sum_lutc_input = "datac";
defparam \clock_cycle[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \clock_cycle[27] (
// Equation(s):
// \Equal0~1  = (!clock_cycle[25] & (!clock_cycle[24] & (!clock_cycle[27] & !clock_cycle[26])))
// clock_cycle[27] = DFFEAS(\Equal0~1 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~20_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[25]),
	.datab(clock_cycle[24]),
	.datac(\Add2~20_combout ),
	.datad(clock_cycle[26]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(clock_cycle[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[27] .lut_mask = "0001";
defparam \clock_cycle[27] .operation_mode = "normal";
defparam \clock_cycle[27] .output_mode = "reg_and_comb";
defparam \clock_cycle[27] .register_cascade_mode = "off";
defparam \clock_cycle[27] .sum_lutc_input = "qfbk";
defparam \clock_cycle[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (clock_cycle[27] $ (((!\Add2~32  & \Add2~27 ) # (\Add2~32  & \Add2~27COUT1_226 ))))
// \Add2~22  = CARRY(((!\Add2~27 ) # (!clock_cycle[27])))
// \Add2~22COUT1_228  = CARRY(((!\Add2~27COUT1_226 ) # (!clock_cycle[27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~22 ),
	.cout1(\Add2~22COUT1_228 ));
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .cin_used = "true";
defparam \Add2~20 .lut_mask = "3c3f";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = clock_cycle[28] $ ((((!(!\Add2~32  & \Add2~22 ) # (\Add2~32  & \Add2~22COUT1_228 )))))
// \Add2~17  = CARRY((clock_cycle[28] & ((!\Add2~22 ))))
// \Add2~17COUT1_230  = CARRY((clock_cycle[28] & ((!\Add2~22COUT1_228 ))))

	.clk(gnd),
	.dataa(clock_cycle[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~22 ),
	.cin1(\Add2~22COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_230 ));
// synopsys translate_off
defparam \Add2~15 .cin0_used = "true";
defparam \Add2~15 .cin1_used = "true";
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "a50a";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \clock_cycle[28] (
// Equation(s):
// clock_cycle[28] = DFFEAS((((\Add2~15_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~15_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[28] .lut_mask = "ff00";
defparam \clock_cycle[28] .operation_mode = "normal";
defparam \clock_cycle[28] .output_mode = "reg_only";
defparam \clock_cycle[28] .register_cascade_mode = "off";
defparam \clock_cycle[28] .sum_lutc_input = "datac";
defparam \clock_cycle[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = clock_cycle[29] $ (((((!\Add2~32  & \Add2~17 ) # (\Add2~32  & \Add2~17COUT1_230 )))))
// \Add2~12  = CARRY(((!\Add2~17 )) # (!clock_cycle[29]))
// \Add2~12COUT1_232  = CARRY(((!\Add2~17COUT1_230 )) # (!clock_cycle[29]))

	.clk(gnd),
	.dataa(clock_cycle[29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~12 ),
	.cout1(\Add2~12COUT1_232 ));
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .cin_used = "true";
defparam \Add2~10 .lut_mask = "5a5f";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \clock_cycle[29] (
// Equation(s):
// clock_cycle[29] = DFFEAS((((\Add2~10_combout ))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[29] .lut_mask = "ff00";
defparam \clock_cycle[29] .operation_mode = "normal";
defparam \clock_cycle[29] .output_mode = "reg_only";
defparam \clock_cycle[29] .register_cascade_mode = "off";
defparam \clock_cycle[29] .sum_lutc_input = "datac";
defparam \clock_cycle[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (clock_cycle[30] $ ((!(!\Add2~32  & \Add2~12 ) # (\Add2~32  & \Add2~12COUT1_232 ))))
// \Add2~7  = CARRY(((clock_cycle[30] & !\Add2~12COUT1_232 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(clock_cycle[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~32 ),
	.cin0(\Add2~12 ),
	.cin1(\Add2~12COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(\Add2~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .cin_used = "true";
defparam \Add2~5 .lut_mask = "c30c";
defparam \Add2~5 .operation_mode = "arithmetic";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \clock_cycle[30] (
// Equation(s):
// clock_cycle[30] = DFFEAS(GND, GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~5_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(clock_cycle[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[30] .lut_mask = "0000";
defparam \clock_cycle[30] .operation_mode = "normal";
defparam \clock_cycle[30] .output_mode = "reg_only";
defparam \clock_cycle[30] .register_cascade_mode = "off";
defparam \clock_cycle[30] .sum_lutc_input = "datac";
defparam \clock_cycle[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \clock_cycle[31] (
// Equation(s):
// \Equal0~0  = (!clock_cycle[28] & (!clock_cycle[30] & (!clock_cycle[31] & !clock_cycle[29])))
// clock_cycle[31] = DFFEAS(\Equal0~0 , GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , \Add2~0_combout , , , VCC)

	.clk(\clock~combout ),
	.dataa(clock_cycle[28]),
	.datab(clock_cycle[30]),
	.datac(\Add2~0_combout ),
	.datad(clock_cycle[29]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(clock_cycle[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clock_cycle[31] .lut_mask = "0001";
defparam \clock_cycle[31] .operation_mode = "normal";
defparam \clock_cycle[31] .output_mode = "reg_and_comb";
defparam \clock_cycle[31] .register_cascade_mode = "off";
defparam \clock_cycle[31] .sum_lutc_input = "qfbk";
defparam \clock_cycle[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = clock_cycle[31] $ ((((\Add2~7 ))))

	.clk(gnd),
	.dataa(clock_cycle[31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~0 .cin_used = "true";
defparam \Add2~0 .lut_mask = "5a5a";
defparam \Add2~0 .operation_mode = "normal";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "cin";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3  & (\Equal0~1  & (\Equal0~2  & \Equal0~0 )))

	.clk(gnd),
	.dataa(\Equal0~3 ),
	.datab(\Equal0~1 ),
	.datac(\Equal0~2 ),
	.datad(\Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "8000";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7  & (\Equal0~8  & (\Equal0~9  & \Equal0~4_combout )))

	.clk(gnd),
	.dataa(\Equal0~7 ),
	.datab(\Equal0~8 ),
	.datac(\Equal0~9 ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = "8000";
defparam \Equal0~10 .operation_mode = "normal";
defparam \Equal0~10 .output_mode = "comb_only";
defparam \Equal0~10 .register_cascade_mode = "off";
defparam \Equal0~10 .sum_lutc_input = "datac";
defparam \Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \natural_seq_hex_0[0] (
// Equation(s):
// natural_seq_hex_0[0] = DFFEAS((((!natural_seq_hex_0[0]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex_0[0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_0[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_0[0] .lut_mask = "0f0f";
defparam \natural_seq_hex_0[0] .operation_mode = "normal";
defparam \natural_seq_hex_0[0] .output_mode = "reg_only";
defparam \natural_seq_hex_0[0] .register_cascade_mode = "off";
defparam \natural_seq_hex_0[0] .sum_lutc_input = "datac";
defparam \natural_seq_hex_0[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \natural_seq_hex_0[3] (
// Equation(s):
// natural_seq_hex_0[3] = DFFEAS((natural_seq_hex_0[2] & (natural_seq_hex_0[3] $ (((natural_seq_hex_0[1] & natural_seq_hex_0[0]))))) # (!natural_seq_hex_0[2] & (natural_seq_hex_0[3] & ((natural_seq_hex_0[1]) # (!natural_seq_hex_0[0])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[0]),
	.datad(natural_seq_hex_0[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_0[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_0[3] .lut_mask = "6f80";
defparam \natural_seq_hex_0[3] .operation_mode = "normal";
defparam \natural_seq_hex_0[3] .output_mode = "reg_only";
defparam \natural_seq_hex_0[3] .register_cascade_mode = "off";
defparam \natural_seq_hex_0[3] .sum_lutc_input = "datac";
defparam \natural_seq_hex_0[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \natural_seq_hex_0[1] (
// Equation(s):
// natural_seq_hex_0[1] = DFFEAS((natural_seq_hex_0[1] & (((!natural_seq_hex_0[0])))) # (!natural_seq_hex_0[1] & (natural_seq_hex_0[0] & ((natural_seq_hex_0[2]) # (!natural_seq_hex_0[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , 
// \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[0]),
	.datad(natural_seq_hex_0[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_0[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_0[1] .lut_mask = "2c3c";
defparam \natural_seq_hex_0[1] .operation_mode = "normal";
defparam \natural_seq_hex_0[1] .output_mode = "reg_only";
defparam \natural_seq_hex_0[1] .register_cascade_mode = "off";
defparam \natural_seq_hex_0[1] .sum_lutc_input = "datac";
defparam \natural_seq_hex_0[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \natural_seq_hex_0[2] (
// Equation(s):
// natural_seq_hex_0[2] = DFFEAS(natural_seq_hex_0[2] $ (((natural_seq_hex_0[1] & (natural_seq_hex_0[0] & \Equal0~10_combout )))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[0]),
	.datad(\Equal0~10_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_0[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_0[2] .lut_mask = "6aaa";
defparam \natural_seq_hex_0[2] .operation_mode = "normal";
defparam \natural_seq_hex_0[2] .output_mode = "reg_only";
defparam \natural_seq_hex_0[2] .register_cascade_mode = "off";
defparam \natural_seq_hex_0[2] .sum_lutc_input = "datac";
defparam \natural_seq_hex_0[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \natural_out_encoded_0[0]~reg0 (
// Equation(s):
// \natural_out_encoded_0[0]~reg0_regout  = DFFEAS((natural_seq_hex_0[0] & ((natural_seq_hex_0[3]) # (natural_seq_hex_0[2] $ (natural_seq_hex_0[1])))) # (!natural_seq_hex_0[0] & ((natural_seq_hex_0[1]) # (natural_seq_hex_0[2] $ (natural_seq_hex_0[3])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[0]),
	.datad(natural_seq_hex_0[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[0]~reg0 .lut_mask = "fd6e";
defparam \natural_out_encoded_0[0]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[0]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[0]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[0]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \natural_out_encoded_0[1]~reg0 (
// Equation(s):
// \natural_out_encoded_0[1]~reg0_regout  = DFFEAS((natural_seq_hex_0[2] & (natural_seq_hex_0[0] & (natural_seq_hex_0[1] $ (natural_seq_hex_0[3])))) # (!natural_seq_hex_0[2] & (!natural_seq_hex_0[3] & ((natural_seq_hex_0[1]) # (natural_seq_hex_0[0])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[3]),
	.datad(natural_seq_hex_0[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[1]~reg0 .lut_mask = "2d04";
defparam \natural_out_encoded_0[1]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[1]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[1]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[1]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \natural_out_encoded_0[2]~reg0 (
// Equation(s):
// \natural_out_encoded_0[2]~reg0_regout  = DFFEAS((natural_seq_hex_0[1] & (((!natural_seq_hex_0[3] & natural_seq_hex_0[0])))) # (!natural_seq_hex_0[1] & ((natural_seq_hex_0[2] & (!natural_seq_hex_0[3])) # (!natural_seq_hex_0[2] & 
// ((natural_seq_hex_0[0]))))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[3]),
	.datad(natural_seq_hex_0[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[2]~reg0 .lut_mask = "1f02";
defparam \natural_out_encoded_0[2]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[2]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[2]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[2]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \natural_out_encoded_0[3]~reg0 (
// Equation(s):
// \natural_out_encoded_0[3]~reg0_regout  = DFFEAS((natural_seq_hex_0[0] & (natural_seq_hex_0[2] $ ((!natural_seq_hex_0[1])))) # (!natural_seq_hex_0[0] & ((natural_seq_hex_0[2] & (!natural_seq_hex_0[1] & !natural_seq_hex_0[3])) # (!natural_seq_hex_0[2] & 
// (natural_seq_hex_0[1] & natural_seq_hex_0[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[0]),
	.datad(natural_seq_hex_0[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[3]~reg0 .lut_mask = "9492";
defparam \natural_out_encoded_0[3]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[3]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[3]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[3]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \natural_out_encoded_0[4]~reg0 (
// Equation(s):
// \natural_out_encoded_0[4]~reg0_regout  = DFFEAS((natural_seq_hex_0[2] & (natural_seq_hex_0[3] & ((natural_seq_hex_0[1]) # (!natural_seq_hex_0[0])))) # (!natural_seq_hex_0[2] & (natural_seq_hex_0[1] & (!natural_seq_hex_0[3] & !natural_seq_hex_0[0]))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[3]),
	.datad(natural_seq_hex_0[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[4]~reg0 .lut_mask = "80a4";
defparam \natural_out_encoded_0[4]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[4]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[4]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[4]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \natural_out_encoded_0[5]~reg0 (
// Equation(s):
// \natural_out_encoded_0[5]~reg0_regout  = DFFEAS((natural_seq_hex_0[1] & ((natural_seq_hex_0[0] & ((natural_seq_hex_0[3]))) # (!natural_seq_hex_0[0] & (natural_seq_hex_0[2])))) # (!natural_seq_hex_0[1] & (natural_seq_hex_0[2] & (natural_seq_hex_0[3] $ 
// (natural_seq_hex_0[0])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[3]),
	.datad(natural_seq_hex_0[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[5]~reg0 .lut_mask = "c2a8";
defparam \natural_out_encoded_0[5]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[5]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[5]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[5]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \natural_out_encoded_0[6]~reg0 (
// Equation(s):
// \natural_out_encoded_0[6]~reg0_regout  = DFFEAS((natural_seq_hex_0[2] & (!natural_seq_hex_0[1] & (natural_seq_hex_0[3] $ (!natural_seq_hex_0[0])))) # (!natural_seq_hex_0[2] & (natural_seq_hex_0[0] & (natural_seq_hex_0[1] $ (!natural_seq_hex_0[3])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_0[2]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[3]),
	.datad(natural_seq_hex_0[0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_0[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_0[6]~reg0 .lut_mask = "6102";
defparam \natural_out_encoded_0[6]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_0[6]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_0[6]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_0[6]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_0[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (natural_seq_hex_0[3] & (!natural_seq_hex_0[1] & (!natural_seq_hex_0[2] & natural_seq_hex_0[0])))

	.clk(gnd),
	.dataa(natural_seq_hex_0[3]),
	.datab(natural_seq_hex_0[1]),
	.datac(natural_seq_hex_0[2]),
	.datad(natural_seq_hex_0[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = "0200";
defparam \Equal1~0 .operation_mode = "normal";
defparam \Equal1~0 .output_mode = "comb_only";
defparam \Equal1~0 .register_cascade_mode = "off";
defparam \Equal1~0 .sum_lutc_input = "datac";
defparam \Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \natural_seq_hex_1[3]~0 (
// Equation(s):
// \natural_seq_hex_1[3]~0_combout  = (((\Equal1~0_combout  & \Equal0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~0_combout ),
	.datad(\Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\natural_seq_hex_1[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[3]~0 .lut_mask = "f000";
defparam \natural_seq_hex_1[3]~0 .operation_mode = "normal";
defparam \natural_seq_hex_1[3]~0 .output_mode = "comb_only";
defparam \natural_seq_hex_1[3]~0 .register_cascade_mode = "off";
defparam \natural_seq_hex_1[3]~0 .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \natural_seq_hex_1[0] (
// Equation(s):
// natural_seq_hex_1[0] = DFFEAS((((!natural_seq_hex_1[0]))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \natural_seq_hex_1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(natural_seq_hex_1[0]),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\natural_seq_hex_1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_1[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[0] .lut_mask = "0f0f";
defparam \natural_seq_hex_1[0] .operation_mode = "normal";
defparam \natural_seq_hex_1[0] .output_mode = "reg_only";
defparam \natural_seq_hex_1[0] .register_cascade_mode = "off";
defparam \natural_seq_hex_1[0] .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \natural_seq_hex_1[3]~3 (
// Equation(s):
// \natural_seq_hex_1[3]~3_combout  = (natural_seq_hex_1[1] & (((natural_seq_hex_1[2] & natural_seq_hex_1[0]))))

	.clk(gnd),
	.dataa(natural_seq_hex_1[1]),
	.datab(vcc),
	.datac(natural_seq_hex_1[2]),
	.datad(natural_seq_hex_1[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\natural_seq_hex_1[3]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[3]~3 .lut_mask = "a000";
defparam \natural_seq_hex_1[3]~3 .operation_mode = "normal";
defparam \natural_seq_hex_1[3]~3 .output_mode = "comb_only";
defparam \natural_seq_hex_1[3]~3 .register_cascade_mode = "off";
defparam \natural_seq_hex_1[3]~3 .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[3]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \natural_seq_hex_1[3] (
// Equation(s):
// natural_seq_hex_1[3] = DFFEAS(natural_seq_hex_1[3] $ (((\Equal1~0_combout  & (\Equal0~10_combout  & \natural_seq_hex_1[3]~3_combout )))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[3]),
	.datab(\Equal1~0_combout ),
	.datac(\Equal0~10_combout ),
	.datad(\natural_seq_hex_1[3]~3_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_1[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[3] .lut_mask = "6aaa";
defparam \natural_seq_hex_1[3] .operation_mode = "normal";
defparam \natural_seq_hex_1[3] .output_mode = "reg_only";
defparam \natural_seq_hex_1[3] .register_cascade_mode = "off";
defparam \natural_seq_hex_1[3] .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \natural_seq_hex_1[1] (
// Equation(s):
// natural_seq_hex_1[1] = DFFEAS((natural_seq_hex_1[0] & (!natural_seq_hex_1[1] & ((natural_seq_hex_1[3]) # (!natural_seq_hex_1[2])))) # (!natural_seq_hex_1[0] & (((natural_seq_hex_1[1])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , 
// \natural_seq_hex_1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[2]),
	.datab(natural_seq_hex_1[0]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\natural_seq_hex_1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_1[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[1] .lut_mask = "3c34";
defparam \natural_seq_hex_1[1] .operation_mode = "normal";
defparam \natural_seq_hex_1[1] .output_mode = "reg_only";
defparam \natural_seq_hex_1[1] .register_cascade_mode = "off";
defparam \natural_seq_hex_1[1] .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \natural_seq_hex_1[2] (
// Equation(s):
// natural_seq_hex_1[2] = DFFEAS((natural_seq_hex_1[2] & (((!natural_seq_hex_1[1] & natural_seq_hex_1[3])) # (!natural_seq_hex_1[0]))) # (!natural_seq_hex_1[2] & (natural_seq_hex_1[0] & (natural_seq_hex_1[1]))), GLOBAL(\clock~combout ), 
// !GLOBAL(\reset~combout ), , \natural_seq_hex_1[3]~0_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[2]),
	.datab(natural_seq_hex_1[0]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\natural_seq_hex_1[3]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(natural_seq_hex_1[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_seq_hex_1[2] .lut_mask = "6a62";
defparam \natural_seq_hex_1[2] .operation_mode = "normal";
defparam \natural_seq_hex_1[2] .output_mode = "reg_only";
defparam \natural_seq_hex_1[2] .register_cascade_mode = "off";
defparam \natural_seq_hex_1[2] .sum_lutc_input = "datac";
defparam \natural_seq_hex_1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \natural_out_encoded_1[0]~reg0 (
// Equation(s):
// \natural_out_encoded_1[0]~reg0_regout  = DFFEAS((natural_seq_hex_1[0] & ((natural_seq_hex_1[3]) # (natural_seq_hex_1[2] $ (natural_seq_hex_1[1])))) # (!natural_seq_hex_1[0] & ((natural_seq_hex_1[1]) # (natural_seq_hex_1[2] $ (natural_seq_hex_1[3])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[0]~reg0 .lut_mask = "fb7c";
defparam \natural_out_encoded_1[0]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[0]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[0]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[0]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \natural_out_encoded_1[1]~reg0 (
// Equation(s):
// \natural_out_encoded_1[1]~reg0_regout  = DFFEAS((natural_seq_hex_1[2] & (natural_seq_hex_1[0] & (natural_seq_hex_1[1] $ (natural_seq_hex_1[3])))) # (!natural_seq_hex_1[2] & (!natural_seq_hex_1[3] & ((natural_seq_hex_1[0]) # (natural_seq_hex_1[1])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[2]),
	.datab(natural_seq_hex_1[0]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[1]~reg0 .lut_mask = "08d4";
defparam \natural_out_encoded_1[1]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[1]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[1]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[1]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \natural_out_encoded_1[2]~reg0 (
// Equation(s):
// \natural_out_encoded_1[2]~reg0_regout  = DFFEAS((natural_seq_hex_1[1] & (natural_seq_hex_1[0] & ((!natural_seq_hex_1[3])))) # (!natural_seq_hex_1[1] & ((natural_seq_hex_1[2] & ((!natural_seq_hex_1[3]))) # (!natural_seq_hex_1[2] & 
// (natural_seq_hex_1[0])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[2]~reg0 .lut_mask = "02ae";
defparam \natural_out_encoded_1[2]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[2]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[2]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[2]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \natural_out_encoded_1[3]~reg0 (
// Equation(s):
// \natural_out_encoded_1[3]~reg0_regout  = DFFEAS((natural_seq_hex_1[0] & (natural_seq_hex_1[2] $ ((!natural_seq_hex_1[1])))) # (!natural_seq_hex_1[0] & ((natural_seq_hex_1[2] & (!natural_seq_hex_1[1] & !natural_seq_hex_1[3])) # (!natural_seq_hex_1[2] & 
// (natural_seq_hex_1[1] & natural_seq_hex_1[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[3]~reg0 .lut_mask = "9286";
defparam \natural_out_encoded_1[3]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[3]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[3]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[3]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \natural_out_encoded_1[4]~reg0 (
// Equation(s):
// \natural_out_encoded_1[4]~reg0_regout  = DFFEAS((natural_seq_hex_1[2] & (natural_seq_hex_1[3] & ((natural_seq_hex_1[1]) # (!natural_seq_hex_1[0])))) # (!natural_seq_hex_1[2] & (!natural_seq_hex_1[0] & (natural_seq_hex_1[1] & !natural_seq_hex_1[3]))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[4]~reg0 .lut_mask = "c410";
defparam \natural_out_encoded_1[4]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[4]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[4]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[4]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \natural_out_encoded_1[5]~reg0 (
// Equation(s):
// \natural_out_encoded_1[5]~reg0_regout  = DFFEAS((natural_seq_hex_1[1] & ((natural_seq_hex_1[0] & ((natural_seq_hex_1[3]))) # (!natural_seq_hex_1[0] & (natural_seq_hex_1[2])))) # (!natural_seq_hex_1[1] & (natural_seq_hex_1[2] & (natural_seq_hex_1[0] $ 
// (natural_seq_hex_1[3])))), GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[5]~reg0 .lut_mask = "e448";
defparam \natural_out_encoded_1[5]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[5]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[5]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[5]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \natural_out_encoded_1[6]~reg0 (
// Equation(s):
// \natural_out_encoded_1[6]~reg0_regout  = DFFEAS((natural_seq_hex_1[2] & (!natural_seq_hex_1[1] & (natural_seq_hex_1[0] $ (!natural_seq_hex_1[3])))) # (!natural_seq_hex_1[2] & (natural_seq_hex_1[0] & (natural_seq_hex_1[1] $ (!natural_seq_hex_1[3])))), 
// GLOBAL(\clock~combout ), !GLOBAL(\reset~combout ), , \Equal0~10_combout , , , , )

	.clk(\clock~combout ),
	.dataa(natural_seq_hex_1[0]),
	.datab(natural_seq_hex_1[2]),
	.datac(natural_seq_hex_1[1]),
	.datad(natural_seq_hex_1[3]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\natural_out_encoded_1[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \natural_out_encoded_1[6]~reg0 .lut_mask = "2806";
defparam \natural_out_encoded_1[6]~reg0 .operation_mode = "normal";
defparam \natural_out_encoded_1[6]~reg0 .output_mode = "reg_only";
defparam \natural_out_encoded_1[6]~reg0 .register_cascade_mode = "off";
defparam \natural_out_encoded_1[6]~reg0 .sum_lutc_input = "datac";
defparam \natural_out_encoded_1[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[0]~I (
	.datain(\natural_out_encoded_0[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[0]));
// synopsys translate_off
defparam \natural_out_encoded_0[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[1]~I (
	.datain(!\natural_out_encoded_0[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[1]));
// synopsys translate_off
defparam \natural_out_encoded_0[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[2]~I (
	.datain(!\natural_out_encoded_0[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[2]));
// synopsys translate_off
defparam \natural_out_encoded_0[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[3]~I (
	.datain(!\natural_out_encoded_0[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[3]));
// synopsys translate_off
defparam \natural_out_encoded_0[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[4]~I (
	.datain(!\natural_out_encoded_0[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[4]));
// synopsys translate_off
defparam \natural_out_encoded_0[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[5]~I (
	.datain(!\natural_out_encoded_0[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[5]));
// synopsys translate_off
defparam \natural_out_encoded_0[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_0[6]~I (
	.datain(!\natural_out_encoded_0[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_0[6]));
// synopsys translate_off
defparam \natural_out_encoded_0[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[0]~I (
	.datain(\natural_out_encoded_1[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[0]));
// synopsys translate_off
defparam \natural_out_encoded_1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[1]~I (
	.datain(!\natural_out_encoded_1[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[1]));
// synopsys translate_off
defparam \natural_out_encoded_1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[2]~I (
	.datain(!\natural_out_encoded_1[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[2]));
// synopsys translate_off
defparam \natural_out_encoded_1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[3]~I (
	.datain(!\natural_out_encoded_1[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[3]));
// synopsys translate_off
defparam \natural_out_encoded_1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[4]~I (
	.datain(!\natural_out_encoded_1[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[4]));
// synopsys translate_off
defparam \natural_out_encoded_1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[5]~I (
	.datain(!\natural_out_encoded_1[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[5]));
// synopsys translate_off
defparam \natural_out_encoded_1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \natural_out_encoded_1[6]~I (
	.datain(!\natural_out_encoded_1[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(natural_out_encoded_1[6]));
// synopsys translate_off
defparam \natural_out_encoded_1[6]~I .operation_mode = "output";
// synopsys translate_on

endmodule
