Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 263F0C9463
	for <lists+qemu-devel@lfdr.de>; Thu,  3 Oct 2019 00:35:02 +0200 (CEST)
Received: from localhost ([::1]:59614 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iFnD2-00023j-V3
	for lists+qemu-devel@lfdr.de; Wed, 02 Oct 2019 18:35:00 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:44993)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <dgibson@ozlabs.org>) id 1iFn9z-0000S0-GJ
 for qemu-devel@nongnu.org; Wed, 02 Oct 2019 18:31:53 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <dgibson@ozlabs.org>) id 1iFn9x-0002mz-6N
 for qemu-devel@nongnu.org; Wed, 02 Oct 2019 18:31:51 -0400
Received: from ozlabs.org ([2401:3900:2:1::2]:57779)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
 id 1iFn9w-0002kf-Fx; Wed, 02 Oct 2019 18:31:49 -0400
Received: by ozlabs.org (Postfix, from userid 1007)
 id 46k9q26Ly2z9sPL; Thu,  3 Oct 2019 08:31:42 +1000 (AEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=gibson.dropbear.id.au; s=201602; t=1570055502;
 bh=KtH2T/qai/Bu0+GeH8zlOf7JgRB/K5HfRAjsuu4Flr8=;
 h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
 b=N9LicppgOdgqTldTY+6a1CSepasEmXqxnYZo1m5EztC5PmjTHnBghVURUqpfD1GC8
 XrmaOTkGZ7mVnbkj+78iA92JD64YhCHPj5o620td4vfDpddxmIqHh9NTITXQcbGZJY
 CNLEoqFqn9MWM5lqOxerdN1JIbMJf6kRcDJ3W2gY=
Date: Thu, 3 Oct 2019 08:17:40 +1000
From: David Gibson <david@gibson.dropbear.id.au>
To: Greg Kurz <groug@kaod.org>
Subject: Re: [PATCH v3 23/34] spapr, xics, xive: Move irq claim and free from
 SpaprIrq to SpaprInterruptController
Message-ID: <20191002221740.GZ11105@umbus.fritz.box>
References: <20191002025208.3487-1-david@gibson.dropbear.id.au>
 <20191002025208.3487-24-david@gibson.dropbear.id.au>
 <20191002095925.6e16c213@bahia.lan>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
 protocol="application/pgp-signature"; boundary="L4xCDQ7GT+ph8Lmk"
Content-Disposition: inline
In-Reply-To: <20191002095925.6e16c213@bahia.lan>
User-Agent: Mutt/1.12.1 (2019-06-15)
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2401:3900:2:1::2
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Jason Wang <jasowang@redhat.com>, Riku Voipio <riku.voipio@iki.fi>,
 qemu-devel@nongnu.org, Laurent Vivier <laurent@vivier.eu>, qemu-ppc@nongnu.org,
 clg@kaod.org, Paolo Bonzini <pbonzini@redhat.com>,
 =?iso-8859-1?Q?Marc-Andr=E9?= Lureau <marcandre.lureau@redhat.com>,
 philmd@redhat.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


--L4xCDQ7GT+ph8Lmk
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, Oct 02, 2019 at 09:59:25AM +0200, Greg Kurz wrote:
> On Wed,  2 Oct 2019 12:51:57 +1000
> David Gibson <david@gibson.dropbear.id.au> wrote:
>=20
> > These methods, like cpu_intc_create, really belong to the interrupt
> > controller, but need to be called on all possible intcs.
> >=20
> > Like cpu_intc_create, therefore, make them methods on the intc and
> > always call it for all existing intcs.
> >=20
> > Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
> > ---
> >  hw/intc/spapr_xive.c        |  71 ++++++++++++-----------
> >  hw/intc/xics_spapr.c        |  29 ++++++++++
> >  hw/ppc/spapr_irq.c          | 110 +++++++++++-------------------------
> >  include/hw/ppc/spapr_irq.h  |   5 +-
> >  include/hw/ppc/spapr_xive.h |   2 -
> >  5 files changed, 102 insertions(+), 115 deletions(-)
> >=20
> > diff --git a/hw/intc/spapr_xive.c b/hw/intc/spapr_xive.c
> > index 9338daba3d..ff1a175b44 100644
> > --- a/hw/intc/spapr_xive.c
> > +++ b/hw/intc/spapr_xive.c
> > @@ -487,6 +487,42 @@ static const VMStateDescription vmstate_spapr_xive=
 =3D {
> >      },
> >  };
> > =20
> > +static int spapr_xive_claim_irq(SpaprInterruptController *intc, int li=
sn,
> > +                                bool lsi, Error **errp)
> > +{
> > +    SpaprXive *xive =3D SPAPR_XIVE(intc);
> > +    XiveSource *xsrc =3D &xive->source;
> > +
> > +    assert(lisn < xive->nr_irqs);
> > +
> > +    if (xive_eas_is_valid(&xive->eat[lisn])) {
> > +        error_setg(errp, "IRQ %d is not free", lisn);
> > +        return -EBUSY;
> > +    }
> > +
> > +    /*
> > +     * Set default values when allocating an IRQ number
> > +     */
> > +    xive->eat[lisn].w |=3D cpu_to_be64(EAS_VALID | EAS_MASKED);
> > +    if (lsi) {
> > +        xive_source_irq_set_lsi(xsrc, lisn);
> > +    }
> > +
> > +    if (kvm_irqchip_in_kernel()) {
> > +        return kvmppc_xive_source_reset_one(xsrc, lisn, errp);
> > +    }
> > +
> > +    return 0;
> > +}
> > +
> > +static void spapr_xive_free_irq(SpaprInterruptController *intc, int li=
sn)
> > +{
> > +    SpaprXive *xive =3D SPAPR_XIVE(intc);
> > +    assert(lisn < xive->nr_irqs);
> > +
> > +    xive->eat[lisn].w &=3D cpu_to_be64(~EAS_VALID);
> > +}
> > +
> >  static Property spapr_xive_properties[] =3D {
> >      DEFINE_PROP_UINT32("nr-irqs", SpaprXive, nr_irqs, 0),
> >      DEFINE_PROP_UINT32("nr-ends", SpaprXive, nr_ends, 0),
> > @@ -536,6 +572,8 @@ static void spapr_xive_class_init(ObjectClass *klas=
s, void *data)
> >      xrc->get_tctx =3D spapr_xive_get_tctx;
> > =20
> >      sicc->cpu_intc_create =3D spapr_xive_cpu_intc_create;
> > +    sicc->claim_irq =3D spapr_xive_claim_irq;
> > +    sicc->free_irq =3D spapr_xive_free_irq;
> >  }
> > =20
> >  static const TypeInfo spapr_xive_info =3D {
> > @@ -557,39 +595,6 @@ static void spapr_xive_register_types(void)
> > =20
> >  type_init(spapr_xive_register_types)
> > =20
> > -int spapr_xive_irq_claim(SpaprXive *xive, int lisn, bool lsi, Error **=
errp)
> > -{
> > -    XiveSource *xsrc =3D &xive->source;
> > -
> > -    assert(lisn < xive->nr_irqs);
> > -
> > -    if (xive_eas_is_valid(&xive->eat[lisn])) {
> > -        error_setg(errp, "IRQ %d is not free", lisn);
> > -        return -EBUSY;
> > -    }
> > -
> > -    /*
> > -     * Set default values when allocating an IRQ number
> > -     */
> > -    xive->eat[lisn].w |=3D cpu_to_be64(EAS_VALID | EAS_MASKED);
> > -    if (lsi) {
> > -        xive_source_irq_set_lsi(xsrc, lisn);
> > -    }
> > -
> > -    if (kvm_irqchip_in_kernel()) {
> > -        return kvmppc_xive_source_reset_one(xsrc, lisn, errp);
> > -    }
> > -
> > -    return 0;
> > -}
> > -
> > -void spapr_xive_irq_free(SpaprXive *xive, int lisn)
> > -{
> > -    assert(lisn < xive->nr_irqs);
> > -
> > -    xive->eat[lisn].w &=3D cpu_to_be64(~EAS_VALID);
> > -}
> > -
> >  /*
> >   * XIVE hcalls
> >   *
> > diff --git a/hw/intc/xics_spapr.c b/hw/intc/xics_spapr.c
> > index 946311b858..224fe1efcd 100644
> > --- a/hw/intc/xics_spapr.c
> > +++ b/hw/intc/xics_spapr.c
> > @@ -346,6 +346,33 @@ static int xics_spapr_cpu_intc_create(SpaprInterru=
ptController *intc,
> >      return 0;
> >  }
> > =20
> > +static int xics_spapr_claim_irq(SpaprInterruptController *intc, int ir=
q,
> > +                                bool lsi, Error **errp)
> > +{
> > +    ICSState *ics =3D ICS_SPAPR(intc);
> > +
> > +    assert(ics);
> > +    assert(ics_valid_irq(ics, irq));
> > +
> > +    if (!ics_irq_free(ics, irq - ics->offset)) {
> > +        error_setg(errp, "IRQ %d is not free", irq);
> > +        return -EBUSY;
>=20
> I guess it makes more sense to return -EBUSY rather than -1 indeed,
> and it doesn't break anything.
>=20
> > +    }
> > +
> > +    ics_set_irq_type(ics, irq - ics->offset, lsi);
> > +    return 0;
> > +}
> > +
> > +static void xics_spapr_free_irq(SpaprInterruptController *intc, int ir=
q)
> > +{
> > +    ICSState *ics =3D ICS_SPAPR(intc);
> > +    uint32_t srcno =3D irq - ics->offset;
> > +
> > +    assert(ics_valid_irq(ics, irq));
> > +
> > +    memset(&ics->irqs[srcno], 0, sizeof(ICSIRQState));
> > +}
> > +
> >  static void ics_spapr_class_init(ObjectClass *klass, void *data)
> >  {
> >      DeviceClass *dc =3D DEVICE_CLASS(klass);
> > @@ -355,6 +382,8 @@ static void ics_spapr_class_init(ObjectClass *klass=
, void *data)
> >      device_class_set_parent_realize(dc, ics_spapr_realize,
> >                                      &isc->parent_realize);
> >      sicc->cpu_intc_create =3D xics_spapr_cpu_intc_create;
> > +    sicc->claim_irq =3D xics_spapr_claim_irq;
> > +    sicc->free_irq =3D xics_spapr_free_irq;
> >  }
> > =20
> >  static const TypeInfo ics_spapr_info =3D {
> > diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> > index 9cb2fc71ca..83882cfad3 100644
> > --- a/hw/ppc/spapr_irq.c
> > +++ b/hw/ppc/spapr_irq.c
> > @@ -98,33 +98,6 @@ static void spapr_irq_init_kvm(SpaprMachineState *sp=
apr,
> >   * XICS IRQ backend.
> >   */
> > =20
> > -static int spapr_irq_claim_xics(SpaprMachineState *spapr, int irq, boo=
l lsi,
> > -                                Error **errp)
> > -{
> > -    ICSState *ics =3D spapr->ics;
> > -
> > -    assert(ics);
> > -    assert(ics_valid_irq(ics, irq));
> > -
> > -    if (!ics_irq_free(ics, irq - ics->offset)) {
> > -        error_setg(errp, "IRQ %d is not free", irq);
> > -        return -1;
> > -    }
> > -
> > -    ics_set_irq_type(ics, irq - ics->offset, lsi);
> > -    return 0;
> > -}
> > -
> > -static void spapr_irq_free_xics(SpaprMachineState *spapr, int irq)
> > -{
> > -    ICSState *ics =3D spapr->ics;
> > -    uint32_t srcno =3D irq - ics->offset;
> > -
> > -    assert(ics_valid_irq(ics, irq));
> > -
> > -    memset(&ics->irqs[srcno], 0, sizeof(ICSIRQState));
> > -}
> > -
> >  static void spapr_irq_print_info_xics(SpaprMachineState *spapr, Monito=
r *mon)
> >  {
> >      CPUState *cs;
> > @@ -182,8 +155,6 @@ SpaprIrq spapr_irq_xics =3D {
> >      .xics        =3D true,
> >      .xive        =3D false,
> > =20
> > -    .claim       =3D spapr_irq_claim_xics,
> > -    .free        =3D spapr_irq_free_xics,
> >      .print_info  =3D spapr_irq_print_info_xics,
> >      .dt_populate =3D spapr_dt_xics,
> >      .post_load   =3D spapr_irq_post_load_xics,
> > @@ -196,17 +167,6 @@ SpaprIrq spapr_irq_xics =3D {
> >   * XIVE IRQ backend.
> >   */
> > =20
> > -static int spapr_irq_claim_xive(SpaprMachineState *spapr, int irq, boo=
l lsi,
> > -                                Error **errp)
> > -{
> > -    return spapr_xive_irq_claim(spapr->xive, irq, lsi, errp);
> > -}
> > -
> > -static void spapr_irq_free_xive(SpaprMachineState *spapr, int irq)
> > -{
> > -    spapr_xive_irq_free(spapr->xive, irq);
> > -}
> > -
> >  static void spapr_irq_print_info_xive(SpaprMachineState *spapr,
> >                                        Monitor *mon)
> >  {
> > @@ -272,8 +232,6 @@ SpaprIrq spapr_irq_xive =3D {
> >      .xics        =3D false,
> >      .xive        =3D true,
> > =20
> > -    .claim       =3D spapr_irq_claim_xive,
> > -    .free        =3D spapr_irq_free_xive,
> >      .print_info  =3D spapr_irq_print_info_xive,
> >      .dt_populate =3D spapr_dt_xive,
> >      .post_load   =3D spapr_irq_post_load_xive,
> > @@ -301,33 +259,6 @@ static SpaprIrq *spapr_irq_current(SpaprMachineSta=
te *spapr)
> >          &spapr_irq_xive : &spapr_irq_xics;
> >  }
> > =20
> > -static int spapr_irq_claim_dual(SpaprMachineState *spapr, int irq, boo=
l lsi,
> > -                                Error **errp)
> > -{
> > -    Error *local_err =3D NULL;
> > -    int ret;
> > -
> > -    ret =3D spapr_irq_xics.claim(spapr, irq, lsi, &local_err);
> > -    if (local_err) {
> > -        error_propagate(errp, local_err);
> > -        return ret;
> > -    }
> > -
> > -    ret =3D spapr_irq_xive.claim(spapr, irq, lsi, &local_err);
> > -    if (local_err) {
> > -        error_propagate(errp, local_err);
> > -        return ret;
> > -    }
> > -
> > -    return ret;
> > -}
> > -
> > -static void spapr_irq_free_dual(SpaprMachineState *spapr, int irq)
> > -{
> > -    spapr_irq_xics.free(spapr, irq);
> > -    spapr_irq_xive.free(spapr, irq);
> > -}
> > -
> >  static void spapr_irq_print_info_dual(SpaprMachineState *spapr, Monito=
r *mon)
> >  {
> >      spapr_irq_current(spapr)->print_info(spapr, mon);
> > @@ -401,8 +332,6 @@ SpaprIrq spapr_irq_dual =3D {
> >      .xics        =3D true,
> >      .xive        =3D true,
> > =20
> > -    .claim       =3D spapr_irq_claim_dual,
> > -    .free        =3D spapr_irq_free_dual,
> >      .print_info  =3D spapr_irq_print_info_dual,
> >      .dt_populate =3D spapr_irq_dt_populate_dual,
> >      .post_load   =3D spapr_irq_post_load_dual,
> > @@ -572,8 +501,11 @@ void spapr_irq_init(SpaprMachineState *spapr, Erro=
r **errp)
> > =20
> >          /* Enable the CPU IPIs */
> >          for (i =3D 0; i < nr_servers; ++i) {
> > -            if (spapr_xive_irq_claim(spapr->xive, SPAPR_IRQ_IPI + i,
> > -                                     false, errp) < 0) {
> > +            SpaprInterruptControllerClass *sicc
> > +                =3D SPAPR_INTC_GET_CLASS(spapr->xive);
> > +
> > +            if (sicc->claim_irq(SPAPR_INTC(spapr->xive), SPAPR_IRQ_IPI=
 + i,
> > +                                false, errp) < 0) {
> >                  return;
> >              }
> >          }
> > @@ -587,21 +519,45 @@ void spapr_irq_init(SpaprMachineState *spapr, Err=
or **errp)
> > =20
> >  int spapr_irq_claim(SpaprMachineState *spapr, int irq, bool lsi, Error=
 **errp)
> >  {
> > +    SpaprInterruptController *intcs[] =3D ALL_INTCS(spapr);
> > +    int i;
> > +    int rc;
> > +
> >      assert(irq >=3D SPAPR_XIRQ_BASE);
> >      assert(irq < (spapr->irq->nr_xirqs + SPAPR_XIRQ_BASE));
> > =20
> > -    return spapr->irq->claim(spapr, irq, lsi, errp);
> > +    for (i =3D 0; i < ARRAY_SIZE(intcs); i++) {
> > +        SpaprInterruptController *intc =3D intcs[i];
> > +        if (intc) {
> > +            SpaprInterruptControllerClass *sicc =3D SPAPR_INTC_GET_CLA=
SS(intc);
> > +            rc =3D sicc->claim_irq(intc, irq, lsi, errp);
> > +            if (rc < 0) {
> > +                return rc;
> > +            }
> > +        }
> > +    }
> > +
> > +    return 0;
> >  }
> > =20
> >  void spapr_irq_free(SpaprMachineState *spapr, int irq, int num)
> >  {
> > -    int i;
> > +    SpaprInterruptController *intcs[] =3D ALL_INTCS(spapr);
> > +    int i, j;
> > =20
> >      assert(irq >=3D SPAPR_XIRQ_BASE);
> >      assert((irq + num) <=3D (spapr->irq->nr_xirqs + SPAPR_XIRQ_BASE));
> > =20
> >      for (i =3D irq; i < (irq + num); i++) {
> > -        spapr->irq->free(spapr, i);
> > +        for (j =3D 0; j < ARRAY_SIZE(intcs); j++) {
> > +            SpaprInterruptController *intc =3D intcs[j];
> > +
> > +            if (intc) {
> > +                SpaprInterruptControllerClass *sicc
> > +                    =3D SPAPR_INTC_GET_CLASS(intc);
> > +                sicc->free_irq(intc, i);
> > +            }
> > +        }
>=20
> Yet another intcs[] boiler plate. I'm wondering if this could go
> into a macro. Anyway, this could be looked at later. This series
> is large enough already :)

I couldn't think of a way that didn't have really awkward syntax.

>=20
> Reviewed-by: Greg Kurz <groug@kaod.org>
>=20
> >      }
> >  }
> > =20
> > @@ -726,8 +682,6 @@ SpaprIrq spapr_irq_xics_legacy =3D {
> >      .xics        =3D true,
> >      .xive        =3D false,
> > =20
> > -    .claim       =3D spapr_irq_claim_xics,
> > -    .free        =3D spapr_irq_free_xics,
> >      .print_info  =3D spapr_irq_print_info_xics,
> >      .dt_populate =3D spapr_dt_xics,
> >      .post_load   =3D spapr_irq_post_load_xics,
> > diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> > index 5e641e23c1..adfef0fcbe 100644
> > --- a/include/hw/ppc/spapr_irq.h
> > +++ b/include/hw/ppc/spapr_irq.h
> > @@ -50,6 +50,9 @@ typedef struct SpaprInterruptControllerClass {
> >       */
> >      int (*cpu_intc_create)(SpaprInterruptController *intc,
> >                              PowerPCCPU *cpu, Error **errp);
> > +    int (*claim_irq)(SpaprInterruptController *intc, int irq, bool lsi,
> > +                     Error **errp);
> > +    void (*free_irq)(SpaprInterruptController *intc, int irq);
> >  } SpaprInterruptControllerClass;
> > =20
> >  int spapr_irq_cpu_intc_create(SpaprMachineState *spapr,
> > @@ -67,8 +70,6 @@ typedef struct SpaprIrq {
> >      bool        xics;
> >      bool        xive;
> > =20
> > -    int (*claim)(SpaprMachineState *spapr, int irq, bool lsi, Error **=
errp);
> > -    void (*free)(SpaprMachineState *spapr, int irq);
> >      void (*print_info)(SpaprMachineState *spapr, Monitor *mon);
> >      void (*dt_populate)(SpaprMachineState *spapr, uint32_t nr_servers,
> >                          void *fdt, uint32_t phandle);
> > diff --git a/include/hw/ppc/spapr_xive.h b/include/hw/ppc/spapr_xive.h
> > index 0df20a6590..8f875673f5 100644
> > --- a/include/hw/ppc/spapr_xive.h
> > +++ b/include/hw/ppc/spapr_xive.h
> > @@ -54,8 +54,6 @@ typedef struct SpaprXive {
> >   */
> >  #define SPAPR_XIVE_BLOCK_ID 0x0
> > =20
> > -int spapr_xive_irq_claim(SpaprXive *xive, int lisn, bool lsi, Error **=
errp);
> > -void spapr_xive_irq_free(SpaprXive *xive, int lisn);
> >  void spapr_xive_pic_print_info(SpaprXive *xive, Monitor *mon);
> >  int spapr_xive_post_load(SpaprXive *xive, int version_id);
> > =20
>=20

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--L4xCDQ7GT+ph8Lmk
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAl2VIgIACgkQbDjKyiDZ
s5LHqxAAx4oHs2zIJ6QiTp4EnpCKHMQywhfYMJjSomekUuysnYMz+Y9uzE518oue
hnP82NtA6HlHXtEcL9FUhSLsVs42QrZyy2sIZC/+hvL6vwL1ClqJdfBICWt+94y1
4UVjHeFFT8V7mqWHQr0BCgOzp63axQ7Zv48TPLxeR1v6rT4/L5rF0Eqmem/54znn
wuuYF0BaNCw5Ap6N5CYofeaobofEdxlsfYHBtD5erX+dH35N6ZyzZMOAuz28U8Vd
dI9FKetJzAN1c7+i9j6VtNhsY+7fa9DSx382HT1geL+Dl5FzM8/QQC/oVXyrY0HA
esmfyowoO7G3wTUwwStqkk/CRoNYPTJhOJ6jPHajJPeaNob0QcIrFQbyMkyRkmZW
Wdf9d0M0jVwPK4RIcCMvdNP5yhtHYN/2e/YwbnP6wsEk6GiuaYOU/UqVdsJzxWAg
CHm2cwaNNIJ7nKWvNPoi5LypI2uS3oGOehMYZ4pBrXtz9pkF5M2kmgp2xZnikXKH
XLLv6QiSbAYQ3CdJOxH/FWeC3NcCHluacnBL44JsI23bpwyWAwkTCKsNum4u+dcl
ZRQgTh3alpljXtCazELRFFDCtw7tVzmLulHBz7W7aaNVbCcHCsje6wwjckJQTiL/
/ltCvdgBycZuKzgaLJ9mOJTI+G4u0zRtnxu3GyG9UT/z/8E/TCY=
=IwZq
-----END PGP SIGNATURE-----

--L4xCDQ7GT+ph8Lmk--

