INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/myproject/Fir_Design/Fir_Design.srcs/sources_1/new/FIR_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/myproject/Fir_Design/Fir_Design.srcs/sim_1/new/tb_FIR_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIR_Design
