arch                     	circuit                          	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif	c8151c4     	success   	     	119888             	86875                	51220               	3399                  	128         	95           	-1     	42    	35         	-1          	-1      	3950627              	8.27939       	-244298             	-8.27939            	1076094          	38                               	9.14118            	-278314  	-9.14118 	-1      	-1      	144.343  	644.786   	625.04              	-1         	-1          	-1         
