

================================================================
== Vitis HLS Report for 'hist_1'
================================================================
* Date:           Sat Oct  4 15:12:59 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.434 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- hist_1_hist_2  |     6144|     6144|         4|          3|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%blockID = alloca i32 1"   --->   Operation 8 'alloca' 'blockID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%exp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %exp"   --->   Operation 10 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%exp_cast = zext i5 %exp_read"   --->   Operation 11 'zext' 'exp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln54 = store i12 0, i12 %indvar_flatten" [sort.c:54]   --->   Operation 16 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln54 = store i10 0, i10 %blockID" [sort.c:54]   --->   Operation 17 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln54 = store i3 0, i3 %i" [sort.c:54]   --->   Operation 18 'store' 'store_ln54' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [sort.c:54]   --->   Operation 19 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [sort.c:54]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%icmp_ln54 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [sort.c:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.33ns)   --->   "%add_ln54 = add i12 %indvar_flatten_load, i12 1" [sort.c:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc10, void %for.end12" [sort.c:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [sort.c:55]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%blockID_load = load i10 %blockID" [sort.c:54]   --->   Operation 25 'load' 'blockID_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln55 = icmp_eq  i3 %i_load, i3 4" [sort.c:55]   --->   Operation 26 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.51ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i3 0, i3 %i_load" [sort.c:54]   --->   Operation 27 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.34ns)   --->   "%add_ln54_1 = add i10 %blockID_load, i10 1" [sort.c:54]   --->   Operation 28 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.51ns)   --->   "%select_ln54_1 = select i1 %icmp_ln55, i10 %add_ln54_1, i10 %blockID_load" [sort.c:54]   --->   Operation 29 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_25 = trunc i10 %select_ln54_1" [sort.c:54]   --->   Operation 30 'trunc' 'empty_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %select_ln54_1" [sort.c:56]   --->   Operation 31 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln56, i2 0" [sort.c:56]   --->   Operation 32 'bitconcatenate' 'trunc_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i3 %select_ln54" [sort.c:56]   --->   Operation 33 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%add_ln57 = add i9 %zext_ln56_1, i9 %trunc_ln56_1" [sort.c:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57" [sort.c:57]   --->   Operation 35 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln57_1" [sort.c:57]   --->   Operation 36 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.26ns)   --->   "%b_0_load = load i9 %b_0_addr" [sort.c:57]   --->   Operation 37 'load' 'b_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln57_1" [sort.c:57]   --->   Operation 38 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.26ns)   --->   "%b_1_load = load i9 %b_1_addr" [sort.c:57]   --->   Operation 39 'load' 'b_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln55 = store i12 %add_ln54, i12 %indvar_flatten" [sort.c:55]   --->   Operation 40 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln55 = store i10 %select_ln54_1, i10 %blockID" [sort.c:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [sort.c:61]   --->   Operation 113 'ret' 'ret_ln61' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %select_ln54" [sort.c:55]   --->   Operation 42 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_25, i2 0" [sort.c:54]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%shl_ln56 = shl i10 %select_ln54_1, i10 2" [sort.c:56]   --->   Operation 44 'shl' 'shl_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.35ns)   --->   "%add_ln52 = add i9 %empty_25, i9 1" [sort.c:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = (!icmp_ln54)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln52" [sort.c:58]   --->   Operation 46 'zext' 'zext_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln58" [sort.c:58]   --->   Operation 47 'getelementptr' 'bucket_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln58" [sort.c:58]   --->   Operation 48 'getelementptr' 'bucket_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%zext_ln56 = zext i3 %select_ln54" [sort.c:56]   --->   Operation 49 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.33ns)   --->   "%add_ln56 = add i11 %zext_ln55_1, i11 %tmp_s" [sort.c:56]   --->   Operation 50 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.34ns) (out node of the LUT)   --->   "%add_ln57_1 = add i10 %zext_ln56, i10 %shl_ln56" [sort.c:57]   --->   Operation 51 'add' 'add_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln56, i32 10" [sort.c:57]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln57_1, i32 9" [sort.c:57]   --->   Operation 53 'bitselect' 'tmp_33' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_33, i5 0" [sort.c:57]   --->   Operation 54 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (2.26ns)   --->   "%b_0_load = load i9 %b_0_addr" [sort.c:57]   --->   Operation 55 'load' 'b_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i6 %and_ln" [sort.c:57]   --->   Operation 56 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.35ns)   --->   "%lshr_ln57 = lshr i64 %b_0_load, i64 %zext_ln57_2" [sort.c:57]   --->   Operation 57 'lshr' 'lshr_ln57' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i64 %lshr_ln57" [sort.c:57]   --->   Operation 58 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (2.26ns)   --->   "%b_1_load = load i9 %b_1_addr" [sort.c:57]   --->   Operation 59 'load' 'b_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i6 %and_ln" [sort.c:57]   --->   Operation 60 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.35ns)   --->   "%lshr_ln57_1 = lshr i64 %b_1_load, i64 %zext_ln57_4" [sort.c:57]   --->   Operation 61 'lshr' 'lshr_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i64 %lshr_ln57_1" [sort.c:57]   --->   Operation 62 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.84ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln57, i32 %trunc_ln57_1, i1 %tmp" [sort.c:57]   --->   Operation 63 'mux' 'tmp_19' <Predicate = (!icmp_ln54)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:58]   --->   Operation 64 'load' 'bucket_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 65 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:58]   --->   Operation 65 'load' 'bucket_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i9 %empty_25" [sort.c:55]   --->   Operation 66 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %empty_25" [sort.c:57]   --->   Operation 67 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.89ns)   --->   "%ashr_ln57 = ashr i32 %tmp_19, i32 %exp_cast" [sort.c:57]   --->   Operation 68 'ashr' 'ashr_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i32 %ashr_ln57" [sort.c:57]   --->   Operation 69 'trunc' 'trunc_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln57_2, i9 0" [sort.c:57]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln57 = or i11 %shl_ln, i11 1" [sort.c:57]   --->   Operation 71 'or' 'or_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i11 %or_ln57" [sort.c:57]   --->   Operation 72 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i11 %or_ln57" [sort.c:57]   --->   Operation 73 'trunc' 'trunc_ln57_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.33ns)   --->   "%bucket_indx = add i12 %zext_ln57_3, i12 %zext_ln55" [sort.c:57]   --->   Operation 74 'add' 'bucket_indx' <Predicate = (!icmp_ln54)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.34ns)   --->   "%add_ln52_1 = add i10 %trunc_ln57_3, i10 %zext_ln57" [sort.c:52]   --->   Operation 75 'add' 'add_ln52_1' <Predicate = (!icmp_ln54)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %bucket_indx, i32 10, i32 11" [sort.c:58]   --->   Operation 76 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln52_1, i32 9" [sort.c:58]   --->   Operation 77 'bitselect' 'tmp_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_34, i5 0" [sort.c:58]   --->   Operation 78 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:58]   --->   Operation 79 'load' 'bucket_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 80 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.35ns)   --->   "%lshr_ln58 = lshr i64 %bucket_0_load, i64 %zext_ln58_1" [sort.c:58]   --->   Operation 81 'lshr' 'lshr_ln58' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i64 %lshr_ln58" [sort.c:58]   --->   Operation 82 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:58]   --->   Operation 83 'load' 'bucket_1_load' <Predicate = (!icmp_ln54)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 84 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.35ns)   --->   "%lshr_ln58_1 = lshr i64 %bucket_1_load, i64 %zext_ln58_2" [sort.c:58]   --->   Operation 85 'lshr' 'lshr_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i64 %lshr_ln58_1" [sort.c:58]   --->   Operation 86 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.84ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln58, i32 %trunc_ln58_1, i2 %lshr_ln1" [sort.c:58]   --->   Operation 87 'mux' 'tmp_20' <Predicate = (!icmp_ln54)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %bucket_indx, i32 10" [sort.c:58]   --->   Operation 88 'bitselect' 'tmp_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_35, void %arrayidx84.case.0, void %arrayidx84.case.1" [sort.c:58]   --->   Operation 89 'br' 'br_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.93ns)   --->   "%add_ln55 = add i3 %select_ln54, i3 1" [sort.c:55]   --->   Operation 90 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln55 = store i3 %add_ln55, i3 %i" [sort.c:55]   --->   Operation 91 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.84>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [sort.c:55]   --->   Operation 92 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @hist_1_hist_2_str"   --->   Operation 93 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:18]   --->   Operation 95 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sort.c:52]   --->   Operation 96 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.51ns)   --->   "%add_ln58 = add i32 %tmp_20, i32 1" [sort.c:58]   --->   Operation 97 'add' 'add_ln58' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i6 %shl_ln1" [sort.c:58]   --->   Operation 98 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln58)   --->   "%shl_ln58 = shl i64 4294967295, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 99 'shl' 'shl_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln58 = xor i64 %shl_ln58, i64 18446744073709551615" [sort.c:58]   --->   Operation 100 'xor' 'xor_ln58' <Predicate = true> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%and_ln58_1 = and i64 %bucket_0_load, i64 %xor_ln58" [sort.c:58]   --->   Operation 101 'and' 'and_ln58_1' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%zext_ln58_5 = zext i32 %add_ln58" [sort.c:58]   --->   Operation 102 'zext' 'zext_ln58_5' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln58_1)   --->   "%shl_ln58_2 = shl i64 %zext_ln58_5, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 103 'shl' 'shl_ln58_2' <Predicate = (!tmp_35)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln58_1 = or i64 %and_ln58_1, i64 %shl_ln58_2" [sort.c:58]   --->   Operation 104 'or' 'or_ln58_1' <Predicate = (!tmp_35)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (2.26ns)   --->   "%store_ln58 = store i64 %or_ln58_1, i9 %bucket_0_addr" [sort.c:58]   --->   Operation 105 'store' 'store_ln58' <Predicate = (!tmp_35)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx84.exit" [sort.c:58]   --->   Operation 106 'br' 'br_ln58' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%and_ln58 = and i64 %bucket_1_load, i64 %xor_ln58" [sort.c:58]   --->   Operation 107 'and' 'and_ln58' <Predicate = (tmp_35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%zext_ln58_4 = zext i32 %add_ln58" [sort.c:58]   --->   Operation 108 'zext' 'zext_ln58_4' <Predicate = (tmp_35)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln58)   --->   "%shl_ln58_1 = shl i64 %zext_ln58_4, i64 %zext_ln58_3" [sort.c:58]   --->   Operation 109 'shl' 'shl_ln58_1' <Predicate = (tmp_35)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln58 = or i64 %and_ln58, i64 %shl_ln58_1" [sort.c:58]   --->   Operation 110 'or' 'or_ln58' <Predicate = (tmp_35)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.26ns)   --->   "%store_ln58 = store i64 %or_ln58, i9 %bucket_1_addr" [sort.c:58]   --->   Operation 111 'store' 'store_ln58' <Predicate = (tmp_35)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx84.exit" [sort.c:58]   --->   Operation 112 'br' 'br_ln58' <Predicate = (tmp_35)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.48ns
The critical path consists of the following:
	'alloca' operation ('blockID') [7]  (0 ns)
	'load' operation ('blockID_load', sort.c:54) on local variable 'blockID' [26]  (0 ns)
	'add' operation ('add_ln54_1', sort.c:54) [31]  (1.35 ns)
	'select' operation ('select_ln54_1', sort.c:54) [32]  (0.517 ns)
	'add' operation ('add_ln57', sort.c:57) [50]  (1.35 ns)
	'getelementptr' operation ('b_0_addr', sort.c:57) [56]  (0 ns)
	'load' operation ('b_0_load', sort.c:57) on array 'b_0' [57]  (2.27 ns)

 <State 2>: 5.46ns
The critical path consists of the following:
	'load' operation ('b_0_load', sort.c:57) on array 'b_0' [57]  (2.27 ns)
	'lshr' operation ('lshr_ln57', sort.c:57) [59]  (2.35 ns)
	'mux' operation ('tmp_19', sort.c:57) [66]  (0.844 ns)

 <State 3>: 6.43ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln57', sort.c:57) [67]  (1.89 ns)
	'or' operation ('or_ln57', sort.c:57) [70]  (0 ns)
	'add' operation ('add_ln52_1', sort.c:52) [74]  (1.35 ns)
	'lshr' operation ('lshr_ln58', sort.c:58) [80]  (2.35 ns)
	'mux' operation ('tmp_20', sort.c:58) [86]  (0.844 ns)

 <State 4>: 6.09ns
The critical path consists of the following:
	'shl' operation ('shl_ln58', sort.c:58) [90]  (0 ns)
	'xor' operation ('xor_ln58', sort.c:58) [91]  (1.93 ns)
	'and' operation ('and_ln58_1', sort.c:58) [94]  (0 ns)
	'or' operation ('or_ln58_1', sort.c:58) [97]  (1.89 ns)
	'store' operation ('store_ln58', sort.c:58) of variable 'or_ln58_1', sort.c:58 on array 'bucket_0' [98]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
