# compile vhdl design source files
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/new/ExecuteStage.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sim_1/new/execTB.vhd"

# Do not sort compile order
nosort
