CPU "ARCH" Simulator, 2.5a(Jan 22 2015)
-----------------------------------------

Memory sets starting address to 100
100:  10020  LDA   020  A[00000]  B[00000]  XR[000]
101:  36103  TPA   103  A[00000]  B[00000]  XR[000]
102:  30104  TR    104  A[00000]  B[00000]  XR[000]
104:  10021  LDA   021  A[00000]  B[00000]  XR[000]
105:  36107  TPA   107  A[00001]  B[00000]  XR[000]
107:  10022  LDA   022  A[00001]  B[00000]  XR[000]
108:  3610a  TPA   10a  A[00005]  B[00000]  XR[000]
10a:  10023  LDA   023  A[00005]  B[00000]  XR[000]
10b:  3610d  TPA   10d  A[fffff]  B[00000]  XR[000]
10c:  3010e  TR    10e  A[fffff]  B[00000]  XR[000]
10e:  10020  LDA   020  A[fffff]  B[00000]  XR[000]
10f:  36111  TPA   111  A[00000]  B[00000]  XR[000]
110:  30112  TR    112  A[00000]  B[00000]  XR[000]
112:  10024  LDA   024  A[00000]  B[00000]  XR[000]
113:  36115  TPA   115  A[ffffb]  B[00000]  XR[000]
114:  30116  TR    116  A[ffffb]  B[00000]  XR[000]
116:  00000  HALT       A[ffffb]  B[00000]  XR[000]

Machine Halted - HALT instruction executed

Simulated time 90 cycles

LAST CPUObject DESTROYED; END OF SIMULATION
