// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiQgW_H__
#define __myip_v1_0_HLS_weiQgW_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiQgW_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiQgW_ram) {
        ram[0] = "0b10111110011011001000000010001110";
        ram[1] = "0b00111110000101111001110011000000";
        ram[2] = "0b00111110001010001011011000001101";
        ram[3] = "0b10111110001000100111101110001111";
        ram[4] = "0b10111100011010100001010101110010";
        ram[5] = "0b00111110000010100011101101110110";
        ram[6] = "0b10111100101111100010101111011010";
        ram[7] = "0b10111110000010000000001000000011";
        ram[8] = "0b10111101011011111000101011111101";
        ram[9] = "0b10111101010101010110000100001010";
        ram[10] = "0b10111101110001111110010111010011";
        ram[11] = "0b10111110101110100110111001100110";
        ram[12] = "0b00111110011110000111000000110110";
        ram[13] = "0b10111110011101101001000110101111";
        ram[14] = "0b10111110000111111010111101000111";
        ram[15] = "0b10111110001100110100000100010111";
        ram[16] = "0b00111110100000101001100000110100";
        ram[17] = "0b00111110010101100101011010010110";
        ram[18] = "0b10111101001010011111001001110110";
        ram[19] = "0b00111110001100000101001100100000";
        ram[20] = "0b00111100101000001111001101010111";
        ram[21] = "0b10111110010100111111011111011000";
        ram[22] = "0b10111100011001100100011010000010";
        ram[23] = "0b00111101001110110111111111010011";
        ram[24] = "0b00111101101011100100011101100010";
        ram[25] = "0b10111110001110101110001111110010";
        ram[26] = "0b10111110000110000000111001100000";
        ram[27] = "0b00111101000100101001100001100110";
        ram[28] = "0b10111110011101101101101111010000";
        ram[29] = "0b00111110000000111010111100100001";
        ram[30] = "0b00111110010010001111101101110110";
        ram[31] = "0b10111100111101011100111000101011";
        ram[32] = "0b00111101011011100100010101111110";
        ram[33] = "0b00111110000010010011011110100001";
        ram[34] = "0b00111101101110111011111010111000";
        ram[35] = "0b10111101100111110111011010101011";
        ram[36] = "0b10111101111010111110100010000011";
        ram[37] = "0b00111110011010111010101011001111";
        ram[38] = "0b00111100110101001110111001010101";
        ram[39] = "0b10111101111111101101011010100001";
        ram[40] = "0b10111101100111101101001111010011";
        ram[41] = "0b10111101101110010100111010000011";
        ram[42] = "0b00111100011111111011000110110101";
        ram[43] = "0b00111110000100011001110100100111";
        ram[44] = "0b00111110000111101111000100111101";
        ram[45] = "0b10111110011111111000101111001010";
        ram[46] = "0b00111101001001101011001001101011";
        ram[47] = "0b00111101001010100011101100010011";
        ram[48] = "0b00111110011000000011001111010101";
        ram[49] = "0b10111101101101011101000011010010";
        ram[50] = "0b00111110000011001100101001111100";
        ram[51] = "0b00111110010100110101101100000011";
        ram[52] = "0b00111101110111111111110110100101";
        ram[53] = "0b10111101100000110010110011100001";
        ram[54] = "0b00111110001110100000110010100110";
        ram[55] = "0b10111110100000000010011101100100";
        ram[56] = "0b10111100000000001111110100111000";
        ram[57] = "0b10111101100100000101101100111111";
        ram[58] = "0b00111100010010001101011011101110";
        ram[59] = "0b00111101101111000010000111010011";
        ram[60] = "0b10111110001000100011100101010001";
        ram[61] = "0b00111110001011101011100010111000";
        ram[62] = "0b10111101100100001110101011110011";
        ram[63] = "0b00111110011011010111111001011011";
        ram[64] = "0b00111101001000010000001101111010";
        ram[65] = "0b00111110000100010011011010000010";
        ram[66] = "0b00111110011001111011001011101100";
        ram[67] = "0b10111101100110111110111101101010";
        ram[68] = "0b10111110001011001011001011001101";
        ram[69] = "0b00111101001011101111000111000100";
        ram[70] = "0b10111110100010100010000000101001";
        ram[71] = "0b10111101010011011100010000011000";
        ram[72] = "0b00111011101110111010001001010110";
        ram[73] = "0b00111101100001100110011110001000";
        ram[74] = "0b00111110001100100101011010100110";
        ram[75] = "0b10111110101010110110100000000111";
        ram[76] = "0b00111110000110110010100000111110";
        ram[77] = "0b00111110011001011111100100011001";
        ram[78] = "0b10111101100010001001000100101110";
        ram[79] = "0b00111110010000100101101101110001";
        ram[80] = "0b00111101010100110011110011110100";
        ram[81] = "0b00111110011011010111111010110001";
        ram[82] = "0b00111110011010011010010110101110";
        ram[83] = "0b10111100100111111101100101010111";
        ram[84] = "0b10111101101101100101100100010111";
        ram[85] = "0b10111110000111100000010111000001";
        ram[86] = "0b10111101100111100110001011011100";
        ram[87] = "0b00111101100111111001010010010000";
        ram[88] = "0b10111110000100100010000000110010";
        ram[89] = "0b10111110001100000110011110010101";
        ram[90] = "0b10111101101110011100010001010100";
        ram[91] = "0b00111101101001111111111100101001";
        ram[92] = "0b00111101100010010011100010011101";
        ram[93] = "0b10111101100011010011001100010010";
        ram[94] = "0b10111110001111111101010111011001";
        ram[95] = "0b00111101110100110101101001110100";
        ram[96] = "0b00111100100110010001100101011000";
        ram[97] = "0b00111101101100010101101111101111";
        ram[98] = "0b10111100111001111001111100000000";
        ram[99] = "0b10111110001000100010111111010110";
        ram[100] = "0b00111101111101100110110110110110";
        ram[101] = "0b00111101010000001101101001111111";
        ram[102] = "0b10111110000110011111110011001110";
        ram[103] = "0b10111100100000001000110001111111";
        ram[104] = "0b10111100110011110111000100100011";
        ram[105] = "0b10111101010101001101001101101101";
        ram[106] = "0b10111101010110011011000010110101";
        ram[107] = "0b00111101101001001010010010100000";
        ram[108] = "0b10111101100101100110100100100010";
        ram[109] = "0b10111100110111011011101010101111";
        ram[110] = "0b00111101100001011100111101101101";
        ram[111] = "0b10111101110110110111111111000100";
        ram[112] = "0b00111100100111100010110000011101";
        ram[113] = "0b10111101100011010011000000000111";
        ram[114] = "0b10111101101001111100110001001001";
        ram[115] = "0b00111101010101111010111100111111";
        ram[116] = "0b00111110011101110111000000101110";
        ram[117] = "0b00111101111000110010110010001001";
        ram[118] = "0b10111101111011111001110000101011";
        ram[119] = "0b00111101101101110001000110010110";
        ram[120] = "0b10111100111010111000010100001011";
        ram[121] = "0b10111101111101111000010000101110";
        ram[122] = "0b10111101100110101100111011001010";
        ram[123] = "0b00111101110101110011100111010001";
        ram[124] = "0b00111101110111000111101010000001";
        ram[125] = "0b00111110001101001100000111110100";
        ram[126] = "0b00111101110110100100010100100101";
        ram[127] = "0b10111100111111010001011110011110";
        ram[128] = "0b10111101110100010100011100000001";
        ram[129] = "0b00111101001010101100110010001011";
        ram[130] = "0b00111110100000111101101000010001";
        ram[131] = "0b00111100000110001010001100111100";
        ram[132] = "0b10111110000010010110111010100100";
        ram[133] = "0b00111101110110101010001011110111";
        ram[134] = "0b00111110001100011110111110011000";
        ram[135] = "0b10111110100001101100000101101001";
        ram[136] = "0b10111101101110000010010010100001";
        ram[137] = "0b10111101110111010100100010100111";
        ram[138] = "0b00111110001111100011000010010111";
        ram[139] = "0b10111110001001001101100100100010";
        ram[140] = "0b10111110101001101011111011001010";
        ram[141] = "0b10111100110001101001000111100000";
        ram[142] = "0b10111110001101000010111110010111";
        ram[143] = "0b10111101011000010100001010011001";
        ram[144] = "0b10111101100100111011111111111011";
        ram[145] = "0b10111101101110000010001101011001";
        ram[146] = "0b10111101110010101000011010101010";
        ram[147] = "0b10111110000110100011100110111111";
        ram[148] = "0b10111101011001000011110110111101";
        ram[149] = "0b00111101010111011110111101001111";
        ram[150] = "0b00111110001001110100000001000100";
        ram[151] = "0b10111011000011011000001101100001";
        ram[152] = "0b10111101101111101111101101000110";
        ram[153] = "0b10111100111010001111100111010100";
        ram[154] = "0b00111110010100111000010011001100";
        ram[155] = "0b00111101101111010010110111100000";
        ram[156] = "0b10111110001101110110110000101110";
        ram[157] = "0b10111101100101000101101010010010";
        ram[158] = "0b10111110011100101110111100111010";
        ram[159] = "0b10111101001110111100110100010100";
        ram[160] = "0b00111011101011001101101000111000";
        ram[161] = "0b00111110101100100010011100100100";
        ram[162] = "0b10111110011111011011011110000101";
        ram[163] = "0b00111110001001010000110010000110";
        ram[164] = "0b00111101001111110001111000101101";
        ram[165] = "0b00111110010001010010010101010100";
        ram[166] = "0b10111110000110100110000110000011";
        ram[167] = "0b00111011001101001100101101101001";
        ram[168] = "0b10111110001011000001001000111000";
        ram[169] = "0b10111110000011110010000111011100";
        ram[170] = "0b00111101101001110001000101000010";
        ram[171] = "0b10111110010000010011011101000111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiQgW) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiQgW_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiQgW) {
meminst = new myip_v1_0_HLS_weiQgW_ram("myip_v1_0_HLS_weiQgW_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiQgW() {
    delete meminst;
}


};//endmodule
#endif
