--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y40.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y40.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X26Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.879 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y142.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y141.A4     net (fanout=2)        0.558   system/rst/clkdiv/rst_b
    SLICE_X27Y141.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y136.SR     net (fanout=7)        0.617   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y136.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.890ns logic, 1.175ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_1 (SLICE_X26Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.879 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y142.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y141.A4     net (fanout=2)        0.558   system/rst/clkdiv/rst_b
    SLICE_X27Y141.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y136.SR     net (fanout=7)        0.617   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y136.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.890ns logic, 1.175ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_2 (SLICE_X26Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.879 - 0.946)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y142.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y141.A4     net (fanout=2)        0.558   system/rst/clkdiv/rst_b
    SLICE_X27Y141.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y136.SR     net (fanout=7)        0.617   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y136.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.890ns logic, 1.175ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X33Y141.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.442 - 0.404)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y141.AQ     Tcko                  0.115   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X33Y141.AX     net (fanout=2)        0.140   system/rst/d25
    SLICE_X33Y141.CLK    Tckdi       (-Th)     0.076   system/rst/d25_d
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.039ns logic, 0.140ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X26Y136.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X26Y136.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X26Y136.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X26Y137.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y137.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X26Y137.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X26Y137.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.622ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114 (SLICE_X93Y43.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.943 - 0.969)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y82.AQ      Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X84Y69.A5      net (fanout=2)        0.937   system/mac_rx_last<2>
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (1.097ns logic, 5.464ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y77.A6      net (fanout=533)      2.116   system/rst_macclk<2>
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (0.985ns logic, 5.480ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.724 - 0.766)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y69.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A4      net (fanout=1)        0.405   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.097ns logic, 4.932ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115 (SLICE_X93Y43.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.943 - 0.969)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y82.AQ      Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X84Y69.A5      net (fanout=2)        0.937   system/mac_rx_last<2>
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (1.097ns logic, 5.464ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y77.A6      net (fanout=533)      2.116   system/rst_macclk<2>
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (0.985ns logic, 5.480ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.724 - 0.766)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y69.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A4      net (fanout=1)        0.405   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_115
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.097ns logic, 4.932ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116 (SLICE_X93Y43.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.943 - 0.969)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y82.AQ      Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X84Y69.A5      net (fanout=2)        0.937   system/mac_rx_last<2>
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (1.097ns logic, 5.464ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y77.A6      net (fanout=533)      2.116   system/rst_macclk<2>
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (0.985ns logic, 5.480ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.724 - 0.766)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y69.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A4      net (fanout=1)        0.405   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X84Y69.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y77.A2      net (fanout=42)       1.163   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y77.A5      net (fanout=1)        0.324   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y77.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y72.A1      net (fanout=9)        0.861   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y72.AMUX    Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X93Y43.CE      net (fanout=28)       2.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X93Y43.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<118>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_116
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.097ns logic, 4.932ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y11.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.462 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y56.CQ         Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<1>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X5Y11.DIADI1     net (fanout=1)        0.254   system/phy_en.phy_ipb_ctrl/udp_if/dia<1>
    RAMB36_X5Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.171ns (-0.083ns logic, 0.254ns route)
                                                          (-48.5% logic, 148.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y11.ADDRARDADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.462 - 0.313)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_4 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y58.AQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/addra<5>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_4
    RAMB36_X5Y11.ADDRARDADDRL7 net (fanout=2)        0.155   system/phy_en.phy_ipb_ctrl/udp_if/addra<4>
    RAMB36_X5Y11.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.173ns (0.018ns logic, 0.155ns route)
                                                             (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y11.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.462 - 0.314)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y55.CQ         Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5
    RAMB36_X5Y11.DIADI5     net (fanout=1)        0.256   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
    RAMB36_X5Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.173ns (-0.083ns logic, 0.256ns route)
                                                          (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.521ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32 (SLICE_X91Y155.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.938 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AQ     Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X67Y121.A4     net (fanout=2)        1.295   system/mac_rx_last<0>
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (1.045ns logic, 6.420ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.938 - 0.967)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y145.A2     net (fanout=536)      3.843   system/rst_macclk<0>
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.021ns logic, 6.274ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.719 - 0.758)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y121.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A5     net (fanout=1)        0.711   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.045ns logic, 5.836ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33 (SLICE_X91Y155.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.938 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AQ     Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X67Y121.A4     net (fanout=2)        1.295   system/mac_rx_last<0>
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (1.045ns logic, 6.420ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.938 - 0.967)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y145.A2     net (fanout=536)      3.843   system/rst_macclk<0>
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.021ns logic, 6.274ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.719 - 0.758)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y121.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A5     net (fanout=1)        0.711   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.045ns logic, 5.836ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34 (SLICE_X91Y155.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.938 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.AQ     Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X67Y121.A4     net (fanout=2)        1.295   system/mac_rx_last<0>
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (1.045ns logic, 6.420ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.938 - 0.967)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y93.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y145.A2     net (fanout=536)      3.843   system/rst_macclk<0>
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.021ns logic, 6.274ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.719 - 0.758)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y121.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A5     net (fanout=1)        0.711   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X67Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y145.A6     net (fanout=41)       2.694   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X82Y145.A1     net (fanout=1)        0.612   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X82Y145.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X83Y146.A4     net (fanout=9)        0.546   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X83Y146.AMUX   Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X91Y155.CE     net (fanout=24)       1.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X91Y155.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.045ns logic, 5.836ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X4Y30.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.453 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y153.CQ           Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9
    RAMB36_X4Y30.ADDRARDADDRL9 net (fanout=18)       0.175   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<9>
    RAMB36_X4Y30.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    -------------------------------------------------------  ---------------------------
    Total                                            0.176ns (0.001ns logic, 0.175ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAMB36_X4Y30.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.453 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y153.CQ           Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_9
    RAMB36_X4Y30.ADDRARDADDRU9 net (fanout=18)       0.176   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<9>
    RAMB36_X4Y30.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram32
    -------------------------------------------------------  ---------------------------
    Total                                            0.177ns (0.001ns logic, 0.176ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y70.D2      net (fanout=22)       3.715   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y70.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.536   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (0.767ns logic, 5.251ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y70.D4      net (fanout=23)       3.046   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y70.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.536   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (0.854ns logic, 4.582ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X28Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.486 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y70.D2      net (fanout=22)       3.715   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y70.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y70.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X28Y70.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.733ns logic, 3.977ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.486 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y70.D4      net (fanout=23)       3.046   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y70.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y70.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X28Y70.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (0.820ns logic, 3.308ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (1.603 - 1.456)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y129.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.032   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.502ns logic, 4.032ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X9Y128.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y128.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y128.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X9Y128.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y129.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y129.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y129.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y129.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X8Y125.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y125.AQ      Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X8Y125.A5      net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_0
    SLICE_X8Y125.CLK     Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31314 paths analyzed, 16202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.235ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_191 (SLICE_X81Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_191 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.606ns (1.361 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA15  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X81Y77.D1      net (fanout=18)       4.983   usr/rx_data<15>
    SLICE_X81Y77.CLK     Tas                   0.070   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<191>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[191]_rx_data_i[15]_MUX_2604_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_191
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (0.611ns logic, 4.983ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204 (SLICE_X85Y59.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.615ns (1.352 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X95Y51.B5      net (fanout=4)        2.510   usr/rx_kchar<1>
    SLICE_X95Y51.BMUX    Tilo                  0.196   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (1.055ns logic, 4.523ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.615ns (1.352 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X95Y51.B4      net (fanout=4)        2.476   usr/rx_kchar<0>
    SLICE_X95Y51.BMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.050ns logic, 4.489ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.091ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (1.352 - 1.589)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y31.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X95Y51.B3      net (fanout=12)       1.237   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X95Y51.BMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_204
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (0.841ns logic, 3.250ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205 (SLICE_X85Y59.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.578ns (Levels of Logic = 1)
  Clock Path Skew:      -0.615ns (1.352 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X95Y51.B5      net (fanout=4)        2.510   usr/rx_kchar<1>
    SLICE_X95Y51.BMUX    Tilo                  0.196   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (1.055ns logic, 4.523ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.615ns (1.352 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X95Y51.B4      net (fanout=4)        2.476   usr/rx_kchar<0>
    SLICE_X95Y51.BMUX    Tilo                  0.191   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.050ns logic, 4.489ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.091ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (1.352 - 1.589)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y31.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X95Y51.B3      net (fanout=12)       1.237   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X95Y51.BMUX    Tilo                  0.186   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X85Y59.CE      net (fanout=61)       2.013   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X85Y59.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_205
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (0.841ns logic, 3.250ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y7.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.834 - 0.616)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y46.CQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<3>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2
    RAMB36_X4Y7.DIADI1     net (fanout=2)        0.336   usr/link_trigger_inst/trigger_rx_data<2>
    RAMB36_X4Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.236ns (-0.100ns logic, 0.336ns route)
                                                         (-42.4% logic, 142.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y0.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_222 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.548 - 0.392)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_222 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X76Y3.CQ         Tcko                  0.115   usr/link_tracking_2_inst/track_rx_data<223>
                                                         usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_222
    RAMB36_X4Y0.DIADI6     net (fanout=1)        0.262   usr/link_tracking_2_inst/track_rx_data<222>
    RAMB36_X4Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y4.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_140 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.555 - 0.412)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_140 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y20.AQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<143>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_140
    RAMB36_X2Y4.DIADI5     net (fanout=1)        0.266   usr/link_tracking_1_inst/track_rx_data<140>
    RAMB36_X2Y4.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.166ns (-0.100ns logic, 0.266ns route)
                                                         (-60.2% logic, 160.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_xpoint1_clk3_p 
PHASE         10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_xpoint1_clk3_p PHASE
        10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" 
TS_xpoint1_clk3_n         PHASE 10.7285 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1040 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.698ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_8 (SLICE_X16Y67.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.871 - 0.988)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X14Y66.B5      net (fanout=11)       2.081   usr/l1accept
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y67.SR      net (fanout=3)        0.355   usr/_n0320
    SLICE_X16Y67.CLK     Tsrck                 0.455   usr/i<8>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (2.100ns logic, 2.436ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.088 - 0.107)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X17Y65.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X17Y65.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y67.SR      net (fanout=3)        0.355   usr/_n0320
    SLICE_X16Y67.CLK     Tsrck                 0.455   usr/i<8>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.565ns logic, 1.553ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_3 (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_3 to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.DQ      Tcko                  0.381   usr/i<3>
                                                       usr/i_3
    SLICE_X17Y65.A2      net (fanout=2)        0.587   usr/i<3>
    SLICE_X17Y65.COUT    Topcya                0.409   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<0>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y67.SR      net (fanout=3)        0.355   usr/_n0320
    SLICE_X16Y67.CLK     Tsrck                 0.455   usr/i<8>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (1.570ns logic, 1.546ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_0 (SLICE_X16Y65.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.870 - 0.988)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X14Y66.B5      net (fanout=11)       2.081   usr/l1accept
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (2.100ns logic, 2.429ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X17Y65.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X17Y65.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.565ns logic, 1.546ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.110ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_8 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y67.AQ      Tcko                  0.381   usr/i<8>
                                                       usr/i_8
    SLICE_X17Y65.B1      net (fanout=2)        0.593   usr/i<8>
    SLICE_X17Y65.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.565ns logic, 1.545ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_1 (SLICE_X16Y65.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.870 - 0.988)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X14Y66.B5      net (fanout=11)       2.081   usr/l1accept
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (2.100ns logic, 2.429ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.087 - 0.107)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y66.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X17Y65.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X17Y65.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.565ns logic, 1.546ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.110ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.087 - 0.108)
  Source Clock:         usr/tcc_clock rising at 23.203ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_8 to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y67.AQ      Tcko                  0.381   usr/i<8>
                                                       usr/i_8
    SLICE_X17Y65.B1      net (fanout=2)        0.593   usr/i<8>
    SLICE_X17Y65.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X17Y66.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B1      net (fanout=2)        0.604   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X14Y66.B       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X16Y65.SR      net (fanout=3)        0.348   usr/_n0320
    SLICE_X16Y65.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.565ns logic, 1.545ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_xpoint1_clk3_n
        PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_0 (SLICE_X16Y65.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 48.153ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_0 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.AQ      Tcko                  0.115   usr/i<3>
                                                       usr/i_0
    SLICE_X16Y65.A5      net (fanout=2)        0.072   usr/i<0>
    SLICE_X16Y65.CLK     Tah         (-Th)     0.039   usr/i<3>
                                                       usr/Mcount_i_lut<0>
                                                       usr/Mcount_i_cy<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_8 (SLICE_X16Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 48.153ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_8 to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y67.AQ      Tcko                  0.115   usr/i<8>
                                                       usr/i_8
    SLICE_X16Y67.A5      net (fanout=2)        0.072   usr/i<8>
    SLICE_X16Y67.CLK     Tah         (-Th)     0.039   usr/i<8>
                                                       usr/Mcount_i_lut<8>
                                                       usr/Mcount_i_xor<8>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_2 (SLICE_X16Y65.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_2 (FF)
  Destination:          usr/i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 48.153ns
  Destination Clock:    usr/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_2 to usr/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y65.CQ      Tcko                  0.115   usr/i<3>
                                                       usr/i_2
    SLICE_X16Y65.C5      net (fanout=2)        0.072   usr/i<2>
    SLICE_X16Y65.CLK     Tah         (-Th)     0.033   usr/i<3>
                                                       usr/Mcount_i_lut<2>
                                                       usr/Mcount_i_cy<3>
                                                       usr/i_2
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.082ns logic, 0.072ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_xpoint1_clk3_n
        PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y56.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X9Y83.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y31.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y47.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.222ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.970ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.792 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.970ns (1.732ns logic, 15.238ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.706ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (2.792 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.706ns (1.732ns logic, 14.974ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.405ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.792 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.405ns (1.732ns logic, 14.673ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.970ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.792 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.970ns (1.732ns logic, 15.238ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.706ns (Levels of Logic = 9)
  Clock Path Skew:      -0.055ns (2.792 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.706ns (1.732ns logic, 14.974ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.405ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.792 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X32Y103.B2     net (fanout=4)        2.157   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X32Y103.BMUX   Tilo                  0.205   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X32Y103.A5     net (fanout=7)        0.339   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X32Y103.A      Tilo                  0.068   system/sram_w[2]_ce1_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X33Y100.A1     net (fanout=7)        0.732   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X33Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y77.SR      net (fanout=15)       2.062   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.405ns (1.732ns logic, 14.673ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X59Y161.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.718ns (Levels of Logic = 7)
  Clock Path Skew:      -1.268ns (1.571 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X58Y160.A4     net (fanout=4)        3.839   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X58Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X59Y161.SR     net (fanout=1)        0.472   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X59Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.718ns (1.459ns logic, 14.259ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.454ns (Levels of Logic = 7)
  Clock Path Skew:      -1.276ns (1.571 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X58Y160.A4     net (fanout=4)        3.839   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X58Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X59Y161.SR     net (fanout=1)        0.472   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X59Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.454ns (1.459ns logic, 13.995ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.153ns (Levels of Logic = 7)
  Clock Path Skew:      -1.268ns (1.571 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.B4      net (fanout=39)       0.844   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X56Y80.BMUX    Tilo                  0.201   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X55Y79.C6      net (fanout=1)        0.401   system/ipb_fabric/N36
    SLICE_X55Y79.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X55Y79.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X58Y160.A4     net (fanout=4)        3.839   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X58Y160.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X59Y161.SR     net (fanout=1)        0.472   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X59Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.153ns (1.459ns logic, 13.694ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X35Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.269 - 1.187)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y80.AQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X35Y82.D5      net (fanout=58)       0.135   system/regs_from_ipbus<8><20>
    SLICE_X35Y82.D       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data291
    SLICE_X35Y82.BX      net (fanout=1)        0.144   system/sram_r[2]_data<35>
    SLICE_X35Y82.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.056ns logic, 0.279ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/write_rr (SLICE_X10Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_rrr (FF)
  Destination:          system/sram2_if/bist/write_rr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.431 - 0.400)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_rrr to system/sram2_if/bist/write_rr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.CQ       Tcko                  0.098   system/sram2_if/bist/write_rrr
                                                       system/sram2_if/bist/write_rrr
    SLICE_X10Y97.DX      net (fanout=1)        0.097   system/sram2_if/bist/write_rrr
    SLICE_X10Y97.CLK     Tckdi       (-Th)     0.089   system/sram2_if/bist/write_rr
                                                       system/sram2_if/bist/write_rr
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X59Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y160.AQ     Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y160.A5     net (fanout=3)        0.071   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X59Y160.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X9Y83.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30722251 paths analyzed, 20640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.441ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8 (SLICE_X71Y145.CE), 83786 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.244ns (Levels of Logic = 14)
  Clock Path Skew:      -0.112ns (1.391 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.BMUX    Tilo                  0.222   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X65Y34.C3      net (fanout=5)        0.463   user_ipb_mosi[5]_ipb_strobe
    SLICE_X65Y34.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       usr/link_tracking_2_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A1      net (fanout=1)        1.359   user_ipb_miso[5]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y145.CE     net (fanout=3)        1.489   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y145.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     23.244ns (1.890ns logic, 21.354ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.191ns (Levels of Logic = 14)
  Clock Path Skew:      -0.112ns (1.391 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[6]_ipb_strobe11
    SLICE_X68Y34.D3      net (fanout=4)        0.641   user_ipb_mosi[6]_ipb_strobe
    SLICE_X68Y34.D       Tilo                  0.068   user_ipb_miso[6]_ipb_ack
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A4      net (fanout=1)        1.282   user_ipb_miso[6]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y145.CE     net (fanout=3)        1.489   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y145.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     23.191ns (1.736ns logic, 21.455ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.189ns (Levels of Logic = 14)
  Clock Path Skew:      -0.112ns (1.391 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X72Y35.C2      net (fanout=63)       2.396   system/ipb_usr_fabric/n0398<0>
    SLICE_X72Y35.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[8]_ipb_strobe11
    SLICE_X72Y35.A3      net (fanout=3)        0.356   user_ipb_mosi[8]_ipb_strobe
    SLICE_X72Y35.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       usr/link_tracking_2_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A5      net (fanout=1)        1.318   user_ipb_miso[8]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y145.CE     net (fanout=3)        1.489   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y145.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     23.189ns (1.736ns logic, 21.453ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4 (SLICE_X71Y144.CE), 83786 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.126ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.BMUX    Tilo                  0.222   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X65Y34.C3      net (fanout=5)        0.463   user_ipb_mosi[5]_ipb_strobe
    SLICE_X65Y34.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       usr/link_tracking_2_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A1      net (fanout=1)        1.359   user_ipb_miso[5]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     23.126ns (1.890ns logic, 21.236ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.073ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[6]_ipb_strobe11
    SLICE_X68Y34.D3      net (fanout=4)        0.641   user_ipb_mosi[6]_ipb_strobe
    SLICE_X68Y34.D       Tilo                  0.068   user_ipb_miso[6]_ipb_ack
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A4      net (fanout=1)        1.282   user_ipb_miso[6]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     23.073ns (1.736ns logic, 21.337ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.071ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X72Y35.C2      net (fanout=63)       2.396   system/ipb_usr_fabric/n0398<0>
    SLICE_X72Y35.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[8]_ipb_strobe11
    SLICE_X72Y35.A3      net (fanout=3)        0.356   user_ipb_mosi[8]_ipb_strobe
    SLICE_X72Y35.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       usr/link_tracking_2_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A5      net (fanout=1)        1.318   user_ipb_miso[8]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_4
    -------------------------------------------------  ---------------------------
    Total                                     23.071ns (1.736ns logic, 21.335ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5 (SLICE_X71Y144.CE), 83786 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.126ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.BMUX    Tilo                  0.222   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X65Y34.C3      net (fanout=5)        0.463   user_ipb_mosi[5]_ipb_strobe
    SLICE_X65Y34.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       usr/link_tracking_2_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A1      net (fanout=1)        1.359   user_ipb_miso[5]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     23.126ns (1.890ns logic, 21.236ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.073ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X65Y34.B2      net (fanout=63)       2.149   system/ipb_usr_fabric/n0398<0>
    SLICE_X65Y34.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[6]_ipb_strobe11
    SLICE_X68Y34.D3      net (fanout=4)        0.641   user_ipb_mosi[6]_ipb_strobe
    SLICE_X68Y34.D       Tilo                  0.068   user_ipb_miso[6]_ipb_ack
                                                       usr/link_tracking_0_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A4      net (fanout=1)        1.282   user_ipb_miso[6]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     23.073ns (1.736ns logic, 21.337ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      23.071ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (1.389 - 1.503)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X90Y39.B2      net (fanout=866)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X90Y39.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B4      net (fanout=1)        2.255   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X59Y62.B       Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                       system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X60Y62.B6      net (fanout=6)        0.380   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X60Y62.B       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.C2      net (fanout=1)        0.598   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y62.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y62.D3      net (fanout=1)        0.342   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y62.D       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000072<3>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X72Y35.C2      net (fanout=63)       2.396   system/ipb_usr_fabric/n0398<0>
    SLICE_X72Y35.C       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[8]_ipb_strobe11
    SLICE_X72Y35.A3      net (fanout=3)        0.356   user_ipb_mosi[8]_ipb_strobe
    SLICE_X72Y35.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/last_ipb_strobe
                                                       usr/link_tracking_2_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X58Y45.A5      net (fanout=1)        1.318   user_ipb_miso[8]_ipb_ack
    SLICE_X58Y45.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B1      net (fanout=1)        1.893   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X58Y79.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X58Y79.A6      net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X58Y79.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X62Y101.D4     net (fanout=18)       1.896   system/ipb_from_fabric_ipb_ack
    SLICE_X62Y101.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/hdr<31>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.B2     net (fanout=1)        0.720   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X63Y104.BMUX   Tilo                  0.197   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next4
    SLICE_X68Y118.A4     net (fanout=4)        1.387   system/amc_p0_en.amc_p0_ipb_ctrl/trans/rx_next
    SLICE_X68Y118.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X71Y144.CE     net (fanout=3)        1.371   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X71Y144.CLK    Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/raddr_5
    -------------------------------------------------  ---------------------------
    Total                                     23.071ns (1.736ns logic, 21.335ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y22.ADDRARDADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.547 - 0.399)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y113.BQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1
    RAMB36_X4Y22.ADDRARDADDRU12 net (fanout=16)       0.164   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<1>
    RAMB36_X4Y22.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    --------------------------------------------------------  ---------------------------
    Total                                             0.165ns (0.001ns logic, 0.164ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y9.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.547 - 0.400)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y48.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X4Y9.ADDRBWRADDRL14 net (fanout=16)       0.180   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X4Y9.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    -------------------------------------------------------  ---------------------------
    Total                                            0.181ns (0.001ns logic, 0.180ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X4Y9.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.547 - 0.400)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X73Y48.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X4Y9.ADDRBWRADDRU14 net (fanout=16)       0.181   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X4Y9.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                             system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    -------------------------------------------------------  ---------------------------
    Total                                            0.182ns (0.001ns logic, 0.181ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y31.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.579ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X42Y160.SR), 276 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.145ns (Levels of Logic = 6)
  Clock Path Skew:      -1.229ns (1.610 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y160.A4     net (fanout=4)        2.734   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y160.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.348   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.145ns (1.258ns logic, 12.887ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.881ns (Levels of Logic = 6)
  Clock Path Skew:      -1.237ns (1.610 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y160.A4     net (fanout=4)        2.734   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y160.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.348   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.881ns (1.258ns logic, 12.623ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.580ns (Levels of Logic = 6)
  Clock Path Skew:      -1.229ns (1.610 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y160.A4     net (fanout=4)        2.734   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y160.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y160.SR     net (fanout=1)        0.348   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.580ns (1.258ns logic, 12.322ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X41Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (2.785 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.300ns (1.512ns logic, 13.788ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.036ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (2.785 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.036ns (1.512ns logic, 13.524ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.735ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (2.785 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.735ns (1.512ns logic, 13.223ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X41Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (2.785 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X90Y39.A6      net (fanout=68)       4.080   system/ipb_arb/src<1>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.300ns (1.512ns logic, 13.788ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.036ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (2.785 - 2.847)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y88.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X90Y39.A4      net (fanout=69)       3.816   system/ipb_arb/src<0>
    SLICE_X90Y39.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y77.B6      net (fanout=244)      3.878   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.036ns (1.512ns logic, 13.524ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.735ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (2.785 - 2.839)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.BQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y25.A6      net (fanout=68)       3.838   system/ipb_arb/src<1>
    SLICE_X64Y25.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/rd_en
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y77.B2      net (fanout=866)      3.555   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y77.B       Tilo                  0.068   system/sfp_phase_mon_stats<15>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X52Y76.B4      net (fanout=1)        0.395   system/ipb_fabric/N01
    SLICE_X52Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A6      net (fanout=39)       0.375   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y78.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A5      net (fanout=33)       1.077   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y92.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><10>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y92.B3      net (fanout=4)        0.340   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y92.BMUX    Tilo                  0.186   system/buffers/addr_from_fpga<2><10>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y52.B1      net (fanout=7)        1.957   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y52.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X43Y51.A5      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X43Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=7)        1.255   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.735ns (1.512ns logic, 13.223ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X38Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (1.341 - 1.241)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X38Y74.A6      net (fanout=75)       0.289   system/regs_from_ipbus<8><0>
    SLICE_X38Y74.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.043ns logic, 0.289ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X25Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y56.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y56.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_rr_7 (SLICE_X31Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rrr_7 (FF)
  Destination:          system/sram1_if/bist/addr_rr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rrr_7 to system/sram1_if/bist/addr_rr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.CQ      Tcko                  0.098   system/sram1_if/bist/addr_rrr<7>
                                                       system/sram1_if/bist/addr_rrr_7
    SLICE_X31Y49.DX      net (fanout=1)        0.097   system/sram1_if/bist/addr_rrr<7>
    SLICE_X31Y49.CLK     Tckdi       (-Th)     0.076   system/sram1_if/bist/addr_rr<7>
                                                       system/sram1_if/bist/addr_rr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y47.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.382ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X57Y92.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.088 - 0.112)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y89.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X58Y83.C4      net (fanout=4)        0.830   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X58Y83.C       Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y88.C5      net (fanout=1)        0.563   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X58Y88.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y92.C6      net (fanout=2)        0.509   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X57Y92.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X57Y92.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.726ns logic, 2.549ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.151ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.088 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_2
    SLICE_X58Y83.C2      net (fanout=1)        0.706   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<2>
    SLICE_X58Y83.C       Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y88.C5      net (fanout=1)        0.563   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X58Y88.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y92.C6      net (fanout=2)        0.509   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X57Y92.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X57Y92.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.726ns logic, 2.425ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.088 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X58Y83.C1      net (fanout=1)        0.705   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<1>
    SLICE_X58Y83.C       Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X58Y88.C5      net (fanout=1)        0.563   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X58Y88.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X58Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y92.C6      net (fanout=2)        0.509   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X57Y92.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X57Y92.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.726ns logic, 2.424ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X64Y84.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.130ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.896 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X64Y83.C4      net (fanout=1)        0.750   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.C5      net (fanout=2)        0.308   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.639ns logic, 2.491ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.115ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X64Y83.C1      net (fanout=4)        0.735   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.C5      net (fanout=2)        0.308   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.639ns logic, 2.476ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.107ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.C2      net (fanout=4)        0.727   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.C5      net (fanout=2)        0.308   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.639ns logic, 2.468ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X64Y84.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.075ns (0.896 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X64Y83.C4      net (fanout=1)        0.750   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.B1      net (fanout=2)        0.486   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y84.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.639ns logic, 2.443ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.067ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X64Y83.C1      net (fanout=4)        0.735   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.B1      net (fanout=2)        0.486   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y84.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.639ns logic, 2.428ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.896 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.C2      net (fanout=4)        0.727   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X65Y84.C5      net (fanout=1)        0.296   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X65Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A5      net (fanout=1)        0.787   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X65Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X64Y84.B1      net (fanout=2)        0.486   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X64Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X64Y84.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X64Y84.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.639ns logic, 2.420ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X64Y82.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X64Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X60Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y87.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X60Y87.AI      net (fanout=2)        0.106   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.028ns logic, 0.106ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X64Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y82.BQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    SLICE_X64Y82.AX      net (fanout=2)        0.100   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<1>
    SLICE_X64Y82.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.045ns logic, 0.100ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.671ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.329ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.671ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y108.A5     net (fanout=5)        4.039   user_ip_addr<3>
    SLICE_X24Y108.AMUX   Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y108.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y108.CLK    Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.671ns (1.253ns logic, 4.418ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y108.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.652ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y108.A5     net (fanout=5)        4.039   user_ip_addr<3>
    SLICE_X24Y108.A      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y108.CLK    net (fanout=2)        0.481   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (0.828ns logic, 4.520ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.414ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.414ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y108.A5     net (fanout=5)        1.747   user_ip_addr<3>
    SLICE_X24Y108.AMUX   Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y108.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y108.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (0.520ns logic, 1.894ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y108.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.343ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.343ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y108.A5     net (fanout=5)        1.747   user_ip_addr<3>
    SLICE_X24Y108.A      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y108.CLK    net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.400ns logic, 1.943ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.719ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.281ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.719ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y107.D4     net (fanout=5)        4.292   user_ip_addr<2>
    SLICE_X24Y107.DMUX   Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X25Y107.SR     net (fanout=2)        0.241   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X25Y107.CLK    Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.719ns (1.186ns logic, 4.533ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y107.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.400ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y107.D4     net (fanout=5)        4.292   user_ip_addr<2>
    SLICE_X24Y107.D      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X25Y107.CLK    net (fanout=2)        0.542   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (0.766ns logic, 4.834ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.473ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y107.D4     net (fanout=5)        1.914   user_ip_addr<2>
    SLICE_X24Y107.DMUX   Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X25Y107.SR     net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X25Y107.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.467ns logic, 2.006ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y107.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.523ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.523ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y107.D4     net (fanout=5)        1.914   user_ip_addr<2>
    SLICE_X24Y107.D      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X25Y107.CLK    net (fanout=2)        0.263   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.346ns logic, 2.177ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.725ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X26Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.275ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y109.A3     net (fanout=5)        4.209   user_ip_addr<1>
    SLICE_X26Y109.AMUX   Tilo                  0.189   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X26Y109.CLK    Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.137ns logic, 4.588ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X26Y109.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.537ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y109.A3     net (fanout=5)        4.209   user_ip_addr<1>
    SLICE_X26Y109.A      Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (0.762ns logic, 4.701ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X26Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.499ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.499ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y109.A3     net (fanout=5)        1.909   user_ip_addr<1>
    SLICE_X26Y109.AMUX   Tilo                  0.080   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X26Y109.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (0.443ns logic, 2.056ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X26Y109.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.459ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.459ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y109.A3     net (fanout=5)        1.909   user_ip_addr<1>
    SLICE_X26Y109.A      Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.207   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.343ns logic, 2.116ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.185ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.815ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y100.A5     net (fanout=5)        3.420   user_ip_addr<3>
    SLICE_X23Y100.AMUX   Tilo                  0.193   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X23Y100.SR     net (fanout=2)        0.515   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X23Y100.CLK    Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.250ns logic, 3.935ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y100.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.388ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y100.A5     net (fanout=5)        3.420   user_ip_addr<3>
    SLICE_X23Y100.A      Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X23Y100.CLK    net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (0.828ns logic, 3.784ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.206ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.206ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y100.A5     net (fanout=5)        1.464   user_ip_addr<3>
    SLICE_X23Y100.AMUX   Tilo                  0.078   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X23Y100.SR     net (fanout=2)        0.223   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X23Y100.CLK    Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.519ns logic, 1.687ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y100.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X23Y100.A5     net (fanout=5)        1.464   user_ip_addr<3>
    SLICE_X23Y100.A      Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X23Y100.CLK    net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.400ns logic, 1.611ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.093ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.907ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.093ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.B4     net (fanout=5)        3.657   user_ip_addr<2>
    SLICE_X22Y101.BMUX   Tilo                  0.201   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X23Y101.SR     net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X23Y101.CLK    Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.196ns logic, 3.897ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.213ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.B4     net (fanout=5)        3.657   user_ip_addr<2>
    SLICE_X22Y101.B      Tilo                  0.068   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X23Y101.CLK    net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.766ns logic, 4.021ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.187ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.187ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.B4     net (fanout=5)        1.626   user_ip_addr<2>
    SLICE_X22Y101.BMUX   Tilo                  0.083   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X23Y101.SR     net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X23Y101.CLK    Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.470ns logic, 1.717ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.119ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.119ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.B4     net (fanout=5)        1.626   user_ip_addr<2>
    SLICE_X22Y101.B      Tilo                  0.034   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X23Y101.CLK    net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.346ns logic, 1.773ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.553ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.447ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X21Y103.D4     net (fanout=5)        3.137   user_ip_addr<1>
    SLICE_X21Y103.DMUX   Tilo                  0.186   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X21Y103.SR     net (fanout=2)        0.239   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X21Y103.CLK    Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.177ns logic, 3.376ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.738ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X21Y103.D4     net (fanout=5)        3.137   user_ip_addr<1>
    SLICE_X21Y103.D      Tilo                  0.068   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X21Y103.CLK    net (fanout=2)        0.363   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (0.762ns logic, 3.500ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.988ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.988ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X21Y103.D4     net (fanout=5)        1.436   user_ip_addr<1>
    SLICE_X21Y103.DMUX   Tilo                  0.078   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X21Y103.SR     net (fanout=2)        0.090   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X21Y103.CLK    Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.462ns logic, 1.526ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.925ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.925ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X21Y103.D4     net (fanout=5)        1.436   user_ip_addr<1>
    SLICE_X21Y103.D      Tilo                  0.034   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X21Y103.CLK    net (fanout=2)        0.146   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.343ns logic, 1.582ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.733ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X25Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.267ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.A2     net (fanout=5)        4.111   user_ip_addr<0>
    SLICE_X23Y106.AMUX   Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X25Y106.SR     net (fanout=2)        0.390   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X25Y106.CLK    Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (1.232ns logic, 4.501ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X25Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.577ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.A2     net (fanout=5)        4.111   user_ip_addr<0>
    SLICE_X23Y106.A      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X25Y106.CLK    net (fanout=2)        0.503   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (0.809ns logic, 4.614ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X25Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.390ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.390ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.A2     net (fanout=5)        1.718   user_ip_addr<0>
    SLICE_X23Y106.AMUX   Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X25Y106.SR     net (fanout=2)        0.173   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X25Y106.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.499ns logic, 1.891ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X25Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.326ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.326ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.A2     net (fanout=5)        1.718   user_ip_addr<0>
    SLICE_X23Y106.A      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X25Y106.CLK    net (fanout=2)        0.225   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.383ns logic, 1.943ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.754ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.246ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.754ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y104.A2     net (fanout=5)        3.977   user_ip_addr<0>
    SLICE_X23Y104.AMUX   Tilo                  0.194   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X22Y104.SR     net (fanout=2)        0.588   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X22Y104.CLK    Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.754ns (1.189ns logic, 4.565ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.667ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y104.A2     net (fanout=5)        3.977   user_ip_addr<0>
    SLICE_X23Y104.A      Tilo                  0.068   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X22Y104.CLK    net (fanout=2)        0.547   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (0.809ns logic, 4.524ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.368ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.368ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y104.A2     net (fanout=5)        1.662   user_ip_addr<0>
    SLICE_X23Y104.AMUX   Tilo                  0.075   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X22Y104.SR     net (fanout=2)        0.228   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X22Y104.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (0.478ns logic, 1.890ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.307ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.307ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y104.A2     net (fanout=5)        1.662   user_ip_addr<0>
    SLICE_X23Y104.A      Tilo                  0.034   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X22Y104.CLK    net (fanout=2)        0.262   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.383ns logic, 1.924ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.514ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y58.A1      net (fanout=5)        1.256   system/regs_from_ipbus<11><12>
    SLICE_X15Y58.AMUX    Tilo                  0.194   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X14Y58.SR      net (fanout=2)        0.473   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X14Y58.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.785ns logic, 1.729ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y58.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.862ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y58.A1      net (fanout=5)        1.256   system/regs_from_ipbus<11><12>
    SLICE_X15Y58.A       Tilo                  0.068   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X14Y58.CLK     net (fanout=2)        0.477   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.405ns logic, 1.733ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y58.A1      net (fanout=5)        0.488   system/regs_from_ipbus<11><12>
    SLICE_X15Y58.AMUX    Tilo                  0.074   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X14Y58.SR      net (fanout=2)        0.181   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X14Y58.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.226ns logic, 0.669ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y58.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.812ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.812ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y58.A1      net (fanout=5)        0.488   system/regs_from_ipbus<11><12>
    SLICE_X15Y58.A       Tilo                  0.034   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X14Y58.CLK     net (fanout=2)        0.192   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.132ns logic, 0.680ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.418ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.582ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y108.A2     net (fanout=5)        3.852   user_ip_addr<1>
    SLICE_X18Y108.AMUX   Tilo                  0.196   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X19Y108.SR     net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X19Y108.CLK    Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.187ns logic, 4.231ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y108.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.909ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y108.A2     net (fanout=5)        3.852   user_ip_addr<1>
    SLICE_X18Y108.A      Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X19Y108.CLK    net (fanout=2)        0.477   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.762ns logic, 4.329ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.325ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.325ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y108.A2     net (fanout=5)        1.719   user_ip_addr<1>
    SLICE_X18Y108.AMUX   Tilo                  0.075   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X19Y108.SR     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X19Y108.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.459ns logic, 1.866ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X19Y108.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.257ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.257ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y108.A2     net (fanout=5)        1.719   user_ip_addr<1>
    SLICE_X18Y108.A      Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X19Y108.CLK    net (fanout=2)        0.195   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.343ns logic, 1.914ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.431ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.569ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.431ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y107.C3     net (fanout=5)        3.857   user_ip_addr<3>
    SLICE_X18Y107.CMUX   Tilo                  0.192   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X16Y107.SR     net (fanout=2)        0.368   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X16Y107.CLK    Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.431ns (1.206ns logic, 4.225ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y107.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.959ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y107.C3     net (fanout=5)        3.857   user_ip_addr<3>
    SLICE_X18Y107.C      Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X16Y107.CLK    net (fanout=2)        0.356   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.828ns logic, 4.213ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.268ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.268ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y107.C3     net (fanout=5)        1.628   user_ip_addr<3>
    SLICE_X18Y107.CMUX   Tilo                  0.080   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X16Y107.SR     net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X16Y107.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (0.500ns logic, 1.768ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X16Y107.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.173ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.173ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y107.C3     net (fanout=5)        1.628   user_ip_addr<3>
    SLICE_X18Y107.C      Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X16Y107.CLK    net (fanout=2)        0.145   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.400ns logic, 1.773ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.166ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.834ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.166ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y106.D4     net (fanout=5)        3.788   user_ip_addr<2>
    SLICE_X19Y106.DMUX   Tilo                  0.186   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X18Y106.SR     net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X18Y106.CLK    Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.138ns logic, 4.028ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.083ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.917ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y106.D4     net (fanout=5)        3.788   user_ip_addr<2>
    SLICE_X19Y106.D      Tilo                  0.068   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X18Y106.CLK    net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (0.766ns logic, 4.151ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.211ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.211ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y106.D4     net (fanout=5)        1.676   user_ip_addr<2>
    SLICE_X19Y106.DMUX   Tilo                  0.078   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X18Y106.SR     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X18Y106.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.444ns logic, 1.767ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X18Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.168ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.168ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y106.D4     net (fanout=5)        1.676   user_ip_addr<2>
    SLICE_X19Y106.D      Tilo                  0.034   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X18Y106.CLK    net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.346ns logic, 1.822ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.710ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.290ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y111.A5     net (fanout=5)        4.114   user_ip_addr<0>
    SLICE_X20Y111.AMUX   Tilo                  0.196   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X23Y111.SR     net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X23Y111.CLK    Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (1.234ns logic, 4.476ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.845ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.155ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y111.A5     net (fanout=5)        4.114   user_ip_addr<0>
    SLICE_X20Y111.A      Tilo                  0.068   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X23Y111.CLK    net (fanout=2)        0.232   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      5.155ns (0.809ns logic, 4.346ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.375ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.375ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y111.A5     net (fanout=5)        1.733   user_ip_addr<0>
    SLICE_X20Y111.AMUX   Tilo                  0.079   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X23Y111.SR     net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X23Y111.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.503ns logic, 1.872ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.214ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.214ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y111.A5     net (fanout=5)        1.733   user_ip_addr<0>
    SLICE_X20Y111.A      Tilo                  0.034   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X23Y111.CLK    net (fanout=2)        0.098   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.383ns logic, 1.831ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.455ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X19Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.545ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y100.A2     net (fanout=5)        3.689   user_ip_addr<3>
    SLICE_X19Y100.AMUX   Tilo                  0.194   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X19Y100.SR     net (fanout=2)        0.515   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X19Y100.CLK    Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.251ns logic, 4.204ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X19Y100.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.991ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y100.A2     net (fanout=5)        3.689   user_ip_addr<3>
    SLICE_X19Y100.A      Tilo                  0.068   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X19Y100.CLK    net (fanout=2)        0.492   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (0.828ns logic, 4.181ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X19Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.293ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y100.A2     net (fanout=5)        1.554   user_ip_addr<3>
    SLICE_X19Y100.AMUX   Tilo                  0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X19Y100.SR     net (fanout=2)        0.223   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X19Y100.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.516ns logic, 1.777ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X19Y100.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.161ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.161ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y100.A2     net (fanout=5)        1.554   user_ip_addr<3>
    SLICE_X19Y100.A      Tilo                  0.034   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X19Y100.CLK    net (fanout=2)        0.207   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.400ns logic, 1.761ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.679ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X20Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.321ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X21Y107.D2     net (fanout=5)        4.253   user_ip_addr<0>
    SLICE_X21Y107.DMUX   Tilo                  0.191   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X20Y107.SR     net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X20Y107.CLK    Trck                  0.254   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (1.186ns logic, 4.493ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X20Y107.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.575ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X21Y107.D2     net (fanout=5)        4.253   user_ip_addr<0>
    SLICE_X21Y107.D      Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X20Y107.CLK    net (fanout=2)        0.363   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.809ns logic, 4.616ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X20Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.339ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X21Y107.D2     net (fanout=5)        1.771   user_ip_addr<0>
    SLICE_X21Y107.DMUX   Tilo                  0.074   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X20Y107.SR     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X20Y107.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.477ns logic, 1.862ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X20Y107.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.300ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.300ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X21Y107.D2     net (fanout=5)        1.771   user_ip_addr<0>
    SLICE_X21Y107.D      Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X20Y107.CLK    net (fanout=2)        0.146   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (0.383ns logic, 1.917ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.062ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X18Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.938ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y101.A4     net (fanout=5)        3.541   user_ip_addr<2>
    SLICE_X18Y101.AMUX   Tilo                  0.190   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X18Y101.SR     net (fanout=2)        0.379   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X18Y101.CLK    Trck                  0.254   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.142ns logic, 3.920ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X18Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.201ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y101.A4     net (fanout=5)        3.541   user_ip_addr<2>
    SLICE_X18Y101.A      Tilo                  0.068   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X18Y101.CLK    net (fanout=2)        0.492   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (0.766ns logic, 4.033ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X18Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.171ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.171ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y101.A4     net (fanout=5)        1.579   user_ip_addr<2>
    SLICE_X18Y101.AMUX   Tilo                  0.079   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X18Y101.SR     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X18Y101.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.445ns logic, 1.726ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X18Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.132ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.132ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X18Y101.A4     net (fanout=5)        1.579   user_ip_addr<2>
    SLICE_X18Y101.A      Tilo                  0.034   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X18Y101.CLK    net (fanout=2)        0.207   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.346ns logic, 1.786ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.874ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X18Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.126ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y103.B1     net (fanout=5)        3.480   user_ip_addr<1>
    SLICE_X18Y103.BMUX   Tilo                  0.205   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X18Y103.SR     net (fanout=2)        0.241   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X18Y103.CLK    Trck                  0.254   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (1.153ns logic, 3.721ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X18Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.394ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y103.B1     net (fanout=5)        3.480   user_ip_addr<1>
    SLICE_X18Y103.B      Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X18Y103.CLK    net (fanout=2)        0.364   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.762ns logic, 3.844ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X18Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.108ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.108ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y103.B1     net (fanout=5)        1.574   user_ip_addr<1>
    SLICE_X18Y103.BMUX   Tilo                  0.079   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X18Y103.SR     net (fanout=2)        0.092   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X18Y103.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.442ns logic, 1.666ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X18Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.064ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.064ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y103.B1     net (fanout=5)        1.574   user_ip_addr<1>
    SLICE_X18Y103.B      Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X18Y103.CLK    net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.343ns logic, 1.721ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1040|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|      4.698ns|            0|            0|            0|         1040|
|  TS_usr_amc13_inst_Inst_TTC_de|     24.950ns|      4.698ns|          N/A|            0|            0|         1040|            0|
|  coder_TTC_CLK_dcm_0          |             |             |             |             |             |             |             |
| TS_usr_amc13_inst_Inst_TTC_dec|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| oder_TTC_CLK_dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.860ns|            0|            0|            0|     30960587|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.860ns|            0|            0|         2456|     30958097|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.222ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     23.441ns|          N/A|            0|            0|     30722251|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.579ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.754ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.671ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.719ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.725ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      5.185ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      5.093ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.553ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.733ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      5.754ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.514ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      5.418ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.431ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      5.166ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.710ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      5.455ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      5.679ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      5.062ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      4.874ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.292ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.292ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.382ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   23.441|         |         |         |
clk125_2_p     |   23.441|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   23.441|         |         |         |
clk125_2_p     |   23.441|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.505|    1.505|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.178|    1.178|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.105|    1.105|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.384|    1.384|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.906|         |         |         |
xpoint1_clk1_p |    5.906|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.906|         |         |         |
xpoint1_clk1_p |    5.906|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.698|         |         |         |
xpoint1_clk3_p |    4.698|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.698|         |         |         |
xpoint1_clk3_p |    4.698|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31084579 paths, 0 nets, and 74054 connections

Design statistics:
   Minimum period:  23.441ns{1}   (Maximum frequency:  42.660MHz)
   Maximum path delay from/to any node:   5.754ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 23 11:58:00 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 846 MB



