
Exercise_Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ca8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002db4  08002db4  00012db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dd8  08002dd8  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002dd8  08002dd8  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dd8  08002dd8  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dd8  08002dd8  00012dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ddc  08002ddc  00012ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000064  08002e44  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08002e44  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097f2  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c6b  00000000  00000000  0002987f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  0002b4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000978  00000000  00000000  0002bf80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e64  00000000  00000000  0002c8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c1d6  00000000  00000000  0004375c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000823b4  00000000  00000000  0004f932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1ce6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002948  00000000  00000000  000d1d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d9c 	.word	0x08002d9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08002d9c 	.word	0x08002d9c

0800014c <setflag>:
int keyReg1[3]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int keyReg2[3]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int keyReg3[3]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int TimerForKeyPress[3]={200,200,200};

void setflag(int key){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[key]=1;
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <setflag+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	20000080 	.word	0x20000080

0800016c <isButtonPressed>:

int isButtonPressed(int key){
 800016c:	b480      	push	{r7}
 800016e:	b083      	sub	sp, #12
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
	if(button_flag[key]==1){
 8000174:	4a09      	ldr	r2, [pc, #36]	; (800019c <isButtonPressed+0x30>)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800017c:	2b01      	cmp	r3, #1
 800017e:	d106      	bne.n	800018e <isButtonPressed+0x22>
		button_flag[key]=0;
 8000180:	4a06      	ldr	r2, [pc, #24]	; (800019c <isButtonPressed+0x30>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2100      	movs	r1, #0
 8000186:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800018a:	2301      	movs	r3, #1
 800018c:	e000      	b.n	8000190 <isButtonPressed+0x24>
	}
	return 0;
 800018e:	2300      	movs	r3, #0
}
 8000190:	4618      	mov	r0, r3
 8000192:	370c      	adds	r7, #12
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	20000080 	.word	0x20000080

080001a0 <getKeyInput>:

void getKeyInput(int key){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
	keyReg0[key]=keyReg1[key];
 80001a8:	4a4c      	ldr	r2, [pc, #304]	; (80002dc <getKeyInput+0x13c>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b0:	494b      	ldr	r1, [pc, #300]	; (80002e0 <getKeyInput+0x140>)
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[key]=keyReg2[key];
 80001b8:	4a4a      	ldr	r2, [pc, #296]	; (80002e4 <getKeyInput+0x144>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c0:	4946      	ldr	r1, [pc, #280]	; (80002dc <getKeyInput+0x13c>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(key==0){
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d10b      	bne.n	80001e6 <getKeyInput+0x46>
		keyReg2[key]=HAL_GPIO_ReadPin(Button_0_GPIO_Port, Button_0_Pin);
 80001ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001d2:	4845      	ldr	r0, [pc, #276]	; (80002e8 <getKeyInput+0x148>)
 80001d4:	f001 fdaa 	bl	8001d2c <HAL_GPIO_ReadPin>
 80001d8:	4603      	mov	r3, r0
 80001da:	4619      	mov	r1, r3
 80001dc:	4a41      	ldr	r2, [pc, #260]	; (80002e4 <getKeyInput+0x144>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001e4:	e019      	b.n	800021a <getKeyInput+0x7a>
	} else if(key==1){
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d10b      	bne.n	8000204 <getKeyInput+0x64>
		keyReg2[key]=HAL_GPIO_ReadPin(Button_1_GPIO_Port, Button_1_Pin);
 80001ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001f0:	483d      	ldr	r0, [pc, #244]	; (80002e8 <getKeyInput+0x148>)
 80001f2:	f001 fd9b 	bl	8001d2c <HAL_GPIO_ReadPin>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4619      	mov	r1, r3
 80001fa:	4a3a      	ldr	r2, [pc, #232]	; (80002e4 <getKeyInput+0x144>)
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000202:	e00a      	b.n	800021a <getKeyInput+0x7a>
	} else {
		keyReg2[key]=HAL_GPIO_ReadPin(Button_2_GPIO_Port, Button_2_Pin);
 8000204:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000208:	4838      	ldr	r0, [pc, #224]	; (80002ec <getKeyInput+0x14c>)
 800020a:	f001 fd8f 	bl	8001d2c <HAL_GPIO_ReadPin>
 800020e:	4603      	mov	r3, r0
 8000210:	4619      	mov	r1, r3
 8000212:	4a34      	ldr	r2, [pc, #208]	; (80002e4 <getKeyInput+0x144>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	if((keyReg0[key]==keyReg1[key]) && (keyReg1[key]==keyReg2[key])){
 800021a:	4a31      	ldr	r2, [pc, #196]	; (80002e0 <getKeyInput+0x140>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000222:	492e      	ldr	r1, [pc, #184]	; (80002dc <getKeyInput+0x13c>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800022a:	429a      	cmp	r2, r3
 800022c:	d152      	bne.n	80002d4 <getKeyInput+0x134>
 800022e:	4a2b      	ldr	r2, [pc, #172]	; (80002dc <getKeyInput+0x13c>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000236:	492b      	ldr	r1, [pc, #172]	; (80002e4 <getKeyInput+0x144>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023e:	429a      	cmp	r2, r3
 8000240:	d148      	bne.n	80002d4 <getKeyInput+0x134>
		if(keyReg3[key] != keyReg2[key]){
 8000242:	4a2b      	ldr	r2, [pc, #172]	; (80002f0 <getKeyInput+0x150>)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800024a:	4926      	ldr	r1, [pc, #152]	; (80002e4 <getKeyInput+0x144>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000252:	429a      	cmp	r2, r3
 8000254:	d01d      	beq.n	8000292 <getKeyInput+0xf2>
			keyReg3[key]=keyReg2[key];
 8000256:	4a23      	ldr	r2, [pc, #140]	; (80002e4 <getKeyInput+0x144>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025e:	4924      	ldr	r1, [pc, #144]	; (80002f0 <getKeyInput+0x150>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[key]==PRESSED_STATE){
 8000266:	4a1f      	ldr	r2, [pc, #124]	; (80002e4 <getKeyInput+0x144>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d108      	bne.n	8000284 <getKeyInput+0xe4>
				setflag(key);
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f7ff ff6a 	bl	800014c <setflag>
				TimerForKeyPress[key]=200;
 8000278:	4a1e      	ldr	r2, [pc, #120]	; (80002f4 <getKeyInput+0x154>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	21c8      	movs	r1, #200	; 0xc8
 800027e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					btn3hold=1;
				}
			}
		}
	}
}
 8000282:	e027      	b.n	80002d4 <getKeyInput+0x134>
				btn2hold=0;
 8000284:	4b1c      	ldr	r3, [pc, #112]	; (80002f8 <getKeyInput+0x158>)
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
				btn3hold=0;
 800028a:	4b1c      	ldr	r3, [pc, #112]	; (80002fc <getKeyInput+0x15c>)
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
}
 8000290:	e020      	b.n	80002d4 <getKeyInput+0x134>
			TimerForKeyPress[key]--;
 8000292:	4a18      	ldr	r2, [pc, #96]	; (80002f4 <getKeyInput+0x154>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029a:	1e5a      	subs	r2, r3, #1
 800029c:	4915      	ldr	r1, [pc, #84]	; (80002f4 <getKeyInput+0x154>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(TimerForKeyPress[key]<=0){
 80002a4:	4a13      	ldr	r2, [pc, #76]	; (80002f4 <getKeyInput+0x154>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	dc11      	bgt.n	80002d4 <getKeyInput+0x134>
				keyReg3[key]=NORMAL_STATE;
 80002b0:	4a0f      	ldr	r2, [pc, #60]	; (80002f0 <getKeyInput+0x150>)
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2101      	movs	r1, #1
 80002b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				if(key==1){
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d103      	bne.n	80002c8 <getKeyInput+0x128>
					btn2hold=1;
 80002c0:	4b0d      	ldr	r3, [pc, #52]	; (80002f8 <getKeyInput+0x158>)
 80002c2:	2201      	movs	r2, #1
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	e005      	b.n	80002d4 <getKeyInput+0x134>
				} else if(key==2){
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b02      	cmp	r3, #2
 80002cc:	d102      	bne.n	80002d4 <getKeyInput+0x134>
					btn3hold=1;
 80002ce:	4b0b      	ldr	r3, [pc, #44]	; (80002fc <getKeyInput+0x15c>)
 80002d0:	2201      	movs	r2, #1
 80002d2:	601a      	str	r2, [r3, #0]
}
 80002d4:	bf00      	nop
 80002d6:	3708      	adds	r7, #8
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	2000000c 	.word	0x2000000c
 80002e0:	20000000 	.word	0x20000000
 80002e4:	20000018 	.word	0x20000018
 80002e8:	40010800 	.word	0x40010800
 80002ec:	40011000 	.word	0x40011000
 80002f0:	20000024 	.word	0x20000024
 80002f4:	20000030 	.word	0x20000030
 80002f8:	20000090 	.word	0x20000090
 80002fc:	20000094 	.word	0x20000094

08000300 <display7seg>:
 *      Author: Admin
 */

#include"display_7seg.h"

void display7seg(int number){
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2b09      	cmp	r3, #9
 800030c:	f200 81bc 	bhi.w	8000688 <display7seg+0x388>
 8000310:	a201      	add	r2, pc, #4	; (adr r2, 8000318 <display7seg+0x18>)
 8000312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000316:	bf00      	nop
 8000318:	08000341 	.word	0x08000341
 800031c:	08000395 	.word	0x08000395
 8000320:	080003e9 	.word	0x080003e9
 8000324:	0800043d 	.word	0x0800043d
 8000328:	08000491 	.word	0x08000491
 800032c:	080004e5 	.word	0x080004e5
 8000330:	08000539 	.word	0x08000539
 8000334:	0800058d 	.word	0x0800058d
 8000338:	080005e1 	.word	0x080005e1
 800033c:	08000635 	.word	0x08000635
	switch(number){
		case 0:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2180      	movs	r1, #128	; 0x80
 8000344:	48d3      	ldr	r0, [pc, #844]	; (8000694 <display7seg+0x394>)
 8000346:	f001 fd08 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000350:	48d0      	ldr	r0, [pc, #832]	; (8000694 <display7seg+0x394>)
 8000352:	f001 fd02 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	f44f 7100 	mov.w	r1, #512	; 0x200
 800035c:	48cd      	ldr	r0, [pc, #820]	; (8000694 <display7seg+0x394>)
 800035e:	f001 fcfc 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000368:	48ca      	ldr	r0, [pc, #808]	; (8000694 <display7seg+0x394>)
 800036a:	f001 fcf6 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000374:	48c7      	ldr	r0, [pc, #796]	; (8000694 <display7seg+0x394>)
 8000376:	f001 fcf0 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000380:	48c4      	ldr	r0, [pc, #784]	; (8000694 <display7seg+0x394>)
 8000382:	f001 fcea 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, SET);
 8000386:	2201      	movs	r2, #1
 8000388:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800038c:	48c1      	ldr	r0, [pc, #772]	; (8000694 <display7seg+0x394>)
 800038e:	f001 fce4 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000392:	e17a      	b.n	800068a <display7seg+0x38a>
		case 1:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2180      	movs	r1, #128	; 0x80
 8000398:	48be      	ldr	r0, [pc, #760]	; (8000694 <display7seg+0x394>)
 800039a:	f001 fcde 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a4:	48bb      	ldr	r0, [pc, #748]	; (8000694 <display7seg+0x394>)
 80003a6:	f001 fcd8 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003b0:	48b8      	ldr	r0, [pc, #736]	; (8000694 <display7seg+0x394>)
 80003b2:	f001 fcd2 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, SET);
 80003b6:	2201      	movs	r2, #1
 80003b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003bc:	48b5      	ldr	r0, [pc, #724]	; (8000694 <display7seg+0x394>)
 80003be:	f001 fccc 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c8:	48b2      	ldr	r0, [pc, #712]	; (8000694 <display7seg+0x394>)
 80003ca:	f001 fcc6 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, SET);
 80003ce:	2201      	movs	r2, #1
 80003d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d4:	48af      	ldr	r0, [pc, #700]	; (8000694 <display7seg+0x394>)
 80003d6:	f001 fcc0 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, SET);
 80003da:	2201      	movs	r2, #1
 80003dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003e0:	48ac      	ldr	r0, [pc, #688]	; (8000694 <display7seg+0x394>)
 80003e2:	f001 fcba 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 80003e6:	e150      	b.n	800068a <display7seg+0x38a>
		case 2:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	48a9      	ldr	r0, [pc, #676]	; (8000694 <display7seg+0x394>)
 80003ee:	f001 fcb4 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f8:	48a6      	ldr	r0, [pc, #664]	; (8000694 <display7seg+0x394>)
 80003fa:	f001 fcae 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, SET);
 80003fe:	2201      	movs	r2, #1
 8000400:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000404:	48a3      	ldr	r0, [pc, #652]	; (8000694 <display7seg+0x394>)
 8000406:	f001 fca8 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000410:	48a0      	ldr	r0, [pc, #640]	; (8000694 <display7seg+0x394>)
 8000412:	f001 fca2 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800041c:	489d      	ldr	r0, [pc, #628]	; (8000694 <display7seg+0x394>)
 800041e:	f001 fc9c 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, SET);
 8000422:	2201      	movs	r2, #1
 8000424:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000428:	489a      	ldr	r0, [pc, #616]	; (8000694 <display7seg+0x394>)
 800042a:	f001 fc96 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000434:	4897      	ldr	r0, [pc, #604]	; (8000694 <display7seg+0x394>)
 8000436:	f001 fc90 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 800043a:	e126      	b.n	800068a <display7seg+0x38a>
		case 3:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2180      	movs	r1, #128	; 0x80
 8000440:	4894      	ldr	r0, [pc, #592]	; (8000694 <display7seg+0x394>)
 8000442:	f001 fc8a 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	f44f 7180 	mov.w	r1, #256	; 0x100
 800044c:	4891      	ldr	r0, [pc, #580]	; (8000694 <display7seg+0x394>)
 800044e:	f001 fc84 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000458:	488e      	ldr	r0, [pc, #568]	; (8000694 <display7seg+0x394>)
 800045a:	f001 fc7e 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000464:	488b      	ldr	r0, [pc, #556]	; (8000694 <display7seg+0x394>)
 8000466:	f001 fc78 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 800046a:	2201      	movs	r2, #1
 800046c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000470:	4888      	ldr	r0, [pc, #544]	; (8000694 <display7seg+0x394>)
 8000472:	f001 fc72 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, SET);
 8000476:	2201      	movs	r2, #1
 8000478:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800047c:	4885      	ldr	r0, [pc, #532]	; (8000694 <display7seg+0x394>)
 800047e:	f001 fc6c 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 8000482:	2200      	movs	r2, #0
 8000484:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000488:	4882      	ldr	r0, [pc, #520]	; (8000694 <display7seg+0x394>)
 800048a:	f001 fc66 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 800048e:	e0fc      	b.n	800068a <display7seg+0x38a>
		case 4:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, SET);
 8000490:	2201      	movs	r2, #1
 8000492:	2180      	movs	r1, #128	; 0x80
 8000494:	487f      	ldr	r0, [pc, #508]	; (8000694 <display7seg+0x394>)
 8000496:	f001 fc60 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a0:	487c      	ldr	r0, [pc, #496]	; (8000694 <display7seg+0x394>)
 80004a2:	f001 fc5a 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ac:	4879      	ldr	r0, [pc, #484]	; (8000694 <display7seg+0x394>)
 80004ae:	f001 fc54 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b8:	4876      	ldr	r0, [pc, #472]	; (8000694 <display7seg+0x394>)
 80004ba:	f001 fc4e 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004c4:	4873      	ldr	r0, [pc, #460]	; (8000694 <display7seg+0x394>)
 80004c6:	f001 fc48 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004d0:	4870      	ldr	r0, [pc, #448]	; (8000694 <display7seg+0x394>)
 80004d2:	f001 fc42 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 80004d6:	2200      	movs	r2, #0
 80004d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004dc:	486d      	ldr	r0, [pc, #436]	; (8000694 <display7seg+0x394>)
 80004de:	f001 fc3c 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 80004e2:	e0d2      	b.n	800068a <display7seg+0x38a>
		case 5:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2180      	movs	r1, #128	; 0x80
 80004e8:	486a      	ldr	r0, [pc, #424]	; (8000694 <display7seg+0x394>)
 80004ea:	f001 fc36 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, SET);
 80004ee:	2201      	movs	r2, #1
 80004f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004f4:	4867      	ldr	r0, [pc, #412]	; (8000694 <display7seg+0x394>)
 80004f6:	f001 fc30 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000500:	4864      	ldr	r0, [pc, #400]	; (8000694 <display7seg+0x394>)
 8000502:	f001 fc2a 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800050c:	4861      	ldr	r0, [pc, #388]	; (8000694 <display7seg+0x394>)
 800050e:	f001 fc24 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 8000512:	2201      	movs	r2, #1
 8000514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000518:	485e      	ldr	r0, [pc, #376]	; (8000694 <display7seg+0x394>)
 800051a:	f001 fc1e 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000524:	485b      	ldr	r0, [pc, #364]	; (8000694 <display7seg+0x394>)
 8000526:	f001 fc18 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000530:	4858      	ldr	r0, [pc, #352]	; (8000694 <display7seg+0x394>)
 8000532:	f001 fc12 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000536:	e0a8      	b.n	800068a <display7seg+0x38a>
		case 6:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	2180      	movs	r1, #128	; 0x80
 800053c:	4855      	ldr	r0, [pc, #340]	; (8000694 <display7seg+0x394>)
 800053e:	f001 fc0c 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, SET);
 8000542:	2201      	movs	r2, #1
 8000544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000548:	4852      	ldr	r0, [pc, #328]	; (8000694 <display7seg+0x394>)
 800054a:	f001 fc06 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000554:	484f      	ldr	r0, [pc, #316]	; (8000694 <display7seg+0x394>)
 8000556:	f001 fc00 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 800055a:	2200      	movs	r2, #0
 800055c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000560:	484c      	ldr	r0, [pc, #304]	; (8000694 <display7seg+0x394>)
 8000562:	f001 fbfa 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800056c:	4849      	ldr	r0, [pc, #292]	; (8000694 <display7seg+0x394>)
 800056e:	f001 fbf4 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000578:	4846      	ldr	r0, [pc, #280]	; (8000694 <display7seg+0x394>)
 800057a:	f001 fbee 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000584:	4843      	ldr	r0, [pc, #268]	; (8000694 <display7seg+0x394>)
 8000586:	f001 fbe8 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 800058a:	e07e      	b.n	800068a <display7seg+0x38a>
		case 7:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2180      	movs	r1, #128	; 0x80
 8000590:	4840      	ldr	r0, [pc, #256]	; (8000694 <display7seg+0x394>)
 8000592:	f001 fbe2 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 8000596:	2200      	movs	r2, #0
 8000598:	f44f 7180 	mov.w	r1, #256	; 0x100
 800059c:	483d      	ldr	r0, [pc, #244]	; (8000694 <display7seg+0x394>)
 800059e:	f001 fbdc 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a8:	483a      	ldr	r0, [pc, #232]	; (8000694 <display7seg+0x394>)
 80005aa:	f001 fbd6 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, SET);
 80005ae:	2201      	movs	r2, #1
 80005b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005b4:	4837      	ldr	r0, [pc, #220]	; (8000694 <display7seg+0x394>)
 80005b6:	f001 fbd0 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005c0:	4834      	ldr	r0, [pc, #208]	; (8000694 <display7seg+0x394>)
 80005c2:	f001 fbca 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005cc:	4831      	ldr	r0, [pc, #196]	; (8000694 <display7seg+0x394>)
 80005ce:	f001 fbc4 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005d8:	482e      	ldr	r0, [pc, #184]	; (8000694 <display7seg+0x394>)
 80005da:	f001 fbbe 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 80005de:	e054      	b.n	800068a <display7seg+0x38a>
		case 8:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2180      	movs	r1, #128	; 0x80
 80005e4:	482b      	ldr	r0, [pc, #172]	; (8000694 <display7seg+0x394>)
 80005e6:	f001 fbb8 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005f0:	4828      	ldr	r0, [pc, #160]	; (8000694 <display7seg+0x394>)
 80005f2:	f001 fbb2 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 80005f6:	2200      	movs	r2, #0
 80005f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005fc:	4825      	ldr	r0, [pc, #148]	; (8000694 <display7seg+0x394>)
 80005fe:	f001 fbac 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000608:	4822      	ldr	r0, [pc, #136]	; (8000694 <display7seg+0x394>)
 800060a:	f001 fba6 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000614:	481f      	ldr	r0, [pc, #124]	; (8000694 <display7seg+0x394>)
 8000616:	f001 fba0 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000620:	481c      	ldr	r0, [pc, #112]	; (8000694 <display7seg+0x394>)
 8000622:	f001 fb9a 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062c:	4819      	ldr	r0, [pc, #100]	; (8000694 <display7seg+0x394>)
 800062e:	f001 fb94 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000632:	e02a      	b.n	800068a <display7seg+0x38a>
		case 9:
			HAL_GPIO_WritePin(Pin0_GPIO_Port, Pin0_Pin, RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	2180      	movs	r1, #128	; 0x80
 8000638:	4816      	ldr	r0, [pc, #88]	; (8000694 <display7seg+0x394>)
 800063a:	f001 fb8e 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin1_GPIO_Port, Pin1_Pin, RESET);
 800063e:	2200      	movs	r2, #0
 8000640:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000644:	4813      	ldr	r0, [pc, #76]	; (8000694 <display7seg+0x394>)
 8000646:	f001 fb88 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin2_GPIO_Port, Pin2_Pin, RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000650:	4810      	ldr	r0, [pc, #64]	; (8000694 <display7seg+0x394>)
 8000652:	f001 fb82 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin3_GPIO_Port, Pin3_Pin, RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800065c:	480d      	ldr	r0, [pc, #52]	; (8000694 <display7seg+0x394>)
 800065e:	f001 fb7c 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin4_GPIO_Port, Pin4_Pin, SET);
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000668:	480a      	ldr	r0, [pc, #40]	; (8000694 <display7seg+0x394>)
 800066a:	f001 fb76 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin5_GPIO_Port, Pin5_Pin, RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000674:	4807      	ldr	r0, [pc, #28]	; (8000694 <display7seg+0x394>)
 8000676:	f001 fb70 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Pin6_GPIO_Port, Pin6_Pin, RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000680:	4804      	ldr	r0, [pc, #16]	; (8000694 <display7seg+0x394>)
 8000682:	f001 fb6a 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000686:	e000      	b.n	800068a <display7seg+0x38a>
		default:
			break;
 8000688:	bf00      	nop
	}
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40010800 	.word	0x40010800

08000698 <update7seg>:
int led_buffer[4]={1, 2, 3, 4};
void update7seg(int index){
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	2b03      	cmp	r3, #3
 80006a4:	d85e      	bhi.n	8000764 <update7seg+0xcc>
 80006a6:	a201      	add	r2, pc, #4	; (adr r2, 80006ac <update7seg+0x14>)
 80006a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ac:	080006bd 	.word	0x080006bd
 80006b0:	080006e7 	.word	0x080006e7
 80006b4:	08000711 	.word	0x08000711
 80006b8:	0800073b 	.word	0x0800073b
	switch(index){
		case 0:
			HAL_GPIO_WritePin(On_1_GPIO_Port, On_1_Pin, RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	2101      	movs	r1, #1
 80006c0:	482e      	ldr	r0, [pc, #184]	; (800077c <update7seg+0xe4>)
 80006c2:	f001 fb4a 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_2_GPIO_Port, On_2_Pin, SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2102      	movs	r1, #2
 80006ca:	482c      	ldr	r0, [pc, #176]	; (800077c <update7seg+0xe4>)
 80006cc:	f001 fb45 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_3_GPIO_Port, On_3_Pin, SET);
 80006d0:	2201      	movs	r2, #1
 80006d2:	2104      	movs	r1, #4
 80006d4:	4829      	ldr	r0, [pc, #164]	; (800077c <update7seg+0xe4>)
 80006d6:	f001 fb40 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_4_GPIO_Port, On_4_Pin, SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2108      	movs	r1, #8
 80006de:	4827      	ldr	r0, [pc, #156]	; (800077c <update7seg+0xe4>)
 80006e0:	f001 fb3b 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 80006e4:	e03f      	b.n	8000766 <update7seg+0xce>
		case 1:
			HAL_GPIO_WritePin(On_1_GPIO_Port, On_1_Pin, SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	2101      	movs	r1, #1
 80006ea:	4824      	ldr	r0, [pc, #144]	; (800077c <update7seg+0xe4>)
 80006ec:	f001 fb35 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_2_GPIO_Port, On_2_Pin, RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2102      	movs	r1, #2
 80006f4:	4821      	ldr	r0, [pc, #132]	; (800077c <update7seg+0xe4>)
 80006f6:	f001 fb30 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_3_GPIO_Port, On_3_Pin, SET);
 80006fa:	2201      	movs	r2, #1
 80006fc:	2104      	movs	r1, #4
 80006fe:	481f      	ldr	r0, [pc, #124]	; (800077c <update7seg+0xe4>)
 8000700:	f001 fb2b 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_4_GPIO_Port, On_4_Pin, SET);
 8000704:	2201      	movs	r2, #1
 8000706:	2108      	movs	r1, #8
 8000708:	481c      	ldr	r0, [pc, #112]	; (800077c <update7seg+0xe4>)
 800070a:	f001 fb26 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 800070e:	e02a      	b.n	8000766 <update7seg+0xce>
		case 2:
			HAL_GPIO_WritePin(On_1_GPIO_Port, On_1_Pin, SET);
 8000710:	2201      	movs	r2, #1
 8000712:	2101      	movs	r1, #1
 8000714:	4819      	ldr	r0, [pc, #100]	; (800077c <update7seg+0xe4>)
 8000716:	f001 fb20 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_2_GPIO_Port, On_2_Pin, SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2102      	movs	r1, #2
 800071e:	4817      	ldr	r0, [pc, #92]	; (800077c <update7seg+0xe4>)
 8000720:	f001 fb1b 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_3_GPIO_Port, On_3_Pin, RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	2104      	movs	r1, #4
 8000728:	4814      	ldr	r0, [pc, #80]	; (800077c <update7seg+0xe4>)
 800072a:	f001 fb16 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_4_GPIO_Port, On_4_Pin, SET);
 800072e:	2201      	movs	r2, #1
 8000730:	2108      	movs	r1, #8
 8000732:	4812      	ldr	r0, [pc, #72]	; (800077c <update7seg+0xe4>)
 8000734:	f001 fb11 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000738:	e015      	b.n	8000766 <update7seg+0xce>
		case 3:
			HAL_GPIO_WritePin(On_1_GPIO_Port, On_1_Pin, SET);
 800073a:	2201      	movs	r2, #1
 800073c:	2101      	movs	r1, #1
 800073e:	480f      	ldr	r0, [pc, #60]	; (800077c <update7seg+0xe4>)
 8000740:	f001 fb0b 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_2_GPIO_Port, On_2_Pin, SET);
 8000744:	2201      	movs	r2, #1
 8000746:	2102      	movs	r1, #2
 8000748:	480c      	ldr	r0, [pc, #48]	; (800077c <update7seg+0xe4>)
 800074a:	f001 fb06 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_3_GPIO_Port, On_3_Pin, SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2104      	movs	r1, #4
 8000752:	480a      	ldr	r0, [pc, #40]	; (800077c <update7seg+0xe4>)
 8000754:	f001 fb01 	bl	8001d5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(On_4_GPIO_Port, On_4_Pin, RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2108      	movs	r1, #8
 800075c:	4807      	ldr	r0, [pc, #28]	; (800077c <update7seg+0xe4>)
 800075e:	f001 fafc 	bl	8001d5a <HAL_GPIO_WritePin>
			break;
 8000762:	e000      	b.n	8000766 <update7seg+0xce>
		default:
			break;
 8000764:	bf00      	nop
	}
	display7seg(led_buffer[index]);
 8000766:	4a06      	ldr	r2, [pc, #24]	; (8000780 <update7seg+0xe8>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff fdc6 	bl	8000300 <display7seg>
}
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40010c00 	.word	0x40010c00
 8000780:	2000003c 	.word	0x2000003c

08000784 <updateClockBuffer>:
void updateClockBuffer(int secled1, int secled2){
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
	//sec1
	if(secled1 < 10){
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b09      	cmp	r3, #9
 8000792:	dc03      	bgt.n	800079c <updateClockBuffer+0x18>
		led_buffer[0]=0;
 8000794:	4b1e      	ldr	r3, [pc, #120]	; (8000810 <updateClockBuffer+0x8c>)
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	e008      	b.n	80007ae <updateClockBuffer+0x2a>
	} else led_buffer[0]=secled1/10;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a1d      	ldr	r2, [pc, #116]	; (8000814 <updateClockBuffer+0x90>)
 80007a0:	fb82 1203 	smull	r1, r2, r2, r3
 80007a4:	1092      	asrs	r2, r2, #2
 80007a6:	17db      	asrs	r3, r3, #31
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	4a19      	ldr	r2, [pc, #100]	; (8000810 <updateClockBuffer+0x8c>)
 80007ac:	6013      	str	r3, [r2, #0]
	led_buffer[1]=secled1%10;
 80007ae:	6879      	ldr	r1, [r7, #4]
 80007b0:	4b18      	ldr	r3, [pc, #96]	; (8000814 <updateClockBuffer+0x90>)
 80007b2:	fb83 2301 	smull	r2, r3, r3, r1
 80007b6:	109a      	asrs	r2, r3, #2
 80007b8:	17cb      	asrs	r3, r1, #31
 80007ba:	1ad2      	subs	r2, r2, r3
 80007bc:	4613      	mov	r3, r2
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	4413      	add	r3, r2
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	1aca      	subs	r2, r1, r3
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <updateClockBuffer+0x8c>)
 80007c8:	605a      	str	r2, [r3, #4]

	//sec2
	if(secled2 < 10){
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	2b09      	cmp	r3, #9
 80007ce:	dc03      	bgt.n	80007d8 <updateClockBuffer+0x54>
		led_buffer[2]=0;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <updateClockBuffer+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	e008      	b.n	80007ea <updateClockBuffer+0x66>
	} else led_buffer[2]=secled2/10;
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <updateClockBuffer+0x90>)
 80007dc:	fb82 1203 	smull	r1, r2, r2, r3
 80007e0:	1092      	asrs	r2, r2, #2
 80007e2:	17db      	asrs	r3, r3, #31
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	4a0a      	ldr	r2, [pc, #40]	; (8000810 <updateClockBuffer+0x8c>)
 80007e8:	6093      	str	r3, [r2, #8]
	led_buffer[3]=secled2%10;
 80007ea:	6839      	ldr	r1, [r7, #0]
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <updateClockBuffer+0x90>)
 80007ee:	fb83 2301 	smull	r2, r3, r3, r1
 80007f2:	109a      	asrs	r2, r3, #2
 80007f4:	17cb      	asrs	r3, r1, #31
 80007f6:	1ad2      	subs	r2, r2, r3
 80007f8:	4613      	mov	r3, r2
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	4413      	add	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	1aca      	subs	r2, r1, r3
 8000802:	4b03      	ldr	r3, [pc, #12]	; (8000810 <updateClockBuffer+0x8c>)
 8000804:	60da      	str	r2, [r3, #12]
}
 8000806:	bf00      	nop
 8000808:	370c      	adds	r7, #12
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr
 8000810:	2000003c 	.word	0x2000003c
 8000814:	66666667 	.word	0x66666667

08000818 <fsm_run>:

#include"fsm.h"
int index_led=0;
int current_led_1;
int current_led_2;
void fsm_run(){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	switch(status){
 800081c:	4b9b      	ldr	r3, [pc, #620]	; (8000a8c <fsm_run+0x274>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	3b01      	subs	r3, #1
 8000822:	2b04      	cmp	r3, #4
 8000824:	f200 8199 	bhi.w	8000b5a <fsm_run+0x342>
 8000828:	a201      	add	r2, pc, #4	; (adr r2, 8000830 <fsm_run+0x18>)
 800082a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082e:	bf00      	nop
 8000830:	08000845 	.word	0x08000845
 8000834:	0800088d 	.word	0x0800088d
 8000838:	08000935 	.word	0x08000935
 800083c:	080009e5 	.word	0x080009e5
 8000840:	08000aad 	.word	0x08000aad
		case MODE_1:
			//TODO

			//setup environment
			status=Gr1andRe2;
 8000844:	4b91      	ldr	r3, [pc, #580]	; (8000a8c <fsm_run+0x274>)
 8000846:	2202      	movs	r2, #2
 8000848:	601a      	str	r2, [r3, #0]
			current_led_1=Sevsegbuffer[2];
 800084a:	4b91      	ldr	r3, [pc, #580]	; (8000a90 <fsm_run+0x278>)
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	4a91      	ldr	r2, [pc, #580]	; (8000a94 <fsm_run+0x27c>)
 8000850:	6013      	str	r3, [r2, #0]
			current_led_2=Sevsegbuffer[0];
 8000852:	4b8f      	ldr	r3, [pc, #572]	; (8000a90 <fsm_run+0x278>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a90      	ldr	r2, [pc, #576]	; (8000a98 <fsm_run+0x280>)
 8000858:	6013      	str	r3, [r2, #0]
			updateClockBuffer(current_led_1, current_led_2);
 800085a:	4b8e      	ldr	r3, [pc, #568]	; (8000a94 <fsm_run+0x27c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a8e      	ldr	r2, [pc, #568]	; (8000a98 <fsm_run+0x280>)
 8000860:	6812      	ldr	r2, [r2, #0]
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff8d 	bl	8000784 <updateClockBuffer>
			setTimer0(current_led_1*1000);
 800086a:	4b8a      	ldr	r3, [pc, #552]	; (8000a94 <fsm_run+0x27c>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000872:	fb02 f303 	mul.w	r3, r2, r3
 8000876:	4618      	mov	r0, r3
 8000878:	f000 fd16 	bl	80012a8 <setTimer0>
			setTimer1(1000);
 800087c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000880:	f000 fd2e 	bl	80012e0 <setTimer1>
			setTimer2(200);
 8000884:	20c8      	movs	r0, #200	; 0xc8
 8000886:	f000 fd47 	bl	8001318 <setTimer2>
//			setTimer(0,current_led_1*1000);
//			setTimer(1,1000);
//			setTimer(2,200);
//			update7seg(index_led);
			break;
 800088a:	e16f      	b.n	8000b6c <fsm_run+0x354>
		case Gr1andRe2:
			//TODO

			//turn on led
			Gr1_Re2();
 800088c:	f000 fe60 	bl	8001550 <Gr1_Re2>

			//setup environment
			if(timer_flag0==1){
 8000890:	4b82      	ldr	r3, [pc, #520]	; (8000a9c <fsm_run+0x284>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2b01      	cmp	r3, #1
 8000896:	d10f      	bne.n	80008b8 <fsm_run+0xa0>
				status=Ye1andRe2;
 8000898:	4b7c      	ldr	r3, [pc, #496]	; (8000a8c <fsm_run+0x274>)
 800089a:	2203      	movs	r2, #3
 800089c:	601a      	str	r2, [r3, #0]
				current_led_1=Sevsegbuffer[1];
 800089e:	4b7c      	ldr	r3, [pc, #496]	; (8000a90 <fsm_run+0x278>)
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	4a7c      	ldr	r2, [pc, #496]	; (8000a94 <fsm_run+0x27c>)
 80008a4:	6013      	str	r3, [r2, #0]
				setTimer0(current_led_1*1000);
 80008a6:	4b7b      	ldr	r3, [pc, #492]	; (8000a94 <fsm_run+0x27c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ae:	fb02 f303 	mul.w	r3, r2, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 fcf8 	bl	80012a8 <setTimer0>
			}
			if(timer_flag1==1){
 80008b8:	4b79      	ldr	r3, [pc, #484]	; (8000aa0 <fsm_run+0x288>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d115      	bne.n	80008ec <fsm_run+0xd4>
				updateClockBuffer(current_led_1,current_led_2);
 80008c0:	4b74      	ldr	r3, [pc, #464]	; (8000a94 <fsm_run+0x27c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a74      	ldr	r2, [pc, #464]	; (8000a98 <fsm_run+0x280>)
 80008c6:	6812      	ldr	r2, [r2, #0]
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ff5a 	bl	8000784 <updateClockBuffer>
				current_led_1--;
 80008d0:	4b70      	ldr	r3, [pc, #448]	; (8000a94 <fsm_run+0x27c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	3b01      	subs	r3, #1
 80008d6:	4a6f      	ldr	r2, [pc, #444]	; (8000a94 <fsm_run+0x27c>)
 80008d8:	6013      	str	r3, [r2, #0]
				current_led_2--;
 80008da:	4b6f      	ldr	r3, [pc, #444]	; (8000a98 <fsm_run+0x280>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	3b01      	subs	r3, #1
 80008e0:	4a6d      	ldr	r2, [pc, #436]	; (8000a98 <fsm_run+0x280>)
 80008e2:	6013      	str	r3, [r2, #0]
				setTimer1(1000);
 80008e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e8:	f000 fcfa 	bl	80012e0 <setTimer1>
			}
			if(timer_flag2==1){
 80008ec:	4b6d      	ldr	r3, [pc, #436]	; (8000aa4 <fsm_run+0x28c>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d114      	bne.n	800091e <fsm_run+0x106>
				update7seg(index_led);
 80008f4:	4b6c      	ldr	r3, [pc, #432]	; (8000aa8 <fsm_run+0x290>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff fecd 	bl	8000698 <update7seg>
				if(index_led >= 3){
 80008fe:	4b6a      	ldr	r3, [pc, #424]	; (8000aa8 <fsm_run+0x290>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b02      	cmp	r3, #2
 8000904:	dd03      	ble.n	800090e <fsm_run+0xf6>
					index_led=0;
 8000906:	4b68      	ldr	r3, [pc, #416]	; (8000aa8 <fsm_run+0x290>)
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	e004      	b.n	8000918 <fsm_run+0x100>
				} else index_led++;
 800090e:	4b66      	ldr	r3, [pc, #408]	; (8000aa8 <fsm_run+0x290>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	3301      	adds	r3, #1
 8000914:	4a64      	ldr	r2, [pc, #400]	; (8000aa8 <fsm_run+0x290>)
 8000916:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000918:	20c8      	movs	r0, #200	; 0xc8
 800091a:	f000 fcfd 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){
 800091e:	2000      	movs	r0, #0
 8000920:	f7ff fc24 	bl	800016c <isButtonPressed>
 8000924:	4603      	mov	r3, r0
 8000926:	2b01      	cmp	r3, #1
 8000928:	f040 8119 	bne.w	8000b5e <fsm_run+0x346>
				status=MODE_2;
 800092c:	4b57      	ldr	r3, [pc, #348]	; (8000a8c <fsm_run+0x274>)
 800092e:	2214      	movs	r2, #20
 8000930:	601a      	str	r2, [r3, #0]
			}
			break;
 8000932:	e114      	b.n	8000b5e <fsm_run+0x346>
		case Ye1andRe2:
			//TODO

			//turn on led
			Ye1_Re2();
 8000934:	f000 fe30 	bl	8001598 <Ye1_Re2>

			//setup environment
			if(timer_flag0==1){
 8000938:	4b58      	ldr	r3, [pc, #352]	; (8000a9c <fsm_run+0x284>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b01      	cmp	r3, #1
 800093e:	d113      	bne.n	8000968 <fsm_run+0x150>
				status=Re1andGr2;
 8000940:	4b52      	ldr	r3, [pc, #328]	; (8000a8c <fsm_run+0x274>)
 8000942:	2204      	movs	r2, #4
 8000944:	601a      	str	r2, [r3, #0]
				current_led_1=Sevsegbuffer[0];
 8000946:	4b52      	ldr	r3, [pc, #328]	; (8000a90 <fsm_run+0x278>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a52      	ldr	r2, [pc, #328]	; (8000a94 <fsm_run+0x27c>)
 800094c:	6013      	str	r3, [r2, #0]
				current_led_2=Sevsegbuffer[2];
 800094e:	4b50      	ldr	r3, [pc, #320]	; (8000a90 <fsm_run+0x278>)
 8000950:	689b      	ldr	r3, [r3, #8]
 8000952:	4a51      	ldr	r2, [pc, #324]	; (8000a98 <fsm_run+0x280>)
 8000954:	6013      	str	r3, [r2, #0]
				setTimer0(current_led_2*1000);
 8000956:	4b50      	ldr	r3, [pc, #320]	; (8000a98 <fsm_run+0x280>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800095e:	fb02 f303 	mul.w	r3, r2, r3
 8000962:	4618      	mov	r0, r3
 8000964:	f000 fca0 	bl	80012a8 <setTimer0>
			}
			if(timer_flag1==1){
 8000968:	4b4d      	ldr	r3, [pc, #308]	; (8000aa0 <fsm_run+0x288>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b01      	cmp	r3, #1
 800096e:	d115      	bne.n	800099c <fsm_run+0x184>
				updateClockBuffer(current_led_1,current_led_2);
 8000970:	4b48      	ldr	r3, [pc, #288]	; (8000a94 <fsm_run+0x27c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a48      	ldr	r2, [pc, #288]	; (8000a98 <fsm_run+0x280>)
 8000976:	6812      	ldr	r2, [r2, #0]
 8000978:	4611      	mov	r1, r2
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff ff02 	bl	8000784 <updateClockBuffer>
				setTimer1(1000);
 8000980:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000984:	f000 fcac 	bl	80012e0 <setTimer1>
				current_led_1--;
 8000988:	4b42      	ldr	r3, [pc, #264]	; (8000a94 <fsm_run+0x27c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3b01      	subs	r3, #1
 800098e:	4a41      	ldr	r2, [pc, #260]	; (8000a94 <fsm_run+0x27c>)
 8000990:	6013      	str	r3, [r2, #0]
				current_led_2--;
 8000992:	4b41      	ldr	r3, [pc, #260]	; (8000a98 <fsm_run+0x280>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	3b01      	subs	r3, #1
 8000998:	4a3f      	ldr	r2, [pc, #252]	; (8000a98 <fsm_run+0x280>)
 800099a:	6013      	str	r3, [r2, #0]
			}
			if(timer_flag2==1){
 800099c:	4b41      	ldr	r3, [pc, #260]	; (8000aa4 <fsm_run+0x28c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d114      	bne.n	80009ce <fsm_run+0x1b6>
				update7seg(index_led);
 80009a4:	4b40      	ldr	r3, [pc, #256]	; (8000aa8 <fsm_run+0x290>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fe75 	bl	8000698 <update7seg>
				if(index_led >= 3){
 80009ae:	4b3e      	ldr	r3, [pc, #248]	; (8000aa8 <fsm_run+0x290>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	dd03      	ble.n	80009be <fsm_run+0x1a6>
					index_led=0;
 80009b6:	4b3c      	ldr	r3, [pc, #240]	; (8000aa8 <fsm_run+0x290>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	e004      	b.n	80009c8 <fsm_run+0x1b0>
				} else index_led++;
 80009be:	4b3a      	ldr	r3, [pc, #232]	; (8000aa8 <fsm_run+0x290>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	3301      	adds	r3, #1
 80009c4:	4a38      	ldr	r2, [pc, #224]	; (8000aa8 <fsm_run+0x290>)
 80009c6:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 80009c8:	20c8      	movs	r0, #200	; 0xc8
 80009ca:	f000 fca5 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff fbcc 	bl	800016c <isButtonPressed>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	f040 80c3 	bne.w	8000b62 <fsm_run+0x34a>
				status=MODE_2;
 80009dc:	4b2b      	ldr	r3, [pc, #172]	; (8000a8c <fsm_run+0x274>)
 80009de:	2214      	movs	r2, #20
 80009e0:	601a      	str	r2, [r3, #0]
			}
			break;
 80009e2:	e0be      	b.n	8000b62 <fsm_run+0x34a>
		case Re1andGr2:
			//TODO

			//turn on led
			Re1_Gr2();
 80009e4:	f000 fdfc 	bl	80015e0 <Re1_Gr2>

			//display 7segment led

			//setup environment
			if(timer_flag0==1){
 80009e8:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <fsm_run+0x284>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d10f      	bne.n	8000a10 <fsm_run+0x1f8>
				status=Re1andYe2;
 80009f0:	4b26      	ldr	r3, [pc, #152]	; (8000a8c <fsm_run+0x274>)
 80009f2:	2205      	movs	r2, #5
 80009f4:	601a      	str	r2, [r3, #0]
				current_led_2=Sevsegbuffer[1];
 80009f6:	4b26      	ldr	r3, [pc, #152]	; (8000a90 <fsm_run+0x278>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	4a27      	ldr	r2, [pc, #156]	; (8000a98 <fsm_run+0x280>)
 80009fc:	6013      	str	r3, [r2, #0]
				setTimer0(current_led_2*1000);
 80009fe:	4b26      	ldr	r3, [pc, #152]	; (8000a98 <fsm_run+0x280>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a06:	fb02 f303 	mul.w	r3, r2, r3
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 fc4c 	bl	80012a8 <setTimer0>
			}
			if(timer_flag1==1){
 8000a10:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <fsm_run+0x288>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d115      	bne.n	8000a44 <fsm_run+0x22c>
				setTimer1(1000);
 8000a18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a1c:	f000 fc60 	bl	80012e0 <setTimer1>
				updateClockBuffer(current_led_1, current_led_2);
 8000a20:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <fsm_run+0x27c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a1c      	ldr	r2, [pc, #112]	; (8000a98 <fsm_run+0x280>)
 8000a26:	6812      	ldr	r2, [r2, #0]
 8000a28:	4611      	mov	r1, r2
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff feaa 	bl	8000784 <updateClockBuffer>
				current_led_1--;
 8000a30:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <fsm_run+0x27c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	3b01      	subs	r3, #1
 8000a36:	4a17      	ldr	r2, [pc, #92]	; (8000a94 <fsm_run+0x27c>)
 8000a38:	6013      	str	r3, [r2, #0]
				current_led_2--;
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <fsm_run+0x280>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	4a15      	ldr	r2, [pc, #84]	; (8000a98 <fsm_run+0x280>)
 8000a42:	6013      	str	r3, [r2, #0]
			}
			if(timer_flag2==1){
 8000a44:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <fsm_run+0x28c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d114      	bne.n	8000a76 <fsm_run+0x25e>
				update7seg(index_led);
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <fsm_run+0x290>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4618      	mov	r0, r3
 8000a52:	f7ff fe21 	bl	8000698 <update7seg>
				if(index_led >= 3){
 8000a56:	4b14      	ldr	r3, [pc, #80]	; (8000aa8 <fsm_run+0x290>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	dd03      	ble.n	8000a66 <fsm_run+0x24e>
					index_led=0;
 8000a5e:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <fsm_run+0x290>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	e004      	b.n	8000a70 <fsm_run+0x258>
				} else index_led++;
 8000a66:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <fsm_run+0x290>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	4a0e      	ldr	r2, [pc, #56]	; (8000aa8 <fsm_run+0x290>)
 8000a6e:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000a70:	20c8      	movs	r0, #200	; 0xc8
 8000a72:	f000 fc51 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){
 8000a76:	2000      	movs	r0, #0
 8000a78:	f7ff fb78 	bl	800016c <isButtonPressed>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d171      	bne.n	8000b66 <fsm_run+0x34e>
				status=MODE_2;
 8000a82:	4b02      	ldr	r3, [pc, #8]	; (8000a8c <fsm_run+0x274>)
 8000a84:	2214      	movs	r2, #20
 8000a86:	601a      	str	r2, [r3, #0]
			}
			break;
 8000a88:	e06d      	b.n	8000b66 <fsm_run+0x34e>
 8000a8a:	bf00      	nop
 8000a8c:	200000c0 	.word	0x200000c0
 8000a90:	2000004c 	.word	0x2000004c
 8000a94:	200000b4 	.word	0x200000b4
 8000a98:	200000b0 	.word	0x200000b0
 8000a9c:	2000009c 	.word	0x2000009c
 8000aa0:	200000a4 	.word	0x200000a4
 8000aa4:	200000ac 	.word	0x200000ac
 8000aa8:	2000008c 	.word	0x2000008c
		case Re1andYe2:
			//TODO

			//turn on led
			Re1_Ye2();
 8000aac:	f000 fdbc 	bl	8001628 <Re1_Ye2>

			//display 7segment led

			//setup environment
			if(timer_flag0==1){
 8000ab0:	4b2f      	ldr	r3, [pc, #188]	; (8000b70 <fsm_run+0x358>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d113      	bne.n	8000ae0 <fsm_run+0x2c8>
				status=Gr1andRe2;
 8000ab8:	4b2e      	ldr	r3, [pc, #184]	; (8000b74 <fsm_run+0x35c>)
 8000aba:	2202      	movs	r2, #2
 8000abc:	601a      	str	r2, [r3, #0]
				current_led_1=Sevsegbuffer[2];
 8000abe:	4b2e      	ldr	r3, [pc, #184]	; (8000b78 <fsm_run+0x360>)
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	4a2e      	ldr	r2, [pc, #184]	; (8000b7c <fsm_run+0x364>)
 8000ac4:	6013      	str	r3, [r2, #0]
				current_led_2=Sevsegbuffer[0];
 8000ac6:	4b2c      	ldr	r3, [pc, #176]	; (8000b78 <fsm_run+0x360>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a2d      	ldr	r2, [pc, #180]	; (8000b80 <fsm_run+0x368>)
 8000acc:	6013      	str	r3, [r2, #0]
				setTimer0(current_led_1*1000);
 8000ace:	4b2b      	ldr	r3, [pc, #172]	; (8000b7c <fsm_run+0x364>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ad6:	fb02 f303 	mul.w	r3, r2, r3
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 fbe4 	bl	80012a8 <setTimer0>
			}
			if(timer_flag1==1){
 8000ae0:	4b28      	ldr	r3, [pc, #160]	; (8000b84 <fsm_run+0x36c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d115      	bne.n	8000b14 <fsm_run+0x2fc>
				setTimer1(1000);
 8000ae8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aec:	f000 fbf8 	bl	80012e0 <setTimer1>
				updateClockBuffer(current_led_1, current_led_2);
 8000af0:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <fsm_run+0x364>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a22      	ldr	r2, [pc, #136]	; (8000b80 <fsm_run+0x368>)
 8000af6:	6812      	ldr	r2, [r2, #0]
 8000af8:	4611      	mov	r1, r2
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fe42 	bl	8000784 <updateClockBuffer>
				current_led_1--;
 8000b00:	4b1e      	ldr	r3, [pc, #120]	; (8000b7c <fsm_run+0x364>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	3b01      	subs	r3, #1
 8000b06:	4a1d      	ldr	r2, [pc, #116]	; (8000b7c <fsm_run+0x364>)
 8000b08:	6013      	str	r3, [r2, #0]
				current_led_2--;
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <fsm_run+0x368>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <fsm_run+0x368>)
 8000b12:	6013      	str	r3, [r2, #0]
			}
			if(timer_flag2==1){
 8000b14:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <fsm_run+0x370>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d114      	bne.n	8000b46 <fsm_run+0x32e>
				update7seg(index_led);
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <fsm_run+0x374>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fdb9 	bl	8000698 <update7seg>
				if(index_led >= 3){
 8000b26:	4b19      	ldr	r3, [pc, #100]	; (8000b8c <fsm_run+0x374>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	dd03      	ble.n	8000b36 <fsm_run+0x31e>
					index_led=0;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <fsm_run+0x374>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	e004      	b.n	8000b40 <fsm_run+0x328>
				} else index_led++;
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <fsm_run+0x374>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	4a13      	ldr	r2, [pc, #76]	; (8000b8c <fsm_run+0x374>)
 8000b3e:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000b40:	20c8      	movs	r0, #200	; 0xc8
 8000b42:	f000 fbe9 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){
 8000b46:	2000      	movs	r0, #0
 8000b48:	f7ff fb10 	bl	800016c <isButtonPressed>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d10b      	bne.n	8000b6a <fsm_run+0x352>
				status=MODE_2;
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <fsm_run+0x35c>)
 8000b54:	2214      	movs	r2, #20
 8000b56:	601a      	str	r2, [r3, #0]
			}
			break;
 8000b58:	e007      	b.n	8000b6a <fsm_run+0x352>
		default:
			break;
 8000b5a:	bf00      	nop
 8000b5c:	e006      	b.n	8000b6c <fsm_run+0x354>
			break;
 8000b5e:	bf00      	nop
 8000b60:	e004      	b.n	8000b6c <fsm_run+0x354>
			break;
 8000b62:	bf00      	nop
 8000b64:	e002      	b.n	8000b6c <fsm_run+0x354>
			break;
 8000b66:	bf00      	nop
 8000b68:	e000      	b.n	8000b6c <fsm_run+0x354>
			break;
 8000b6a:	bf00      	nop
	}
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	2000009c 	.word	0x2000009c
 8000b74:	200000c0 	.word	0x200000c0
 8000b78:	2000004c 	.word	0x2000004c
 8000b7c:	200000b4 	.word	0x200000b4
 8000b80:	200000b0 	.word	0x200000b0
 8000b84:	200000a4 	.word	0x200000a4
 8000b88:	200000ac 	.word	0x200000ac
 8000b8c:	2000008c 	.word	0x2000008c

08000b90 <fsm_manual_run>:

#include"fsm_manual.h"

int current;
int index;
void fsm_manual_run(){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	switch(status){
 8000b94:	4bae      	ldr	r3, [pc, #696]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	3b14      	subs	r3, #20
 8000b9a:	2b05      	cmp	r3, #5
 8000b9c:	f200 820e 	bhi.w	8000fbc <fsm_manual_run+0x42c>
 8000ba0:	a201      	add	r2, pc, #4	; (adr r2, 8000ba8 <fsm_manual_run+0x18>)
 8000ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba6:	bf00      	nop
 8000ba8:	08000bc1 	.word	0x08000bc1
 8000bac:	08000bf9 	.word	0x08000bf9
 8000bb0:	08000d07 	.word	0x08000d07
 8000bb4:	08000d3f 	.word	0x08000d3f
 8000bb8:	08000e75 	.word	0x08000e75
 8000bbc:	08000ead 	.word	0x08000ead
		case MODE_2:
			clearTimer(0);	//clear timer 0
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f000 fc07 	bl	80013d4 <clearTimer>
			status=MAN_RED;	//change to man_red
 8000bc6:	4ba2      	ldr	r3, [pc, #648]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000bc8:	2215      	movs	r2, #21
 8000bca:	601a      	str	r2, [r3, #0]
			setTimer1(500);	//blink led
 8000bcc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bd0:	f000 fb86 	bl	80012e0 <setTimer1>
			current=1;		//this var is used as counter up from 1 to 99 (for increment btn 2)
 8000bd4:	4b9f      	ldr	r3, [pc, #636]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	601a      	str	r2, [r3, #0]
			setTimer2(200);	//display 7seg
 8000bda:	20c8      	movs	r0, #200	; 0xc8
 8000bdc:	f000 fb9c 	bl	8001318 <setTimer2>
			index=0;
 8000be0:	4b9d      	ldr	r3, [pc, #628]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
			turnoffall();	//turn off all led
 8000be6:	f000 fd43 	bl	8001670 <turnoffall>
			updateClockBuffer(2, current);	//updatebuffer to show up mode 2 and the value of time
 8000bea:	4b9a      	ldr	r3, [pc, #616]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4619      	mov	r1, r3
 8000bf0:	2002      	movs	r0, #2
 8000bf2:	f7ff fdc7 	bl	8000784 <updateClockBuffer>
			break;
 8000bf6:	e1e8      	b.n	8000fca <fsm_manual_run+0x43a>
		case MAN_RED:
			//TODO

			//set environment
			if(timer_flag0==1){	//timer_flag0 is set -> comeback to mode 1
 8000bf8:	4b98      	ldr	r3, [pc, #608]	; (8000e5c <fsm_manual_run+0x2cc>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d102      	bne.n	8000c06 <fsm_manual_run+0x76>
				status=MODE_1;
 8000c00:	4b93      	ldr	r3, [pc, #588]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag1==1){	//blink led every 500ms
 8000c06:	4b96      	ldr	r3, [pc, #600]	; (8000e60 <fsm_manual_run+0x2d0>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d105      	bne.n	8000c1a <fsm_manual_run+0x8a>
				blinky0();
 8000c0e:	f000 fd53 	bl	80016b8 <blinky0>
				setTimer1(500);
 8000c12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c16:	f000 fb63 	bl	80012e0 <setTimer1>
			}
			if(timer_flag2==1){	//display each 7seg sequentially after 200ms
 8000c1a:	4b92      	ldr	r3, [pc, #584]	; (8000e64 <fsm_manual_run+0x2d4>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d114      	bne.n	8000c4c <fsm_manual_run+0xbc>
				update7seg(index);
 8000c22:	4b8d      	ldr	r3, [pc, #564]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fd36 	bl	8000698 <update7seg>
				if(index >= 3){
 8000c2c:	4b8a      	ldr	r3, [pc, #552]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b02      	cmp	r3, #2
 8000c32:	dd03      	ble.n	8000c3c <fsm_manual_run+0xac>
					index=0;
 8000c34:	4b88      	ldr	r3, [pc, #544]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	e004      	b.n	8000c46 <fsm_manual_run+0xb6>
				} else index++;
 8000c3c:	4b86      	ldr	r3, [pc, #536]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	3301      	adds	r3, #1
 8000c42:	4a85      	ldr	r2, [pc, #532]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000c44:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000c46:	20c8      	movs	r0, #200	; 0xc8
 8000c48:	f000 fb66 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){	//press btn 0 -> change to mode 3
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f7ff fa8d 	bl	800016c <isButtonPressed>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d102      	bne.n	8000c5e <fsm_manual_run+0xce>
				status=MODE_3;
 8000c58:	4b7d      	ldr	r3, [pc, #500]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000c5a:	2216      	movs	r2, #22
 8000c5c:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)==1){	//increase current and display to 7seg
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f7ff fa84 	bl	800016c <isButtonPressed>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d11b      	bne.n	8000ca2 <fsm_manual_run+0x112>
				if(btn2hold==1){
 8000c6a:	4b7f      	ldr	r3, [pc, #508]	; (8000e68 <fsm_manual_run+0x2d8>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d105      	bne.n	8000c7e <fsm_manual_run+0xee>
					current+=5;
 8000c72:	4b78      	ldr	r3, [pc, #480]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	3305      	adds	r3, #5
 8000c78:	4a76      	ldr	r2, [pc, #472]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	e004      	b.n	8000c88 <fsm_manual_run+0xf8>
				} else current++;
 8000c7e:	4b75      	ldr	r3, [pc, #468]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	3301      	adds	r3, #1
 8000c84:	4a73      	ldr	r2, [pc, #460]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c86:	6013      	str	r3, [r2, #0]
				if(current>99) current=1;	//if current>99 => reassign 1 to it
 8000c88:	4b72      	ldr	r3, [pc, #456]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b63      	cmp	r3, #99	; 0x63
 8000c8e:	dd02      	ble.n	8000c96 <fsm_manual_run+0x106>
 8000c90:	4b70      	ldr	r3, [pc, #448]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	601a      	str	r2, [r3, #0]
				updateClockBuffer(2, current);	//display Mode 2 and time to 7seg
 8000c96:	4b6f      	ldr	r3, [pc, #444]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	f7ff fd71 	bl	8000784 <updateClockBuffer>
			}
			if(isButtonPressed(2)==1){	//set value
 8000ca2:	2002      	movs	r0, #2
 8000ca4:	f7ff fa62 	bl	800016c <isButtonPressed>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	f040 8188 	bne.w	8000fc0 <fsm_manual_run+0x430>
				//set value
				updateSevsegbuffer(0, current);	//update value of RED time
 8000cb0:	4b68      	ldr	r3, [pc, #416]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 f99c 	bl	8000ff4 <updateSevsegbuffer>
				if(alteb(Sevsegbuffer[0],Sevsegbuffer[1])==1){	//RED <= YELLOW
 8000cbc:	4b6b      	ldr	r3, [pc, #428]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a6a      	ldr	r2, [pc, #424]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000cc2:	6852      	ldr	r2, [r2, #4]
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f9a6 	bl	8001018 <alteb>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d10b      	bne.n	8000cea <fsm_manual_run+0x15a>
					updateSevsegbuffer(1, 1);	//assign 1 to yellow
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f000 f98d 	bl	8000ff4 <updateSevsegbuffer>
					updateSevsegbuffer(2, current-1);	//assign RED-YELLOW to GREEN
 8000cda:	4b5e      	ldr	r3, [pc, #376]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	2002      	movs	r0, #2
 8000ce4:	f000 f986 	bl	8000ff4 <updateSevsegbuffer>
 8000ce8:	e008      	b.n	8000cfc <fsm_manual_run+0x16c>
				} else {	//RED > YELLOW
					updateSevsegbuffer(2, current-Sevsegbuffer[1]);	//update green=red-yellow
 8000cea:	4b5a      	ldr	r3, [pc, #360]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	4b5f      	ldr	r3, [pc, #380]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	2002      	movs	r0, #2
 8000cf8:	f000 f97c 	bl	8000ff4 <updateSevsegbuffer>
				}
				//set environment
				setTimer0(5000);	//after 5000ms of pressing button 3 => comeback to MODE 1
 8000cfc:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d00:	f000 fad2 	bl	80012a8 <setTimer0>
			}
			break;
 8000d04:	e15c      	b.n	8000fc0 <fsm_manual_run+0x430>
		case MODE_3:
			clearTimer(0);	//clear timer 0
 8000d06:	2000      	movs	r0, #0
 8000d08:	f000 fb64 	bl	80013d4 <clearTimer>
			status=MAN_YELLOW;	//change to man_red
 8000d0c:	4b50      	ldr	r3, [pc, #320]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000d0e:	2217      	movs	r2, #23
 8000d10:	601a      	str	r2, [r3, #0]
			setTimer1(500);	//blink led
 8000d12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d16:	f000 fae3 	bl	80012e0 <setTimer1>
			current=1;		//this var is used as counter up from 1 to 99 (for increment btn 2)
 8000d1a:	4b4e      	ldr	r3, [pc, #312]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	601a      	str	r2, [r3, #0]
			setTimer2(200);	//display 7seg
 8000d20:	20c8      	movs	r0, #200	; 0xc8
 8000d22:	f000 faf9 	bl	8001318 <setTimer2>
			index=0;
 8000d26:	4b4c      	ldr	r3, [pc, #304]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
			turnoffall();	//turn off all led
 8000d2c:	f000 fca0 	bl	8001670 <turnoffall>
			updateClockBuffer(3, current);	//updatebuffer to show up mode 2 and the value of time
 8000d30:	4b48      	ldr	r3, [pc, #288]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4619      	mov	r1, r3
 8000d36:	2003      	movs	r0, #3
 8000d38:	f7ff fd24 	bl	8000784 <updateClockBuffer>
			break;
 8000d3c:	e145      	b.n	8000fca <fsm_manual_run+0x43a>
		case MAN_YELLOW:
			//TODO
			if(timer_flag0==1){	//time_flag0 is set => change to mode 1
 8000d3e:	4b47      	ldr	r3, [pc, #284]	; (8000e5c <fsm_manual_run+0x2cc>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d102      	bne.n	8000d4c <fsm_manual_run+0x1bc>
				status=MODE_1;
 8000d46:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag1==1){	//blink led every 500ms
 8000d4c:	4b44      	ldr	r3, [pc, #272]	; (8000e60 <fsm_manual_run+0x2d0>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d105      	bne.n	8000d60 <fsm_manual_run+0x1d0>
				blinky1();
 8000d54:	f000 fcbe 	bl	80016d4 <blinky1>
				setTimer1(500);
 8000d58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d5c:	f000 fac0 	bl	80012e0 <setTimer1>
			}
			if(timer_flag2==1){	//display each 7seg sequentially after 200ms
 8000d60:	4b40      	ldr	r3, [pc, #256]	; (8000e64 <fsm_manual_run+0x2d4>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d114      	bne.n	8000d92 <fsm_manual_run+0x202>
				update7seg(index);
 8000d68:	4b3b      	ldr	r3, [pc, #236]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fc93 	bl	8000698 <update7seg>
				if(index >= 3){
 8000d72:	4b39      	ldr	r3, [pc, #228]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	dd03      	ble.n	8000d82 <fsm_manual_run+0x1f2>
					index=0;
 8000d7a:	4b37      	ldr	r3, [pc, #220]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	e004      	b.n	8000d8c <fsm_manual_run+0x1fc>
				} else index++;
 8000d82:	4b35      	ldr	r3, [pc, #212]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a33      	ldr	r2, [pc, #204]	; (8000e58 <fsm_manual_run+0x2c8>)
 8000d8a:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000d8c:	20c8      	movs	r0, #200	; 0xc8
 8000d8e:	f000 fac3 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){	//change mode
 8000d92:	2000      	movs	r0, #0
 8000d94:	f7ff f9ea 	bl	800016c <isButtonPressed>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d102      	bne.n	8000da4 <fsm_manual_run+0x214>
				status=MODE_4;
 8000d9e:	4b2c      	ldr	r3, [pc, #176]	; (8000e50 <fsm_manual_run+0x2c0>)
 8000da0:	2218      	movs	r2, #24
 8000da2:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)==1){	//increment
 8000da4:	2001      	movs	r0, #1
 8000da6:	f7ff f9e1 	bl	800016c <isButtonPressed>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d11b      	bne.n	8000de8 <fsm_manual_run+0x258>
				if(btn2hold==1){
 8000db0:	4b2d      	ldr	r3, [pc, #180]	; (8000e68 <fsm_manual_run+0x2d8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d105      	bne.n	8000dc4 <fsm_manual_run+0x234>
					current+=5;
 8000db8:	4b26      	ldr	r3, [pc, #152]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	3305      	adds	r3, #5
 8000dbe:	4a25      	ldr	r2, [pc, #148]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e004      	b.n	8000dce <fsm_manual_run+0x23e>
				} else current++;
 8000dc4:	4b23      	ldr	r3, [pc, #140]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	4a22      	ldr	r2, [pc, #136]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dcc:	6013      	str	r3, [r2, #0]
				if(current>99) current=1;
 8000dce:	4b21      	ldr	r3, [pc, #132]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2b63      	cmp	r3, #99	; 0x63
 8000dd4:	dd02      	ble.n	8000ddc <fsm_manual_run+0x24c>
 8000dd6:	4b1f      	ldr	r3, [pc, #124]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	601a      	str	r2, [r3, #0]
				updateClockBuffer(3, current);
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	2003      	movs	r0, #3
 8000de4:	f7ff fcce 	bl	8000784 <updateClockBuffer>
			}
			if(isButtonPressed(2)==1){	//setup
 8000de8:	2002      	movs	r0, #2
 8000dea:	f7ff f9bf 	bl	800016c <isButtonPressed>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	f040 80e7 	bne.w	8000fc4 <fsm_manual_run+0x434>
				//set value
				updateSevsegbuffer(1, current);
 8000df6:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f000 f8f9 	bl	8000ff4 <updateSevsegbuffer>
				if(alteb(Sevsegbuffer[0],Sevsegbuffer[1])==1){	//RED <= YELLOW
 8000e02:	4b1a      	ldr	r3, [pc, #104]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a19      	ldr	r2, [pc, #100]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000e08:	6852      	ldr	r2, [r2, #4]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 f903 	bl	8001018 <alteb>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d109      	bne.n	8000e2c <fsm_manual_run+0x29c>
					updateSevsegbuffer(0, current+Sevsegbuffer[2]);				//red
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000e1a:	689a      	ldr	r2, [r3, #8]
 8000e1c:	4b0d      	ldr	r3, [pc, #52]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4413      	add	r3, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	2000      	movs	r0, #0
 8000e26:	f000 f8e5 	bl	8000ff4 <updateSevsegbuffer>
 8000e2a:	e00c      	b.n	8000e46 <fsm_manual_run+0x2b6>
				} else {	//RED > YELLOW
					HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	4810      	ldr	r0, [pc, #64]	; (8000e70 <fsm_manual_run+0x2e0>)
 8000e30:	f000 ffab 	bl	8001d8a <HAL_GPIO_TogglePin>
					updateSevsegbuffer(2, Sevsegbuffer[0]-current);	//update green=red-yellow
 8000e34:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <fsm_manual_run+0x2dc>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <fsm_manual_run+0x2c4>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	4619      	mov	r1, r3
 8000e40:	2002      	movs	r0, #2
 8000e42:	f000 f8d7 	bl	8000ff4 <updateSevsegbuffer>
				}
				//set environment
				setTimer0(5000);
 8000e46:	f241 3088 	movw	r0, #5000	; 0x1388
 8000e4a:	f000 fa2d 	bl	80012a8 <setTimer0>
			}
			break;
 8000e4e:	e0b9      	b.n	8000fc4 <fsm_manual_run+0x434>
 8000e50:	200000c0 	.word	0x200000c0
 8000e54:	200000b8 	.word	0x200000b8
 8000e58:	200000bc 	.word	0x200000bc
 8000e5c:	2000009c 	.word	0x2000009c
 8000e60:	200000a4 	.word	0x200000a4
 8000e64:	200000ac 	.word	0x200000ac
 8000e68:	20000090 	.word	0x20000090
 8000e6c:	2000004c 	.word	0x2000004c
 8000e70:	40010800 	.word	0x40010800
		case MODE_4:
			clearTimer(0);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 faad 	bl	80013d4 <clearTimer>
			status=MAN_GREEN;
 8000e7a:	4b55      	ldr	r3, [pc, #340]	; (8000fd0 <fsm_manual_run+0x440>)
 8000e7c:	2219      	movs	r2, #25
 8000e7e:	601a      	str	r2, [r3, #0]
			setTimer1(500);	//blink led
 8000e80:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e84:	f000 fa2c 	bl	80012e0 <setTimer1>
			current=1;
 8000e88:	4b52      	ldr	r3, [pc, #328]	; (8000fd4 <fsm_manual_run+0x444>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]
			setTimer2(200);	//display 7seg
 8000e8e:	20c8      	movs	r0, #200	; 0xc8
 8000e90:	f000 fa42 	bl	8001318 <setTimer2>
			index=0;
 8000e94:	4b50      	ldr	r3, [pc, #320]	; (8000fd8 <fsm_manual_run+0x448>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
			turnoffall();
 8000e9a:	f000 fbe9 	bl	8001670 <turnoffall>
			updateClockBuffer(4, current);
 8000e9e:	4b4d      	ldr	r3, [pc, #308]	; (8000fd4 <fsm_manual_run+0x444>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f7ff fc6d 	bl	8000784 <updateClockBuffer>
			break;
 8000eaa:	e08e      	b.n	8000fca <fsm_manual_run+0x43a>
		case MAN_GREEN:
			if(timer_flag0==1){
 8000eac:	4b4b      	ldr	r3, [pc, #300]	; (8000fdc <fsm_manual_run+0x44c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d102      	bne.n	8000eba <fsm_manual_run+0x32a>
				status=MODE_1;
 8000eb4:	4b46      	ldr	r3, [pc, #280]	; (8000fd0 <fsm_manual_run+0x440>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag1==1){
 8000eba:	4b49      	ldr	r3, [pc, #292]	; (8000fe0 <fsm_manual_run+0x450>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d105      	bne.n	8000ece <fsm_manual_run+0x33e>
				blinky2();
 8000ec2:	f000 fc15 	bl	80016f0 <blinky2>
				setTimer1(500);
 8000ec6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eca:	f000 fa09 	bl	80012e0 <setTimer1>
			}
			if(timer_flag2==1){
 8000ece:	4b45      	ldr	r3, [pc, #276]	; (8000fe4 <fsm_manual_run+0x454>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d114      	bne.n	8000f00 <fsm_manual_run+0x370>
				update7seg(index);
 8000ed6:	4b40      	ldr	r3, [pc, #256]	; (8000fd8 <fsm_manual_run+0x448>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fbdc 	bl	8000698 <update7seg>
				if(index >= 3){
 8000ee0:	4b3d      	ldr	r3, [pc, #244]	; (8000fd8 <fsm_manual_run+0x448>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	dd03      	ble.n	8000ef0 <fsm_manual_run+0x360>
					index=0;
 8000ee8:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <fsm_manual_run+0x448>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	e004      	b.n	8000efa <fsm_manual_run+0x36a>
				} else index++;
 8000ef0:	4b39      	ldr	r3, [pc, #228]	; (8000fd8 <fsm_manual_run+0x448>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	4a38      	ldr	r2, [pc, #224]	; (8000fd8 <fsm_manual_run+0x448>)
 8000ef8:	6013      	str	r3, [r2, #0]
				setTimer2(200);
 8000efa:	20c8      	movs	r0, #200	; 0xc8
 8000efc:	f000 fa0c 	bl	8001318 <setTimer2>
			}
			if(isButtonPressed(0)==1){	//change mode
 8000f00:	2000      	movs	r0, #0
 8000f02:	f7ff f933 	bl	800016c <isButtonPressed>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d102      	bne.n	8000f12 <fsm_manual_run+0x382>
				status=MODE_1;
 8000f0c:	4b30      	ldr	r3, [pc, #192]	; (8000fd0 <fsm_manual_run+0x440>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(1)==1){
 8000f12:	2001      	movs	r0, #1
 8000f14:	f7ff f92a 	bl	800016c <isButtonPressed>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d11b      	bne.n	8000f56 <fsm_manual_run+0x3c6>
				if(btn2hold==1){
 8000f1e:	4b32      	ldr	r3, [pc, #200]	; (8000fe8 <fsm_manual_run+0x458>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d105      	bne.n	8000f32 <fsm_manual_run+0x3a2>
					current+=5;
 8000f26:	4b2b      	ldr	r3, [pc, #172]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	3305      	adds	r3, #5
 8000f2c:	4a29      	ldr	r2, [pc, #164]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	e004      	b.n	8000f3c <fsm_manual_run+0x3ac>
				} else current++;
 8000f32:	4b28      	ldr	r3, [pc, #160]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	3301      	adds	r3, #1
 8000f38:	4a26      	ldr	r2, [pc, #152]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f3a:	6013      	str	r3, [r2, #0]
				if(current>99) current=1;
 8000f3c:	4b25      	ldr	r3, [pc, #148]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b63      	cmp	r3, #99	; 0x63
 8000f42:	dd02      	ble.n	8000f4a <fsm_manual_run+0x3ba>
 8000f44:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	601a      	str	r2, [r3, #0]
				updateClockBuffer(4, current);
 8000f4a:	4b22      	ldr	r3, [pc, #136]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	2004      	movs	r0, #4
 8000f52:	f7ff fc17 	bl	8000784 <updateClockBuffer>
			}
			if(isButtonPressed(2)==1){
 8000f56:	2002      	movs	r0, #2
 8000f58:	f7ff f908 	bl	800016c <isButtonPressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d132      	bne.n	8000fc8 <fsm_manual_run+0x438>
				//set value
				if(btn3hold==0){
 8000f62:	4b22      	ldr	r3, [pc, #136]	; (8000fec <fsm_manual_run+0x45c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d123      	bne.n	8000fb2 <fsm_manual_run+0x422>
					updateSevsegbuffer(2, current);
 8000f6a:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	2002      	movs	r0, #2
 8000f72:	f000 f83f 	bl	8000ff4 <updateSevsegbuffer>
					if(alteb(Sevsegbuffer[0],Sevsegbuffer[2])==1){	//RED <= GREEN
 8000f76:	4b1e      	ldr	r3, [pc, #120]	; (8000ff0 <fsm_manual_run+0x460>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a1d      	ldr	r2, [pc, #116]	; (8000ff0 <fsm_manual_run+0x460>)
 8000f7c:	6892      	ldr	r2, [r2, #8]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 f849 	bl	8001018 <alteb>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d109      	bne.n	8000fa0 <fsm_manual_run+0x410>
						updateSevsegbuffer(0, current+Sevsegbuffer[1]);		//red=green+yellow			//red
 8000f8c:	4b18      	ldr	r3, [pc, #96]	; (8000ff0 <fsm_manual_run+0x460>)
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	4b10      	ldr	r3, [pc, #64]	; (8000fd4 <fsm_manual_run+0x444>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	4619      	mov	r1, r3
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 f82b 	bl	8000ff4 <updateSevsegbuffer>
 8000f9e:	e008      	b.n	8000fb2 <fsm_manual_run+0x422>
					} else {	//RED > GREEN
						updateSevsegbuffer(1, Sevsegbuffer[0]-current);	//update green=red-yellow
 8000fa0:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <fsm_manual_run+0x460>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <fsm_manual_run+0x444>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	4619      	mov	r1, r3
 8000fac:	2001      	movs	r0, #1
 8000fae:	f000 f821 	bl	8000ff4 <updateSevsegbuffer>
					}
				}
				//set environment
				setTimer0(5000);
 8000fb2:	f241 3088 	movw	r0, #5000	; 0x1388
 8000fb6:	f000 f977 	bl	80012a8 <setTimer0>
			}
			break;
 8000fba:	e005      	b.n	8000fc8 <fsm_manual_run+0x438>
		default:
			break;
 8000fbc:	bf00      	nop
 8000fbe:	e004      	b.n	8000fca <fsm_manual_run+0x43a>
			break;
 8000fc0:	bf00      	nop
 8000fc2:	e002      	b.n	8000fca <fsm_manual_run+0x43a>
			break;
 8000fc4:	bf00      	nop
 8000fc6:	e000      	b.n	8000fca <fsm_manual_run+0x43a>
			break;
 8000fc8:	bf00      	nop
	}
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200000c0 	.word	0x200000c0
 8000fd4:	200000b8 	.word	0x200000b8
 8000fd8:	200000bc 	.word	0x200000bc
 8000fdc:	2000009c 	.word	0x2000009c
 8000fe0:	200000a4 	.word	0x200000a4
 8000fe4:	200000ac 	.word	0x200000ac
 8000fe8:	20000090 	.word	0x20000090
 8000fec:	20000094 	.word	0x20000094
 8000ff0:	2000004c 	.word	0x2000004c

08000ff4 <updateSevsegbuffer>:
#include"global.h"
int status;
int Sevsegbuffer[3]={5,2,3};
int btn2hold=0;
int btn3hold=0;
void updateSevsegbuffer(int key, int value){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
	Sevsegbuffer[key]=value;
 8000ffe:	4905      	ldr	r1, [pc, #20]	; (8001014 <updateSevsegbuffer+0x20>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	2000004c 	.word	0x2000004c

08001018 <alteb>:
int alteb(int a, int b){
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
	return (a<=b)?1:0;
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	bfd4      	ite	le
 800102a:	2301      	movle	r3, #1
 800102c:	2300      	movgt	r3, #0
 800102e:	b2db      	uxtb	r3, r3
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	bc80      	pop	{r7}
 8001038:	4770      	bx	lr
	...

0800103c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001040:	f000 fb8a 	bl	8001758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001044:	f000 f814 	bl	8001070 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001048:	f000 f89a 	bl	8001180 <MX_GPIO_Init>
  MX_TIM2_Init();
 800104c:	f000 f84c 	bl	80010e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001050:	4805      	ldr	r0, [pc, #20]	; (8001068 <main+0x2c>)
 8001052:	f001 fadf 	bl	8002614 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status=MODE_1;
 8001056:	4b05      	ldr	r3, [pc, #20]	; (800106c <main+0x30>)
 8001058:	2201      	movs	r2, #1
 800105a:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
	  fsm_manual_run();
 800105c:	f7ff fd98 	bl	8000b90 <fsm_manual_run>
	  fsm_run();
 8001060:	f7ff fbda 	bl	8000818 <fsm_run>
	  fsm_manual_run();
 8001064:	e7fa      	b.n	800105c <main+0x20>
 8001066:	bf00      	nop
 8001068:	200000c4 	.word	0x200000c4
 800106c:	200000c0 	.word	0x200000c0

08001070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b090      	sub	sp, #64	; 0x40
 8001074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001076:	f107 0318 	add.w	r3, r7, #24
 800107a:	2228      	movs	r2, #40	; 0x28
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f001 fe84 	bl	8002d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001092:	2302      	movs	r3, #2
 8001094:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001096:	2301      	movs	r3, #1
 8001098:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800109a:	2310      	movs	r3, #16
 800109c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800109e:	2300      	movs	r3, #0
 80010a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a2:	f107 0318 	add.w	r3, r7, #24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fe88 	bl	8001dbc <HAL_RCC_OscConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010b2:	f000 f8f4 	bl	800129e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b6:	230f      	movs	r3, #15
 80010b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ca:	1d3b      	adds	r3, r7, #4
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f001 f8f4 	bl	80022bc <HAL_RCC_ClockConfig>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010da:	f000 f8e0 	bl	800129e <Error_Handler>
  }
}
 80010de:	bf00      	nop
 80010e0:	3740      	adds	r7, #64	; 0x40
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0308 	add.w	r3, r7, #8
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	463b      	mov	r3, r7
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001104:	4b1d      	ldr	r3, [pc, #116]	; (800117c <MX_TIM2_Init+0x94>)
 8001106:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <MX_TIM2_Init+0x94>)
 800110e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001112:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001114:	4b19      	ldr	r3, [pc, #100]	; (800117c <MX_TIM2_Init+0x94>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800111a:	4b18      	ldr	r3, [pc, #96]	; (800117c <MX_TIM2_Init+0x94>)
 800111c:	2209      	movs	r2, #9
 800111e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b16      	ldr	r3, [pc, #88]	; (800117c <MX_TIM2_Init+0x94>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <MX_TIM2_Init+0x94>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800112c:	4813      	ldr	r0, [pc, #76]	; (800117c <MX_TIM2_Init+0x94>)
 800112e:	f001 fa21 	bl	8002574 <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001138:	f000 f8b1 	bl	800129e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001140:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	4619      	mov	r1, r3
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <MX_TIM2_Init+0x94>)
 800114a:	f001 fbb7 	bl	80028bc <HAL_TIM_ConfigClockSource>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001154:	f000 f8a3 	bl	800129e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001158:	2300      	movs	r3, #0
 800115a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_TIM2_Init+0x94>)
 8001166:	f001 fd83 	bl	8002c70 <HAL_TIMEx_MasterConfigSynchronization>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001170:	f000 f895 	bl	800129e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200000c4 	.word	0x200000c4

08001180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 0310 	add.w	r3, r7, #16
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001194:	4b34      	ldr	r3, [pc, #208]	; (8001268 <MX_GPIO_Init+0xe8>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a33      	ldr	r2, [pc, #204]	; (8001268 <MX_GPIO_Init+0xe8>)
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b31      	ldr	r3, [pc, #196]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0310 	and.w	r3, r3, #16
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ac:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a2d      	ldr	r2, [pc, #180]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f003 0304 	and.w	r3, r3, #4
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	4b28      	ldr	r3, [pc, #160]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a27      	ldr	r2, [pc, #156]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011ca:	f043 0308 	orr.w	r3, r3, #8
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <MX_GPIO_Init+0xe8>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0308 	and.w	r3, r3, #8
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 80011dc:	2200      	movs	r2, #0
 80011de:	f643 71fe 	movw	r1, #16382	; 0x3ffe
 80011e2:	4822      	ldr	r0, [pc, #136]	; (800126c <MX_GPIO_Init+0xec>)
 80011e4:	f000 fdb9 	bl	8001d5a <HAL_GPIO_WritePin>
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin|Pin0_Pin|Pin1_Pin
                          |Pin2_Pin|Pin3_Pin|Pin4_Pin|Pin5_Pin
                          |Pin6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, On_1_Pin|On_2_Pin|On_3_Pin|On_4_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	210f      	movs	r1, #15
 80011ec:	4820      	ldr	r0, [pc, #128]	; (8001270 <MX_GPIO_Init+0xf0>)
 80011ee:	f000 fdb4 	bl	8001d5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_2_Pin */
  GPIO_InitStruct.Pin = Button_2_Pin;
 80011f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_2_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	4619      	mov	r1, r3
 8001206:	481b      	ldr	r0, [pc, #108]	; (8001274 <MX_GPIO_Init+0xf4>)
 8001208:	f000 fc16 	bl	8001a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_YELLOW_1_Pin LED_GREEN_1_Pin LED_RED_2_Pin
                           LED_YELLOW_2_Pin LED_GREEN_2_Pin Pin0_Pin Pin1_Pin
                           Pin2_Pin Pin3_Pin Pin4_Pin Pin5_Pin
                           Pin6_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_2_Pin
 800120c:	f643 73fe 	movw	r3, #16382	; 0x3ffe
 8001210:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW_2_Pin|LED_GREEN_2_Pin|Pin0_Pin|Pin1_Pin
                          |Pin2_Pin|Pin3_Pin|Pin4_Pin|Pin5_Pin
                          |Pin6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2302      	movs	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	f107 0310 	add.w	r3, r7, #16
 8001222:	4619      	mov	r1, r3
 8001224:	4811      	ldr	r0, [pc, #68]	; (800126c <MX_GPIO_Init+0xec>)
 8001226:	f000 fc07 	bl	8001a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : On_1_Pin On_2_Pin On_3_Pin On_4_Pin */
  GPIO_InitStruct.Pin = On_1_Pin|On_2_Pin|On_3_Pin|On_4_Pin;
 800122a:	230f      	movs	r3, #15
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122e:	2301      	movs	r3, #1
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2302      	movs	r3, #2
 8001238:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 0310 	add.w	r3, r7, #16
 800123e:	4619      	mov	r1, r3
 8001240:	480b      	ldr	r0, [pc, #44]	; (8001270 <MX_GPIO_Init+0xf0>)
 8001242:	f000 fbf9 	bl	8001a38 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_0_Pin Button_1_Pin */
  GPIO_InitStruct.Pin = Button_0_Pin|Button_1_Pin;
 8001246:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800124a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001250:	2301      	movs	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_GPIO_Init+0xec>)
 800125c:	f000 fbec 	bl	8001a38 <HAL_GPIO_Init>

}
 8001260:	bf00      	nop
 8001262:	3720      	adds	r7, #32
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021000 	.word	0x40021000
 800126c:	40010800 	.word	0x40010800
 8001270:	40010c00 	.word	0x40010c00
 8001274:	40011000 	.word	0x40011000

08001278 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	timerRun();
 8001280:	f000 f866 	bl	8001350 <timerRun>
	getKeyInput(0);
 8001284:	2000      	movs	r0, #0
 8001286:	f7fe ff8b 	bl	80001a0 <getKeyInput>
	getKeyInput(1);
 800128a:	2001      	movs	r0, #1
 800128c:	f7fe ff88 	bl	80001a0 <getKeyInput>
	getKeyInput(2);
 8001290:	2002      	movs	r0, #2
 8001292:	f7fe ff85 	bl	80001a0 <getKeyInput>
}
 8001296:	bf00      	nop
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a2:	b672      	cpsid	i
}
 80012a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a6:	e7fe      	b.n	80012a6 <Error_Handler+0x8>

080012a8 <setTimer0>:
#include "software_timer.h"
#define TICK 10

int timer_counter0=0;
int timer_flag0=0;
void setTimer0(int duration){
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	timer_counter0=duration/TICK;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a08      	ldr	r2, [pc, #32]	; (80012d4 <setTimer0+0x2c>)
 80012b4:	fb82 1203 	smull	r1, r2, r2, r3
 80012b8:	1092      	asrs	r2, r2, #2
 80012ba:	17db      	asrs	r3, r3, #31
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <setTimer0+0x30>)
 80012c0:	6013      	str	r3, [r2, #0]
	timer_flag0=0;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <setTimer0+0x34>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	66666667 	.word	0x66666667
 80012d8:	20000098 	.word	0x20000098
 80012dc:	2000009c 	.word	0x2000009c

080012e0 <setTimer1>:

int timer_counter1=0;
int timer_flag1=0;
void setTimer1(int duration){
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	timer_counter1=duration/TICK;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a08      	ldr	r2, [pc, #32]	; (800130c <setTimer1+0x2c>)
 80012ec:	fb82 1203 	smull	r1, r2, r2, r3
 80012f0:	1092      	asrs	r2, r2, #2
 80012f2:	17db      	asrs	r3, r3, #31
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	4a06      	ldr	r2, [pc, #24]	; (8001310 <setTimer1+0x30>)
 80012f8:	6013      	str	r3, [r2, #0]
	timer_flag1=0;
 80012fa:	4b06      	ldr	r3, [pc, #24]	; (8001314 <setTimer1+0x34>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	66666667 	.word	0x66666667
 8001310:	200000a0 	.word	0x200000a0
 8001314:	200000a4 	.word	0x200000a4

08001318 <setTimer2>:

int timer_counter2=0;
int timer_flag2=0;
void setTimer2(int duration){
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	timer_counter2=duration/TICK;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a08      	ldr	r2, [pc, #32]	; (8001344 <setTimer2+0x2c>)
 8001324:	fb82 1203 	smull	r1, r2, r2, r3
 8001328:	1092      	asrs	r2, r2, #2
 800132a:	17db      	asrs	r3, r3, #31
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	4a06      	ldr	r2, [pc, #24]	; (8001348 <setTimer2+0x30>)
 8001330:	6013      	str	r3, [r2, #0]
	timer_flag2=0;
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <setTimer2+0x34>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	66666667 	.word	0x66666667
 8001348:	200000a8 	.word	0x200000a8
 800134c:	200000ac 	.word	0x200000ac

08001350 <timerRun>:
//int timer_flag[3]={0,0,0};
//void setTimer(int key, int duration){
//	timer_counter[key]=duration/TICK;
//	timer_flag[key]=0;
//}
void timerRun(){
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
//			if(timer_counter[i]<=0){
//				timer_flag[i]=1;
//			}
//		}
//	}
	if(timer_counter0>0){
 8001354:	4b19      	ldr	r3, [pc, #100]	; (80013bc <timerRun+0x6c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	dd0b      	ble.n	8001374 <timerRun+0x24>
		timer_counter0--;
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <timerRun+0x6c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	4a16      	ldr	r2, [pc, #88]	; (80013bc <timerRun+0x6c>)
 8001364:	6013      	str	r3, [r2, #0]
		if(timer_counter0 <= 0){
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <timerRun+0x6c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dc02      	bgt.n	8001374 <timerRun+0x24>
			timer_flag0=1;
 800136e:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <timerRun+0x70>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer_counter1>0){
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <timerRun+0x74>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	dd0b      	ble.n	8001394 <timerRun+0x44>
		timer_counter1--;
 800137c:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <timerRun+0x74>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	3b01      	subs	r3, #1
 8001382:	4a10      	ldr	r2, [pc, #64]	; (80013c4 <timerRun+0x74>)
 8001384:	6013      	str	r3, [r2, #0]
		if(timer_counter1 <= 0){
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <timerRun+0x74>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	dc02      	bgt.n	8001394 <timerRun+0x44>
			timer_flag1=1;
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <timerRun+0x78>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer_counter2>0){
 8001394:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <timerRun+0x7c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	dd0b      	ble.n	80013b4 <timerRun+0x64>
		timer_counter2--;
 800139c:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <timerRun+0x7c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	3b01      	subs	r3, #1
 80013a2:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <timerRun+0x7c>)
 80013a4:	6013      	str	r3, [r2, #0]
		if(timer_counter2 <= 0){
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <timerRun+0x7c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	dc02      	bgt.n	80013b4 <timerRun+0x64>
			timer_flag2=1;
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <timerRun+0x80>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000098 	.word	0x20000098
 80013c0:	2000009c 	.word	0x2000009c
 80013c4:	200000a0 	.word	0x200000a0
 80013c8:	200000a4 	.word	0x200000a4
 80013cc:	200000a8 	.word	0x200000a8
 80013d0:	200000ac 	.word	0x200000ac

080013d4 <clearTimer>:

void clearTimer(int key){
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	if(key==0){
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d106      	bne.n	80013f0 <clearTimer+0x1c>
		timer_flag0=0;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	; (800141c <clearTimer+0x48>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
		timer_counter0=0;
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <clearTimer+0x4c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
		timer_counter1=0;
	} else {
		timer_flag2=0;
		timer_counter2=0;
	}
}
 80013ee:	e00f      	b.n	8001410 <clearTimer+0x3c>
	} else if(key==1){
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d106      	bne.n	8001404 <clearTimer+0x30>
		timer_flag1=0;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <clearTimer+0x50>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
		timer_counter1=0;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <clearTimer+0x54>)
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
}
 8001402:	e005      	b.n	8001410 <clearTimer+0x3c>
		timer_flag2=0;
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <clearTimer+0x58>)
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
		timer_counter2=0;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <clearTimer+0x5c>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	2000009c 	.word	0x2000009c
 8001420:	20000098 	.word	0x20000098
 8001424:	200000a4 	.word	0x200000a4
 8001428:	200000a0 	.word	0x200000a0
 800142c:	200000ac 	.word	0x200000ac
 8001430:	200000a8 	.word	0x200000a8

08001434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800143a:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_MspInit+0x5c>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	4a14      	ldr	r2, [pc, #80]	; (8001490 <HAL_MspInit+0x5c>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6193      	str	r3, [r2, #24]
 8001446:	4b12      	ldr	r3, [pc, #72]	; (8001490 <HAL_MspInit+0x5c>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001452:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <HAL_MspInit+0x5c>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <HAL_MspInit+0x5c>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145c:	61d3      	str	r3, [r2, #28]
 800145e:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <HAL_MspInit+0x5c>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800146a:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <HAL_MspInit+0x60>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	4a04      	ldr	r2, [pc, #16]	; (8001494 <HAL_MspInit+0x60>)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	40021000 	.word	0x40021000
 8001494:	40010000 	.word	0x40010000

08001498 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014a8:	d113      	bne.n	80014d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <HAL_TIM_Base_MspInit+0x44>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <HAL_TIM_Base_MspInit+0x44>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	61d3      	str	r3, [r2, #28]
 80014b6:	4b09      	ldr	r3, [pc, #36]	; (80014dc <HAL_TIM_Base_MspInit+0x44>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	201c      	movs	r0, #28
 80014c8:	f000 fa7f 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014cc:	201c      	movs	r0, #28
 80014ce:	f000 fa98 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <NMI_Handler+0x4>

080014e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ea:	e7fe      	b.n	80014ea <HardFault_Handler+0x4>

080014ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <MemManage_Handler+0x4>

080014f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f6:	e7fe      	b.n	80014f6 <BusFault_Handler+0x4>

080014f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014fc:	e7fe      	b.n	80014fc <UsageFault_Handler+0x4>

080014fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001526:	f000 f95d 	bl	80017e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <TIM2_IRQHandler+0x10>)
 8001536:	f001 f8b9 	bl	80026ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200000c4 	.word	0x200000c4

08001544 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <Gr1_Re2>:
 *      Author: Admin
 */

#include"traffic.h"

void Gr1_Re2(){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	2108      	movs	r1, #8
 8001558:	480e      	ldr	r0, [pc, #56]	; (8001594 <Gr1_Re2+0x44>)
 800155a:	f000 fbfe 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 800155e:	2201      	movs	r2, #1
 8001560:	2104      	movs	r1, #4
 8001562:	480c      	ldr	r0, [pc, #48]	; (8001594 <Gr1_Re2+0x44>)
 8001564:	f000 fbf9 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8001568:	2201      	movs	r2, #1
 800156a:	2102      	movs	r1, #2
 800156c:	4809      	ldr	r0, [pc, #36]	; (8001594 <Gr1_Re2+0x44>)
 800156e:	f000 fbf4 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8001572:	2201      	movs	r2, #1
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	4807      	ldr	r0, [pc, #28]	; (8001594 <Gr1_Re2+0x44>)
 8001578:	f000 fbef 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2120      	movs	r1, #32
 8001580:	4804      	ldr	r0, [pc, #16]	; (8001594 <Gr1_Re2+0x44>)
 8001582:	f000 fbea 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	2110      	movs	r1, #16
 800158a:	4802      	ldr	r0, [pc, #8]	; (8001594 <Gr1_Re2+0x44>)
 800158c:	f000 fbe5 	bl	8001d5a <HAL_GPIO_WritePin>
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40010800 	.word	0x40010800

08001598 <Ye1_Re2>:

void Ye1_Re2(){
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 800159c:	2201      	movs	r2, #1
 800159e:	2108      	movs	r1, #8
 80015a0:	480e      	ldr	r0, [pc, #56]	; (80015dc <Ye1_Re2+0x44>)
 80015a2:	f000 fbda 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2104      	movs	r1, #4
 80015aa:	480c      	ldr	r0, [pc, #48]	; (80015dc <Ye1_Re2+0x44>)
 80015ac:	f000 fbd5 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	2102      	movs	r1, #2
 80015b4:	4809      	ldr	r0, [pc, #36]	; (80015dc <Ye1_Re2+0x44>)
 80015b6:	f000 fbd0 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 80015ba:	2201      	movs	r2, #1
 80015bc:	2140      	movs	r1, #64	; 0x40
 80015be:	4807      	ldr	r0, [pc, #28]	; (80015dc <Ye1_Re2+0x44>)
 80015c0:	f000 fbcb 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2120      	movs	r1, #32
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <Ye1_Re2+0x44>)
 80015ca:	f000 fbc6 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2110      	movs	r1, #16
 80015d2:	4802      	ldr	r0, [pc, #8]	; (80015dc <Ye1_Re2+0x44>)
 80015d4:	f000 fbc1 	bl	8001d5a <HAL_GPIO_WritePin>
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40010800 	.word	0x40010800

080015e0 <Re1_Gr2>:

void Re1_Gr2(){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 80015e4:	2201      	movs	r2, #1
 80015e6:	2108      	movs	r1, #8
 80015e8:	480e      	ldr	r0, [pc, #56]	; (8001624 <Re1_Gr2+0x44>)
 80015ea:	f000 fbb6 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 80015ee:	2201      	movs	r2, #1
 80015f0:	2104      	movs	r1, #4
 80015f2:	480c      	ldr	r0, [pc, #48]	; (8001624 <Re1_Gr2+0x44>)
 80015f4:	f000 fbb1 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2102      	movs	r1, #2
 80015fc:	4809      	ldr	r0, [pc, #36]	; (8001624 <Re1_Gr2+0x44>)
 80015fe:	f000 fbac 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	2140      	movs	r1, #64	; 0x40
 8001606:	4807      	ldr	r0, [pc, #28]	; (8001624 <Re1_Gr2+0x44>)
 8001608:	f000 fba7 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 800160c:	2201      	movs	r2, #1
 800160e:	2120      	movs	r1, #32
 8001610:	4804      	ldr	r0, [pc, #16]	; (8001624 <Re1_Gr2+0x44>)
 8001612:	f000 fba2 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8001616:	2201      	movs	r2, #1
 8001618:	2110      	movs	r1, #16
 800161a:	4802      	ldr	r0, [pc, #8]	; (8001624 <Re1_Gr2+0x44>)
 800161c:	f000 fb9d 	bl	8001d5a <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40010800 	.word	0x40010800

08001628 <Re1_Ye2>:

void Re1_Ye2(){
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 800162c:	2201      	movs	r2, #1
 800162e:	2108      	movs	r1, #8
 8001630:	480e      	ldr	r0, [pc, #56]	; (800166c <Re1_Ye2+0x44>)
 8001632:	f000 fb92 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8001636:	2201      	movs	r2, #1
 8001638:	2104      	movs	r1, #4
 800163a:	480c      	ldr	r0, [pc, #48]	; (800166c <Re1_Ye2+0x44>)
 800163c:	f000 fb8d 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	2102      	movs	r1, #2
 8001644:	4809      	ldr	r0, [pc, #36]	; (800166c <Re1_Ye2+0x44>)
 8001646:	f000 fb88 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 800164a:	2201      	movs	r2, #1
 800164c:	2140      	movs	r1, #64	; 0x40
 800164e:	4807      	ldr	r0, [pc, #28]	; (800166c <Re1_Ye2+0x44>)
 8001650:	f000 fb83 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, RESET);
 8001654:	2200      	movs	r2, #0
 8001656:	2120      	movs	r1, #32
 8001658:	4804      	ldr	r0, [pc, #16]	; (800166c <Re1_Ye2+0x44>)
 800165a:	f000 fb7e 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 800165e:	2201      	movs	r2, #1
 8001660:	2110      	movs	r1, #16
 8001662:	4802      	ldr	r0, [pc, #8]	; (800166c <Re1_Ye2+0x44>)
 8001664:	f000 fb79 	bl	8001d5a <HAL_GPIO_WritePin>
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40010800 	.word	0x40010800

08001670 <turnoffall>:
//		HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
//		HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
//	}
//}

void turnoffall(){
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8001674:	2201      	movs	r2, #1
 8001676:	2108      	movs	r1, #8
 8001678:	480e      	ldr	r0, [pc, #56]	; (80016b4 <turnoffall+0x44>)
 800167a:	f000 fb6e 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 800167e:	2201      	movs	r2, #1
 8001680:	2104      	movs	r1, #4
 8001682:	480c      	ldr	r0, [pc, #48]	; (80016b4 <turnoffall+0x44>)
 8001684:	f000 fb69 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8001688:	2201      	movs	r2, #1
 800168a:	2102      	movs	r1, #2
 800168c:	4809      	ldr	r0, [pc, #36]	; (80016b4 <turnoffall+0x44>)
 800168e:	f000 fb64 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8001692:	2201      	movs	r2, #1
 8001694:	2140      	movs	r1, #64	; 0x40
 8001696:	4807      	ldr	r0, [pc, #28]	; (80016b4 <turnoffall+0x44>)
 8001698:	f000 fb5f 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 800169c:	2201      	movs	r2, #1
 800169e:	2120      	movs	r1, #32
 80016a0:	4804      	ldr	r0, [pc, #16]	; (80016b4 <turnoffall+0x44>)
 80016a2:	f000 fb5a 	bl	8001d5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2110      	movs	r1, #16
 80016aa:	4802      	ldr	r0, [pc, #8]	; (80016b4 <turnoffall+0x44>)
 80016ac:	f000 fb55 	bl	8001d5a <HAL_GPIO_WritePin>
}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40010800 	.word	0x40010800

080016b8 <blinky0>:

void blinky0(){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 80016bc:	2102      	movs	r1, #2
 80016be:	4804      	ldr	r0, [pc, #16]	; (80016d0 <blinky0+0x18>)
 80016c0:	f000 fb63 	bl	8001d8a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 80016c4:	2110      	movs	r1, #16
 80016c6:	4802      	ldr	r0, [pc, #8]	; (80016d0 <blinky0+0x18>)
 80016c8:	f000 fb5f 	bl	8001d8a <HAL_GPIO_TogglePin>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40010800 	.word	0x40010800

080016d4 <blinky1>:

void blinky1(){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
 80016d8:	2104      	movs	r1, #4
 80016da:	4804      	ldr	r0, [pc, #16]	; (80016ec <blinky1+0x18>)
 80016dc:	f000 fb55 	bl	8001d8a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
 80016e0:	2120      	movs	r1, #32
 80016e2:	4802      	ldr	r0, [pc, #8]	; (80016ec <blinky1+0x18>)
 80016e4:	f000 fb51 	bl	8001d8a <HAL_GPIO_TogglePin>
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40010800 	.word	0x40010800

080016f0 <blinky2>:

void blinky2(){
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 80016f4:	2108      	movs	r1, #8
 80016f6:	4804      	ldr	r0, [pc, #16]	; (8001708 <blinky2+0x18>)
 80016f8:	f000 fb47 	bl	8001d8a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 80016fc:	2140      	movs	r1, #64	; 0x40
 80016fe:	4802      	ldr	r0, [pc, #8]	; (8001708 <blinky2+0x18>)
 8001700:	f000 fb43 	bl	8001d8a <HAL_GPIO_TogglePin>
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40010800 	.word	0x40010800

0800170c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800170c:	f7ff ff1a 	bl	8001544 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001712:	490c      	ldr	r1, [pc, #48]	; (8001744 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001714:	4a0c      	ldr	r2, [pc, #48]	; (8001748 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001718:	e002      	b.n	8001720 <LoopCopyDataInit>

0800171a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800171c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171e:	3304      	adds	r3, #4

08001720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001724:	d3f9      	bcc.n	800171a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001726:	4a09      	ldr	r2, [pc, #36]	; (800174c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001728:	4c09      	ldr	r4, [pc, #36]	; (8001750 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800172a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800172c:	e001      	b.n	8001732 <LoopFillZerobss>

0800172e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001730:	3204      	adds	r2, #4

08001732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001734:	d3fb      	bcc.n	800172e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001736:	f001 fb05 	bl	8002d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800173a:	f7ff fc7f 	bl	800103c <main>
  bx lr
 800173e:	4770      	bx	lr
  ldr r0, =_sdata
 8001740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001744:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001748:	08002de0 	.word	0x08002de0
  ldr r2, =_sbss
 800174c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001750:	20000110 	.word	0x20000110

08001754 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001754:	e7fe      	b.n	8001754 <ADC1_2_IRQHandler>
	...

08001758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800175c:	4b08      	ldr	r3, [pc, #32]	; (8001780 <HAL_Init+0x28>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a07      	ldr	r2, [pc, #28]	; (8001780 <HAL_Init+0x28>)
 8001762:	f043 0310 	orr.w	r3, r3, #16
 8001766:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001768:	2003      	movs	r0, #3
 800176a:	f000 f923 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176e:	200f      	movs	r0, #15
 8001770:	f000 f808 	bl	8001784 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001774:	f7ff fe5e 	bl	8001434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40022000 	.word	0x40022000

08001784 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_InitTick+0x54>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_InitTick+0x58>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800179a:	fbb3 f3f1 	udiv	r3, r3, r1
 800179e:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 f93b 	bl	8001a1e <HAL_SYSTICK_Config>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e00e      	b.n	80017d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b0f      	cmp	r3, #15
 80017b6:	d80a      	bhi.n	80017ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b8:	2200      	movs	r2, #0
 80017ba:	6879      	ldr	r1, [r7, #4]
 80017bc:	f04f 30ff 	mov.w	r0, #4294967295
 80017c0:	f000 f903 	bl	80019ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c4:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <HAL_InitTick+0x5c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
 80017cc:	e000      	b.n	80017d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000058 	.word	0x20000058
 80017dc:	20000060 	.word	0x20000060
 80017e0:	2000005c 	.word	0x2000005c

080017e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_IncTick+0x1c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b05      	ldr	r3, [pc, #20]	; (8001804 <HAL_IncTick+0x20>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4413      	add	r3, r2
 80017f4:	4a03      	ldr	r2, [pc, #12]	; (8001804 <HAL_IncTick+0x20>)
 80017f6:	6013      	str	r3, [r2, #0]
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr
 8001800:	20000060 	.word	0x20000060
 8001804:	2000010c 	.word	0x2000010c

08001808 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return uwTick;
 800180c:	4b02      	ldr	r3, [pc, #8]	; (8001818 <HAL_GetTick+0x10>)
 800180e:	681b      	ldr	r3, [r3, #0]
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr
 8001818:	2000010c 	.word	0x2000010c

0800181c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f003 0307 	and.w	r3, r3, #7
 800182a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <__NVIC_SetPriorityGrouping+0x44>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001838:	4013      	ands	r3, r2
 800183a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001844:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800184c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800184e:	4a04      	ldr	r2, [pc, #16]	; (8001860 <__NVIC_SetPriorityGrouping+0x44>)
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	60d3      	str	r3, [r2, #12]
}
 8001854:	bf00      	nop
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001868:	4b04      	ldr	r3, [pc, #16]	; (800187c <__NVIC_GetPriorityGrouping+0x18>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	f003 0307 	and.w	r3, r3, #7
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	2b00      	cmp	r3, #0
 8001890:	db0b      	blt.n	80018aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	f003 021f 	and.w	r2, r3, #31
 8001898:	4906      	ldr	r1, [pc, #24]	; (80018b4 <__NVIC_EnableIRQ+0x34>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	2001      	movs	r0, #1
 80018a2:	fa00 f202 	lsl.w	r2, r0, r2
 80018a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr
 80018b4:	e000e100 	.word	0xe000e100

080018b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	6039      	str	r1, [r7, #0]
 80018c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	db0a      	blt.n	80018e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	490c      	ldr	r1, [pc, #48]	; (8001904 <__NVIC_SetPriority+0x4c>)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	0112      	lsls	r2, r2, #4
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	440b      	add	r3, r1
 80018dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e0:	e00a      	b.n	80018f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4908      	ldr	r1, [pc, #32]	; (8001908 <__NVIC_SetPriority+0x50>)
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	3b04      	subs	r3, #4
 80018f0:	0112      	lsls	r2, r2, #4
 80018f2:	b2d2      	uxtb	r2, r2
 80018f4:	440b      	add	r3, r1
 80018f6:	761a      	strb	r2, [r3, #24]
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000e100 	.word	0xe000e100
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800190c:	b480      	push	{r7}
 800190e:	b089      	sub	sp, #36	; 0x24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f1c3 0307 	rsb	r3, r3, #7
 8001926:	2b04      	cmp	r3, #4
 8001928:	bf28      	it	cs
 800192a:	2304      	movcs	r3, #4
 800192c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3304      	adds	r3, #4
 8001932:	2b06      	cmp	r3, #6
 8001934:	d902      	bls.n	800193c <NVIC_EncodePriority+0x30>
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	3b03      	subs	r3, #3
 800193a:	e000      	b.n	800193e <NVIC_EncodePriority+0x32>
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001940:	f04f 32ff 	mov.w	r2, #4294967295
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43da      	mvns	r2, r3
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	401a      	ands	r2, r3
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001954:	f04f 31ff 	mov.w	r1, #4294967295
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	fa01 f303 	lsl.w	r3, r1, r3
 800195e:	43d9      	mvns	r1, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001964:	4313      	orrs	r3, r2
         );
}
 8001966:	4618      	mov	r0, r3
 8001968:	3724      	adds	r7, #36	; 0x24
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001980:	d301      	bcc.n	8001986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <SysTick_Config+0x40>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198e:	210f      	movs	r1, #15
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f7ff ff90 	bl	80018b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <SysTick_Config+0x40>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199e:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <SysTick_Config+0x40>)
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff2d 	bl	800181c <__NVIC_SetPriorityGrouping>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019dc:	f7ff ff42 	bl	8001864 <__NVIC_GetPriorityGrouping>
 80019e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	6978      	ldr	r0, [r7, #20]
 80019e8:	f7ff ff90 	bl	800190c <NVIC_EncodePriority>
 80019ec:	4602      	mov	r2, r0
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff5f 	bl	80018b8 <__NVIC_SetPriority>
}
 80019fa:	bf00      	nop
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff35 	bl	8001880 <__NVIC_EnableIRQ>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff ffa2 	bl	8001970 <SysTick_Config>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b08b      	sub	sp, #44	; 0x2c
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a4a:	e148      	b.n	8001cde <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	69fa      	ldr	r2, [r7, #28]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	f040 8137 	bne.w	8001cd8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	4aa3      	ldr	r2, [pc, #652]	; (8001cfc <HAL_GPIO_Init+0x2c4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d05e      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
 8001a74:	4aa1      	ldr	r2, [pc, #644]	; (8001cfc <HAL_GPIO_Init+0x2c4>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d875      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001a7a:	4aa1      	ldr	r2, [pc, #644]	; (8001d00 <HAL_GPIO_Init+0x2c8>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d058      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
 8001a80:	4a9f      	ldr	r2, [pc, #636]	; (8001d00 <HAL_GPIO_Init+0x2c8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d86f      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001a86:	4a9f      	ldr	r2, [pc, #636]	; (8001d04 <HAL_GPIO_Init+0x2cc>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d052      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
 8001a8c:	4a9d      	ldr	r2, [pc, #628]	; (8001d04 <HAL_GPIO_Init+0x2cc>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d869      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001a92:	4a9d      	ldr	r2, [pc, #628]	; (8001d08 <HAL_GPIO_Init+0x2d0>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d04c      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
 8001a98:	4a9b      	ldr	r2, [pc, #620]	; (8001d08 <HAL_GPIO_Init+0x2d0>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d863      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001a9e:	4a9b      	ldr	r2, [pc, #620]	; (8001d0c <HAL_GPIO_Init+0x2d4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d046      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
 8001aa4:	4a99      	ldr	r2, [pc, #612]	; (8001d0c <HAL_GPIO_Init+0x2d4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d85d      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001aaa:	2b12      	cmp	r3, #18
 8001aac:	d82a      	bhi.n	8001b04 <HAL_GPIO_Init+0xcc>
 8001aae:	2b12      	cmp	r3, #18
 8001ab0:	d859      	bhi.n	8001b66 <HAL_GPIO_Init+0x12e>
 8001ab2:	a201      	add	r2, pc, #4	; (adr r2, 8001ab8 <HAL_GPIO_Init+0x80>)
 8001ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab8:	08001b33 	.word	0x08001b33
 8001abc:	08001b0d 	.word	0x08001b0d
 8001ac0:	08001b1f 	.word	0x08001b1f
 8001ac4:	08001b61 	.word	0x08001b61
 8001ac8:	08001b67 	.word	0x08001b67
 8001acc:	08001b67 	.word	0x08001b67
 8001ad0:	08001b67 	.word	0x08001b67
 8001ad4:	08001b67 	.word	0x08001b67
 8001ad8:	08001b67 	.word	0x08001b67
 8001adc:	08001b67 	.word	0x08001b67
 8001ae0:	08001b67 	.word	0x08001b67
 8001ae4:	08001b67 	.word	0x08001b67
 8001ae8:	08001b67 	.word	0x08001b67
 8001aec:	08001b67 	.word	0x08001b67
 8001af0:	08001b67 	.word	0x08001b67
 8001af4:	08001b67 	.word	0x08001b67
 8001af8:	08001b67 	.word	0x08001b67
 8001afc:	08001b15 	.word	0x08001b15
 8001b00:	08001b29 	.word	0x08001b29
 8001b04:	4a82      	ldr	r2, [pc, #520]	; (8001d10 <HAL_GPIO_Init+0x2d8>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d013      	beq.n	8001b32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b0a:	e02c      	b.n	8001b66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	623b      	str	r3, [r7, #32]
          break;
 8001b12:	e029      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	623b      	str	r3, [r7, #32]
          break;
 8001b1c:	e024      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	3308      	adds	r3, #8
 8001b24:	623b      	str	r3, [r7, #32]
          break;
 8001b26:	e01f      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	623b      	str	r3, [r7, #32]
          break;
 8001b30:	e01a      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b3a:	2304      	movs	r3, #4
 8001b3c:	623b      	str	r3, [r7, #32]
          break;
 8001b3e:	e013      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d105      	bne.n	8001b54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	611a      	str	r2, [r3, #16]
          break;
 8001b52:	e009      	b.n	8001b68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b54:	2308      	movs	r3, #8
 8001b56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69fa      	ldr	r2, [r7, #28]
 8001b5c:	615a      	str	r2, [r3, #20]
          break;
 8001b5e:	e003      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
          break;
 8001b64:	e000      	b.n	8001b68 <HAL_GPIO_Init+0x130>
          break;
 8001b66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2bff      	cmp	r3, #255	; 0xff
 8001b6c:	d801      	bhi.n	8001b72 <HAL_GPIO_Init+0x13a>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	e001      	b.n	8001b76 <HAL_GPIO_Init+0x13e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3304      	adds	r3, #4
 8001b76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	2bff      	cmp	r3, #255	; 0xff
 8001b7c:	d802      	bhi.n	8001b84 <HAL_GPIO_Init+0x14c>
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	e002      	b.n	8001b8a <HAL_GPIO_Init+0x152>
 8001b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b86:	3b08      	subs	r3, #8
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	210f      	movs	r1, #15
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	fa01 f303 	lsl.w	r3, r1, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	6a39      	ldr	r1, [r7, #32]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8090 	beq.w	8001cd8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb8:	4b56      	ldr	r3, [pc, #344]	; (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	4a55      	ldr	r2, [pc, #340]	; (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001bbe:	f043 0301 	orr.w	r3, r3, #1
 8001bc2:	6193      	str	r3, [r2, #24]
 8001bc4:	4b53      	ldr	r3, [pc, #332]	; (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bd0:	4a51      	ldr	r2, [pc, #324]	; (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	089b      	lsrs	r3, r3, #2
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be0:	f003 0303 	and.w	r3, r3, #3
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	220f      	movs	r2, #15
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a49      	ldr	r2, [pc, #292]	; (8001d1c <HAL_GPIO_Init+0x2e4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d00d      	beq.n	8001c18 <HAL_GPIO_Init+0x1e0>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a48      	ldr	r2, [pc, #288]	; (8001d20 <HAL_GPIO_Init+0x2e8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d007      	beq.n	8001c14 <HAL_GPIO_Init+0x1dc>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a47      	ldr	r2, [pc, #284]	; (8001d24 <HAL_GPIO_Init+0x2ec>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d101      	bne.n	8001c10 <HAL_GPIO_Init+0x1d8>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e004      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c10:	2303      	movs	r3, #3
 8001c12:	e002      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c14:	2301      	movs	r3, #1
 8001c16:	e000      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c1c:	f002 0203 	and.w	r2, r2, #3
 8001c20:	0092      	lsls	r2, r2, #2
 8001c22:	4093      	lsls	r3, r2
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c2a:	493b      	ldr	r1, [pc, #236]	; (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d006      	beq.n	8001c52 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c44:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	4937      	ldr	r1, [pc, #220]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	608b      	str	r3, [r1, #8]
 8001c50:	e006      	b.n	8001c60 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c52:	4b35      	ldr	r3, [pc, #212]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	4933      	ldr	r1, [pc, #204]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d006      	beq.n	8001c7a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c6c:	4b2e      	ldr	r3, [pc, #184]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c6e:	68da      	ldr	r2, [r3, #12]
 8001c70:	492d      	ldr	r1, [pc, #180]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60cb      	str	r3, [r1, #12]
 8001c78:	e006      	b.n	8001c88 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c7a:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	4929      	ldr	r1, [pc, #164]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d006      	beq.n	8001ca2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	4923      	ldr	r1, [pc, #140]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	604b      	str	r3, [r1, #4]
 8001ca0:	e006      	b.n	8001cb0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	491f      	ldr	r1, [pc, #124]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d006      	beq.n	8001cca <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4919      	ldr	r1, [pc, #100]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	600b      	str	r3, [r1, #0]
 8001cc8:	e006      	b.n	8001cd8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cca:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	4915      	ldr	r1, [pc, #84]	; (8001d28 <HAL_GPIO_Init+0x2f0>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	3301      	adds	r3, #1
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	f47f aeaf 	bne.w	8001a4c <HAL_GPIO_Init+0x14>
  }
}
 8001cee:	bf00      	nop
 8001cf0:	bf00      	nop
 8001cf2:	372c      	adds	r7, #44	; 0x2c
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	10320000 	.word	0x10320000
 8001d00:	10310000 	.word	0x10310000
 8001d04:	10220000 	.word	0x10220000
 8001d08:	10210000 	.word	0x10210000
 8001d0c:	10120000 	.word	0x10120000
 8001d10:	10110000 	.word	0x10110000
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40010000 	.word	0x40010000
 8001d1c:	40010800 	.word	0x40010800
 8001d20:	40010c00 	.word	0x40010c00
 8001d24:	40011000 	.word	0x40011000
 8001d28:	40010400 	.word	0x40010400

08001d2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	887b      	ldrh	r3, [r7, #2]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d002      	beq.n	8001d4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
 8001d48:	e001      	b.n	8001d4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	460b      	mov	r3, r1
 8001d64:	807b      	strh	r3, [r7, #2]
 8001d66:	4613      	mov	r3, r2
 8001d68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d6a:	787b      	ldrb	r3, [r7, #1]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d70:	887a      	ldrh	r2, [r7, #2]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d76:	e003      	b.n	8001d80 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d78:	887b      	ldrh	r3, [r7, #2]
 8001d7a:	041a      	lsls	r2, r3, #16
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	611a      	str	r2, [r3, #16]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b085      	sub	sp, #20
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d9c:	887a      	ldrh	r2, [r7, #2]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4013      	ands	r3, r2
 8001da2:	041a      	lsls	r2, r3, #16
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	43d9      	mvns	r1, r3
 8001da8:	887b      	ldrh	r3, [r7, #2]
 8001daa:	400b      	ands	r3, r1
 8001dac:	431a      	orrs	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	611a      	str	r2, [r3, #16]
}
 8001db2:	bf00      	nop
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e26c      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 8087 	beq.w	8001eea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ddc:	4b92      	ldr	r3, [pc, #584]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d00c      	beq.n	8001e02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001de8:	4b8f      	ldr	r3, [pc, #572]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 030c 	and.w	r3, r3, #12
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d112      	bne.n	8001e1a <HAL_RCC_OscConfig+0x5e>
 8001df4:	4b8c      	ldr	r3, [pc, #560]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e00:	d10b      	bne.n	8001e1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e02:	4b89      	ldr	r3, [pc, #548]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d06c      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x12c>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d168      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e246      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e22:	d106      	bne.n	8001e32 <HAL_RCC_OscConfig+0x76>
 8001e24:	4b80      	ldr	r3, [pc, #512]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a7f      	ldr	r2, [pc, #508]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	e02e      	b.n	8001e90 <HAL_RCC_OscConfig+0xd4>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10c      	bne.n	8001e54 <HAL_RCC_OscConfig+0x98>
 8001e3a:	4b7b      	ldr	r3, [pc, #492]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a7a      	ldr	r2, [pc, #488]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	4b78      	ldr	r3, [pc, #480]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a77      	ldr	r2, [pc, #476]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	e01d      	b.n	8001e90 <HAL_RCC_OscConfig+0xd4>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e5c:	d10c      	bne.n	8001e78 <HAL_RCC_OscConfig+0xbc>
 8001e5e:	4b72      	ldr	r3, [pc, #456]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a71      	ldr	r2, [pc, #452]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	4b6f      	ldr	r3, [pc, #444]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a6e      	ldr	r2, [pc, #440]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	e00b      	b.n	8001e90 <HAL_RCC_OscConfig+0xd4>
 8001e78:	4b6b      	ldr	r3, [pc, #428]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a6a      	ldr	r2, [pc, #424]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	4b68      	ldr	r3, [pc, #416]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a67      	ldr	r2, [pc, #412]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d013      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e98:	f7ff fcb6 	bl	8001808 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea0:	f7ff fcb2 	bl	8001808 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	; 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e1fa      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb2:	4b5d      	ldr	r3, [pc, #372]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0xe4>
 8001ebe:	e014      	b.n	8001eea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec0:	f7ff fca2 	bl	8001808 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec8:	f7ff fc9e 	bl	8001808 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b64      	cmp	r3, #100	; 0x64
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e1e6      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eda:	4b53      	ldr	r3, [pc, #332]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f0      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x10c>
 8001ee6:	e000      	b.n	8001eea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d063      	beq.n	8001fbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ef6:	4b4c      	ldr	r3, [pc, #304]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00b      	beq.n	8001f1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f02:	4b49      	ldr	r3, [pc, #292]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d11c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x18c>
 8001f0e:	4b46      	ldr	r3, [pc, #280]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d116      	bne.n	8001f48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f1a:	4b43      	ldr	r3, [pc, #268]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d005      	beq.n	8001f32 <HAL_RCC_OscConfig+0x176>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d001      	beq.n	8001f32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e1ba      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f32:	4b3d      	ldr	r3, [pc, #244]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4939      	ldr	r1, [pc, #228]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f46:	e03a      	b.n	8001fbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d020      	beq.n	8001f92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <HAL_RCC_OscConfig+0x270>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f56:	f7ff fc57 	bl	8001808 <HAL_GetTick>
 8001f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f5c:	e008      	b.n	8001f70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f5e:	f7ff fc53 	bl	8001808 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e19b      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f70:	4b2d      	ldr	r3, [pc, #180]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0f0      	beq.n	8001f5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7c:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	4927      	ldr	r1, [pc, #156]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	600b      	str	r3, [r1, #0]
 8001f90:	e015      	b.n	8001fbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f92:	4b26      	ldr	r3, [pc, #152]	; (800202c <HAL_RCC_OscConfig+0x270>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7ff fc36 	bl	8001808 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa0:	f7ff fc32 	bl	8001808 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e17a      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fb2:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0308 	and.w	r3, r3, #8
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d03a      	beq.n	8002040 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d019      	beq.n	8002006 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fd2:	4b17      	ldr	r3, [pc, #92]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd8:	f7ff fc16 	bl	8001808 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe0:	f7ff fc12 	bl	8001808 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e15a      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	; (8002028 <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0f0      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ffe:	2001      	movs	r0, #1
 8002000:	f000 fa9a 	bl	8002538 <RCC_Delay>
 8002004:	e01c      	b.n	8002040 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002006:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <HAL_RCC_OscConfig+0x274>)
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200c:	f7ff fbfc 	bl	8001808 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002012:	e00f      	b.n	8002034 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002014:	f7ff fbf8 	bl	8001808 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d908      	bls.n	8002034 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e140      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
 8002026:	bf00      	nop
 8002028:	40021000 	.word	0x40021000
 800202c:	42420000 	.word	0x42420000
 8002030:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002034:	4b9e      	ldr	r3, [pc, #632]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1e9      	bne.n	8002014 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80a6 	beq.w	800219a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800204e:	2300      	movs	r3, #0
 8002050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002052:	4b97      	ldr	r3, [pc, #604]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10d      	bne.n	800207a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205e:	4b94      	ldr	r3, [pc, #592]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	4a93      	ldr	r2, [pc, #588]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002068:	61d3      	str	r3, [r2, #28]
 800206a:	4b91      	ldr	r3, [pc, #580]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002076:	2301      	movs	r3, #1
 8002078:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207a:	4b8e      	ldr	r3, [pc, #568]	; (80022b4 <HAL_RCC_OscConfig+0x4f8>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002082:	2b00      	cmp	r3, #0
 8002084:	d118      	bne.n	80020b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002086:	4b8b      	ldr	r3, [pc, #556]	; (80022b4 <HAL_RCC_OscConfig+0x4f8>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a8a      	ldr	r2, [pc, #552]	; (80022b4 <HAL_RCC_OscConfig+0x4f8>)
 800208c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002090:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002092:	f7ff fbb9 	bl	8001808 <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800209a:	f7ff fbb5 	bl	8001808 <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b64      	cmp	r3, #100	; 0x64
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e0fd      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ac:	4b81      	ldr	r3, [pc, #516]	; (80022b4 <HAL_RCC_OscConfig+0x4f8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0f0      	beq.n	800209a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d106      	bne.n	80020ce <HAL_RCC_OscConfig+0x312>
 80020c0:	4b7b      	ldr	r3, [pc, #492]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4a7a      	ldr	r2, [pc, #488]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	6213      	str	r3, [r2, #32]
 80020cc:	e02d      	b.n	800212a <HAL_RCC_OscConfig+0x36e>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10c      	bne.n	80020f0 <HAL_RCC_OscConfig+0x334>
 80020d6:	4b76      	ldr	r3, [pc, #472]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4a75      	ldr	r2, [pc, #468]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	6213      	str	r3, [r2, #32]
 80020e2:	4b73      	ldr	r3, [pc, #460]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	4a72      	ldr	r2, [pc, #456]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	f023 0304 	bic.w	r3, r3, #4
 80020ec:	6213      	str	r3, [r2, #32]
 80020ee:	e01c      	b.n	800212a <HAL_RCC_OscConfig+0x36e>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b05      	cmp	r3, #5
 80020f6:	d10c      	bne.n	8002112 <HAL_RCC_OscConfig+0x356>
 80020f8:	4b6d      	ldr	r3, [pc, #436]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	4a6c      	ldr	r2, [pc, #432]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80020fe:	f043 0304 	orr.w	r3, r3, #4
 8002102:	6213      	str	r3, [r2, #32]
 8002104:	4b6a      	ldr	r3, [pc, #424]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4a69      	ldr	r2, [pc, #420]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6213      	str	r3, [r2, #32]
 8002110:	e00b      	b.n	800212a <HAL_RCC_OscConfig+0x36e>
 8002112:	4b67      	ldr	r3, [pc, #412]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a66      	ldr	r2, [pc, #408]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	6213      	str	r3, [r2, #32]
 800211e:	4b64      	ldr	r3, [pc, #400]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	4a63      	ldr	r2, [pc, #396]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	f023 0304 	bic.w	r3, r3, #4
 8002128:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d015      	beq.n	800215e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002132:	f7ff fb69 	bl	8001808 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002138:	e00a      	b.n	8002150 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7ff fb65 	bl	8001808 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	f241 3288 	movw	r2, #5000	; 0x1388
 8002148:	4293      	cmp	r3, r2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e0ab      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002150:	4b57      	ldr	r3, [pc, #348]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0ee      	beq.n	800213a <HAL_RCC_OscConfig+0x37e>
 800215c:	e014      	b.n	8002188 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215e:	f7ff fb53 	bl	8001808 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002164:	e00a      	b.n	800217c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7ff fb4f 	bl	8001808 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	f241 3288 	movw	r2, #5000	; 0x1388
 8002174:	4293      	cmp	r3, r2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e095      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800217c:	4b4c      	ldr	r3, [pc, #304]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1ee      	bne.n	8002166 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002188:	7dfb      	ldrb	r3, [r7, #23]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d105      	bne.n	800219a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800218e:	4b48      	ldr	r3, [pc, #288]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	4a47      	ldr	r2, [pc, #284]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002198:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8081 	beq.w	80022a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021a4:	4b42      	ldr	r3, [pc, #264]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d061      	beq.n	8002274 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d146      	bne.n	8002246 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b8:	4b3f      	ldr	r3, [pc, #252]	; (80022b8 <HAL_RCC_OscConfig+0x4fc>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021be:	f7ff fb23 	bl	8001808 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c6:	f7ff fb1f 	bl	8001808 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e067      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d8:	4b35      	ldr	r3, [pc, #212]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1f0      	bne.n	80021c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ec:	d108      	bne.n	8002200 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021ee:	4b30      	ldr	r3, [pc, #192]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	492d      	ldr	r1, [pc, #180]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002200:	4b2b      	ldr	r3, [pc, #172]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a19      	ldr	r1, [r3, #32]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002210:	430b      	orrs	r3, r1
 8002212:	4927      	ldr	r1, [pc, #156]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002218:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <HAL_RCC_OscConfig+0x4fc>)
 800221a:	2201      	movs	r2, #1
 800221c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221e:	f7ff faf3 	bl	8001808 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002226:	f7ff faef 	bl	8001808 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e037      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002238:	4b1d      	ldr	r3, [pc, #116]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x46a>
 8002244:	e02f      	b.n	80022a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002246:	4b1c      	ldr	r3, [pc, #112]	; (80022b8 <HAL_RCC_OscConfig+0x4fc>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224c:	f7ff fadc 	bl	8001808 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002254:	f7ff fad8 	bl	8001808 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e020      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002266:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_OscConfig+0x498>
 8002272:	e018      	b.n	80022a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e013      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <HAL_RCC_OscConfig+0x4f4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	429a      	cmp	r2, r3
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229e:	429a      	cmp	r2, r3
 80022a0:	d001      	beq.n	80022a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40007000 	.word	0x40007000
 80022b8:	42420060 	.word	0x42420060

080022bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e0d0      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022d0:	4b6a      	ldr	r3, [pc, #424]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d910      	bls.n	8002300 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022de:	4b67      	ldr	r3, [pc, #412]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f023 0207 	bic.w	r2, r3, #7
 80022e6:	4965      	ldr	r1, [pc, #404]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ee:	4b63      	ldr	r3, [pc, #396]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d001      	beq.n	8002300 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e0b8      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d020      	beq.n	800234e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002318:	4b59      	ldr	r3, [pc, #356]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a58      	ldr	r2, [pc, #352]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800231e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002322:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b00      	cmp	r3, #0
 800232e:	d005      	beq.n	800233c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002330:	4b53      	ldr	r3, [pc, #332]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	4a52      	ldr	r2, [pc, #328]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800233a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800233c:	4b50      	ldr	r3, [pc, #320]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	494d      	ldr	r1, [pc, #308]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	4313      	orrs	r3, r2
 800234c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	2b00      	cmp	r3, #0
 8002358:	d040      	beq.n	80023dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d107      	bne.n	8002372 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002362:	4b47      	ldr	r3, [pc, #284]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d115      	bne.n	800239a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e07f      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2b02      	cmp	r3, #2
 8002378:	d107      	bne.n	800238a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800237a:	4b41      	ldr	r3, [pc, #260]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d109      	bne.n	800239a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e073      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238a:	4b3d      	ldr	r3, [pc, #244]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e06b      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800239a:	4b39      	ldr	r3, [pc, #228]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f023 0203 	bic.w	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	4936      	ldr	r1, [pc, #216]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023ac:	f7ff fa2c 	bl	8001808 <HAL_GetTick>
 80023b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b2:	e00a      	b.n	80023ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b4:	f7ff fa28 	bl	8001808 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e053      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ca:	4b2d      	ldr	r3, [pc, #180]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f003 020c 	and.w	r2, r3, #12
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	429a      	cmp	r2, r3
 80023da:	d1eb      	bne.n	80023b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023dc:	4b27      	ldr	r3, [pc, #156]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d210      	bcs.n	800240c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b24      	ldr	r3, [pc, #144]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f023 0207 	bic.w	r2, r3, #7
 80023f2:	4922      	ldr	r1, [pc, #136]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b20      	ldr	r3, [pc, #128]	; (800247c <HAL_RCC_ClockConfig+0x1c0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e032      	b.n	8002472 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d008      	beq.n	800242a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002418:	4b19      	ldr	r3, [pc, #100]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4916      	ldr	r1, [pc, #88]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	4313      	orrs	r3, r2
 8002428:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d009      	beq.n	800244a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002436:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	490e      	ldr	r1, [pc, #56]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002446:	4313      	orrs	r3, r2
 8002448:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800244a:	f000 f821 	bl	8002490 <HAL_RCC_GetSysClockFreq>
 800244e:	4602      	mov	r2, r0
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	490a      	ldr	r1, [pc, #40]	; (8002484 <HAL_RCC_ClockConfig+0x1c8>)
 800245c:	5ccb      	ldrb	r3, [r1, r3]
 800245e:	fa22 f303 	lsr.w	r3, r2, r3
 8002462:	4a09      	ldr	r2, [pc, #36]	; (8002488 <HAL_RCC_ClockConfig+0x1cc>)
 8002464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002466:	4b09      	ldr	r3, [pc, #36]	; (800248c <HAL_RCC_ClockConfig+0x1d0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff f98a 	bl	8001784 <HAL_InitTick>

  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40022000 	.word	0x40022000
 8002480:	40021000 	.word	0x40021000
 8002484:	08002db4 	.word	0x08002db4
 8002488:	20000058 	.word	0x20000058
 800248c:	2000005c 	.word	0x2000005c

08002490 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	2300      	movs	r3, #0
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	2300      	movs	r3, #0
 80024a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024aa:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <HAL_RCC_GetSysClockFreq+0x94>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f003 030c 	and.w	r3, r3, #12
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d002      	beq.n	80024c0 <HAL_RCC_GetSysClockFreq+0x30>
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d003      	beq.n	80024c6 <HAL_RCC_GetSysClockFreq+0x36>
 80024be:	e027      	b.n	8002510 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HAL_RCC_GetSysClockFreq+0x98>)
 80024c2:	613b      	str	r3, [r7, #16]
      break;
 80024c4:	e027      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	0c9b      	lsrs	r3, r3, #18
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	4a17      	ldr	r2, [pc, #92]	; (800252c <HAL_RCC_GetSysClockFreq+0x9c>)
 80024d0:	5cd3      	ldrb	r3, [r2, r3]
 80024d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d010      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024de:	4b11      	ldr	r3, [pc, #68]	; (8002524 <HAL_RCC_GetSysClockFreq+0x94>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	0c5b      	lsrs	r3, r3, #17
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	4a11      	ldr	r2, [pc, #68]	; (8002530 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024ea:	5cd3      	ldrb	r3, [r2, r3]
 80024ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a0d      	ldr	r2, [pc, #52]	; (8002528 <HAL_RCC_GetSysClockFreq+0x98>)
 80024f2:	fb02 f203 	mul.w	r2, r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024fc:	617b      	str	r3, [r7, #20]
 80024fe:	e004      	b.n	800250a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a0c      	ldr	r2, [pc, #48]	; (8002534 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002504:	fb02 f303 	mul.w	r3, r2, r3
 8002508:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	613b      	str	r3, [r7, #16]
      break;
 800250e:	e002      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <HAL_RCC_GetSysClockFreq+0x98>)
 8002512:	613b      	str	r3, [r7, #16]
      break;
 8002514:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002516:	693b      	ldr	r3, [r7, #16]
}
 8002518:	4618      	mov	r0, r3
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000
 8002528:	007a1200 	.word	0x007a1200
 800252c:	08002dc4 	.word	0x08002dc4
 8002530:	08002dd4 	.word	0x08002dd4
 8002534:	003d0900 	.word	0x003d0900

08002538 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002540:	4b0a      	ldr	r3, [pc, #40]	; (800256c <RCC_Delay+0x34>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0a      	ldr	r2, [pc, #40]	; (8002570 <RCC_Delay+0x38>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	0a5b      	lsrs	r3, r3, #9
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002554:	bf00      	nop
  }
  while (Delay --);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	1e5a      	subs	r2, r3, #1
 800255a:	60fa      	str	r2, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1f9      	bne.n	8002554 <RCC_Delay+0x1c>
}
 8002560:	bf00      	nop
 8002562:	bf00      	nop
 8002564:	3714      	adds	r7, #20
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr
 800256c:	20000058 	.word	0x20000058
 8002570:	10624dd3 	.word	0x10624dd3

08002574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e041      	b.n	800260a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe ff7c 	bl	8001498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2202      	movs	r2, #2
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3304      	adds	r3, #4
 80025b0:	4619      	mov	r1, r3
 80025b2:	4610      	mov	r0, r2
 80025b4:	f000 fa6e 	bl	8002a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b01      	cmp	r3, #1
 8002626:	d001      	beq.n	800262c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e035      	b.n	8002698 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a16      	ldr	r2, [pc, #88]	; (80026a4 <HAL_TIM_Base_Start_IT+0x90>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d009      	beq.n	8002662 <HAL_TIM_Base_Start_IT+0x4e>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002656:	d004      	beq.n	8002662 <HAL_TIM_Base_Start_IT+0x4e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a12      	ldr	r2, [pc, #72]	; (80026a8 <HAL_TIM_Base_Start_IT+0x94>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d111      	bne.n	8002686 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2b06      	cmp	r3, #6
 8002672:	d010      	beq.n	8002696 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002684:	e007      	b.n	8002696 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0201 	orr.w	r2, r2, #1
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40012c00 	.word	0x40012c00
 80026a8:	40000400 	.word	0x40000400

080026ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d122      	bne.n	8002708 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d11b      	bne.n	8002708 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f06f 0202 	mvn.w	r2, #2
 80026d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f9b4 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 80026f4:	e005      	b.n	8002702 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f9a7 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f9b6 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b04      	cmp	r3, #4
 8002714:	d122      	bne.n	800275c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b04      	cmp	r3, #4
 8002722:	d11b      	bne.n	800275c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f06f 0204 	mvn.w	r2, #4
 800272c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2202      	movs	r2, #2
 8002732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f98a 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 8002748:	e005      	b.n	8002756 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f97d 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 f98c 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b08      	cmp	r3, #8
 8002768:	d122      	bne.n	80027b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	2b08      	cmp	r3, #8
 8002776:	d11b      	bne.n	80027b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0208 	mvn.w	r2, #8
 8002780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2204      	movs	r2, #4
 8002786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f960 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 800279c:	e005      	b.n	80027aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f953 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 f962 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	f003 0310 	and.w	r3, r3, #16
 80027ba:	2b10      	cmp	r3, #16
 80027bc:	d122      	bne.n	8002804 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b10      	cmp	r3, #16
 80027ca:	d11b      	bne.n	8002804 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0210 	mvn.w	r2, #16
 80027d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2208      	movs	r2, #8
 80027da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f936 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 80027f0:	e005      	b.n	80027fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f929 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 f938 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b01      	cmp	r3, #1
 8002810:	d10e      	bne.n	8002830 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b01      	cmp	r3, #1
 800281e:	d107      	bne.n	8002830 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0201 	mvn.w	r2, #1
 8002828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7fe fd24 	bl	8001278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283a:	2b80      	cmp	r3, #128	; 0x80
 800283c:	d10e      	bne.n	800285c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002848:	2b80      	cmp	r3, #128	; 0x80
 800284a:	d107      	bne.n	800285c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fa6b 	bl	8002d32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002866:	2b40      	cmp	r3, #64	; 0x40
 8002868:	d10e      	bne.n	8002888 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002874:	2b40      	cmp	r3, #64	; 0x40
 8002876:	d107      	bne.n	8002888 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f8fc 	bl	8002a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f003 0320 	and.w	r3, r3, #32
 8002892:	2b20      	cmp	r3, #32
 8002894:	d10e      	bne.n	80028b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d107      	bne.n	80028b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0220 	mvn.w	r2, #32
 80028ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fa36 	bl	8002d20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d101      	bne.n	80028d8 <HAL_TIM_ConfigClockSource+0x1c>
 80028d4:	2302      	movs	r3, #2
 80028d6:	e0b4      	b.n	8002a42 <HAL_TIM_ConfigClockSource+0x186>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002910:	d03e      	beq.n	8002990 <HAL_TIM_ConfigClockSource+0xd4>
 8002912:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002916:	f200 8087 	bhi.w	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	f000 8086 	beq.w	8002a2e <HAL_TIM_ConfigClockSource+0x172>
 8002922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002926:	d87f      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002928:	2b70      	cmp	r3, #112	; 0x70
 800292a:	d01a      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0xa6>
 800292c:	2b70      	cmp	r3, #112	; 0x70
 800292e:	d87b      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002930:	2b60      	cmp	r3, #96	; 0x60
 8002932:	d050      	beq.n	80029d6 <HAL_TIM_ConfigClockSource+0x11a>
 8002934:	2b60      	cmp	r3, #96	; 0x60
 8002936:	d877      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002938:	2b50      	cmp	r3, #80	; 0x50
 800293a:	d03c      	beq.n	80029b6 <HAL_TIM_ConfigClockSource+0xfa>
 800293c:	2b50      	cmp	r3, #80	; 0x50
 800293e:	d873      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	d058      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x13a>
 8002944:	2b40      	cmp	r3, #64	; 0x40
 8002946:	d86f      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002948:	2b30      	cmp	r3, #48	; 0x30
 800294a:	d064      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 800294c:	2b30      	cmp	r3, #48	; 0x30
 800294e:	d86b      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002950:	2b20      	cmp	r3, #32
 8002952:	d060      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 8002954:	2b20      	cmp	r3, #32
 8002956:	d867      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002958:	2b00      	cmp	r3, #0
 800295a:	d05c      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 800295c:	2b10      	cmp	r3, #16
 800295e:	d05a      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 8002960:	e062      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	6899      	ldr	r1, [r3, #8]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f000 f95e 	bl	8002c32 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002984:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	609a      	str	r2, [r3, #8]
      break;
 800298e:	e04f      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6899      	ldr	r1, [r3, #8]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f000 f947 	bl	8002c32 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029b2:	609a      	str	r2, [r3, #8]
      break;
 80029b4:	e03c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6859      	ldr	r1, [r3, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	461a      	mov	r2, r3
 80029c4:	f000 f8be 	bl	8002b44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2150      	movs	r1, #80	; 0x50
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 f915 	bl	8002bfe <TIM_ITRx_SetConfig>
      break;
 80029d4:	e02c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	6859      	ldr	r1, [r3, #4]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	461a      	mov	r2, r3
 80029e4:	f000 f8dc 	bl	8002ba0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2160      	movs	r1, #96	; 0x60
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 f905 	bl	8002bfe <TIM_ITRx_SetConfig>
      break;
 80029f4:	e01c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6859      	ldr	r1, [r3, #4]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	461a      	mov	r2, r3
 8002a04:	f000 f89e 	bl	8002b44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2140      	movs	r1, #64	; 0x40
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f8f5 	bl	8002bfe <TIM_ITRx_SetConfig>
      break;
 8002a14:	e00c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4610      	mov	r0, r2
 8002a22:	f000 f8ec 	bl	8002bfe <TIM_ITRx_SetConfig>
      break;
 8002a26:	e003      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a2c:	e000      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
	...

08002a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a25      	ldr	r2, [pc, #148]	; (8002b3c <TIM_Base_SetConfig+0xa8>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d007      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab2:	d003      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a22      	ldr	r2, [pc, #136]	; (8002b40 <TIM_Base_SetConfig+0xac>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d108      	bne.n	8002ace <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a1a      	ldr	r2, [pc, #104]	; (8002b3c <TIM_Base_SetConfig+0xa8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d007      	beq.n	8002ae6 <TIM_Base_SetConfig+0x52>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002adc:	d003      	beq.n	8002ae6 <TIM_Base_SetConfig+0x52>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <TIM_Base_SetConfig+0xac>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d108      	bne.n	8002af8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <TIM_Base_SetConfig+0xa8>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d103      	bne.n	8002b2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	615a      	str	r2, [r3, #20]
}
 8002b32:	bf00      	nop
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	40012c00 	.word	0x40012c00
 8002b40:	40000400 	.word	0x40000400

08002b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	f023 0201 	bic.w	r2, r3, #1
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	011b      	lsls	r3, r3, #4
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f023 030a 	bic.w	r3, r3, #10
 8002b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	621a      	str	r2, [r3, #32]
}
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr

08002ba0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b087      	sub	sp, #28
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	f023 0210 	bic.w	r2, r3, #16
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	031b      	lsls	r3, r3, #12
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bdc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	011b      	lsls	r3, r3, #4
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	621a      	str	r2, [r3, #32]
}
 8002bf4:	bf00      	nop
 8002bf6:	371c      	adds	r7, #28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c16:	683a      	ldr	r2, [r7, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	f043 0307 	orr.w	r3, r3, #7
 8002c20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	609a      	str	r2, [r3, #8]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc80      	pop	{r7}
 8002c30:	4770      	bx	lr

08002c32 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b087      	sub	sp, #28
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c4c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	021a      	lsls	r2, r3, #8
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	609a      	str	r2, [r3, #8]
}
 8002c66:	bf00      	nop
 8002c68:	371c      	adds	r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d101      	bne.n	8002c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e041      	b.n	8002d0c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a14      	ldr	r2, [pc, #80]	; (8002d18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d009      	beq.n	8002ce0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd4:	d004      	beq.n	8002ce0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a10      	ldr	r2, [pc, #64]	; (8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d10c      	bne.n	8002cfa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ce6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40012c00 	.word	0x40012c00
 8002d1c:	40000400 	.word	0x40000400

08002d20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <__libc_init_array>:
 8002d44:	b570      	push	{r4, r5, r6, lr}
 8002d46:	2600      	movs	r6, #0
 8002d48:	4d0c      	ldr	r5, [pc, #48]	; (8002d7c <__libc_init_array+0x38>)
 8002d4a:	4c0d      	ldr	r4, [pc, #52]	; (8002d80 <__libc_init_array+0x3c>)
 8002d4c:	1b64      	subs	r4, r4, r5
 8002d4e:	10a4      	asrs	r4, r4, #2
 8002d50:	42a6      	cmp	r6, r4
 8002d52:	d109      	bne.n	8002d68 <__libc_init_array+0x24>
 8002d54:	f000 f822 	bl	8002d9c <_init>
 8002d58:	2600      	movs	r6, #0
 8002d5a:	4d0a      	ldr	r5, [pc, #40]	; (8002d84 <__libc_init_array+0x40>)
 8002d5c:	4c0a      	ldr	r4, [pc, #40]	; (8002d88 <__libc_init_array+0x44>)
 8002d5e:	1b64      	subs	r4, r4, r5
 8002d60:	10a4      	asrs	r4, r4, #2
 8002d62:	42a6      	cmp	r6, r4
 8002d64:	d105      	bne.n	8002d72 <__libc_init_array+0x2e>
 8002d66:	bd70      	pop	{r4, r5, r6, pc}
 8002d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d6c:	4798      	blx	r3
 8002d6e:	3601      	adds	r6, #1
 8002d70:	e7ee      	b.n	8002d50 <__libc_init_array+0xc>
 8002d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d76:	4798      	blx	r3
 8002d78:	3601      	adds	r6, #1
 8002d7a:	e7f2      	b.n	8002d62 <__libc_init_array+0x1e>
 8002d7c:	08002dd8 	.word	0x08002dd8
 8002d80:	08002dd8 	.word	0x08002dd8
 8002d84:	08002dd8 	.word	0x08002dd8
 8002d88:	08002ddc 	.word	0x08002ddc

08002d8c <memset>:
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	4402      	add	r2, r0
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d100      	bne.n	8002d96 <memset+0xa>
 8002d94:	4770      	bx	lr
 8002d96:	f803 1b01 	strb.w	r1, [r3], #1
 8002d9a:	e7f9      	b.n	8002d90 <memset+0x4>

08002d9c <_init>:
 8002d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9e:	bf00      	nop
 8002da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002da2:	bc08      	pop	{r3}
 8002da4:	469e      	mov	lr, r3
 8002da6:	4770      	bx	lr

08002da8 <_fini>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	bf00      	nop
 8002dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dae:	bc08      	pop	{r3}
 8002db0:	469e      	mov	lr, r3
 8002db2:	4770      	bx	lr
