

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.711 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  91.000 ns|  91.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_matrix_rows_write_matrix_cols  |       11|       11|         4|          1|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln713 = store i2 0, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'store' 'store_ln713' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln715 = store i2 0, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'store' 'store_ln715' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i4 %indvar_flatten6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln713 = icmp_eq  i4 %indvar_flatten6_load, i4 9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'icmp' 'icmp_ln713' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln713_1 = add i4 %indvar_flatten6_load, i4 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'add' 'add_ln713_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln713 = br i1 %icmp_ln713, void %for.inc28.i, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'br' 'br_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln713 = store i4 %add_ln713_1, i4 %indvar_flatten6" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'store' 'store_ln713' <Predicate = (!icmp_ln713)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.56ns)   --->   "%add_ln713 = add i2 %r_load, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'add' 'add_ln713' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.56ns)   --->   "%icmp_ln715 = icmp_eq  i2 %c_load, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln715' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln713 = select i1 %icmp_ln715, i2 0, i2 %c_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'select' 'select_ln713' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln713_1 = select i1 %icmp_ln715, i2 %add_ln713, i2 %r_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'select' 'select_ln713_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln715 = add i2 %select_ln713, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'add' 'add_ln715' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln713 = store i2 %select_ln713_1, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'store' 'store_ln713' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln715 = store i2 %add_ln715, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'store' 'store_ln715' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i2 %select_ln713_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln713_1, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln717 = sub i4 %p_shl, i4 %zext_ln717" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'sub' 'sub_ln717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln717_1 = zext i2 %select_ln713" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'zext' 'zext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln717 = add i4 %sub_ln717, i4 %zext_ln717_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'add' 'add_ln717' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln717_2 = zext i4 %add_ln717" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'zext' 'zext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln717_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'getelementptr' 'L_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln717_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'getelementptr' 'L_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%L_re_load = load i4 %L_re_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'load' 'L_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%L_im_load = load i4 %L_im_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'load' 'L_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln713)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_matrix_rows_write_matrix_cols_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln716 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:716->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'specpipeline' 'specpipeline_ln716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load = load i4 %L_re_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'load' 'L_re_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load = load i4 %L_im_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'load' 'L_im_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln717 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'write' 'write_ln717' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln715 = br void %for.inc25.i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'br' 'br_ln715' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [8]  (1.588 ns)
	'load' operation 4 bit ('indvar_flatten6_load', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) on local variable 'indvar_flatten6' [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln713', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) [14]  (1.735 ns)
	'store' operation 0 bit ('store_ln713', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) of variable 'add_ln713_1', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26 on local variable 'indvar_flatten6' [40]  (1.588 ns)

 <State 2>: 5.711ns
The critical path consists of the following:
	'load' operation 2 bit ('c_load', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26) on local variable 'c', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln715', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26) [23]  (1.565 ns)
	'select' operation 2 bit ('select_ln713', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713->../kernel/kernel_cholesky_0.cpp:26) [24]  (0.993 ns)
	'add' operation 2 bit ('add_ln715', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26) [39]  (1.565 ns)
	'store' operation 0 bit ('store_ln715', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26) of variable 'add_ln715', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26 on local variable 'c', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715->../kernel/kernel_cholesky_0.cpp:26 [42]  (1.588 ns)

 <State 3>: 5.638ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln717', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) [28]  (0.000 ns)
	'add' operation 4 bit ('add_ln717', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) [30]  (3.316 ns)
	'getelementptr' operation 4 bit ('L_re_addr', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) [32]  (0.000 ns)
	'load' operation 16 bit ('L_re_load', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) on array 'L_re' [35]  (2.322 ns)

 <State 4>: 5.472ns
The critical path consists of the following:
	'load' operation 16 bit ('L_re_load', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) on array 'L_re' [35]  (2.322 ns)
	fifo write operation ('write_ln717', /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:717->../kernel/kernel_cholesky_0.cpp:26) [38]  (3.150 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
