Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 27 23:03:30 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voting_machine_fpga_timing_summary_routed.rpt -pb voting_machine_fpga_timing_summary_routed.pb -rpx voting_machine_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_machine_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.115        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.115        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.247ns (46.033%)  route 2.634ns (53.967%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.625    CLK/count20_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.959    CLK/p_0_in[30]
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    CLK/CLK
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 2.152ns (44.961%)  route 2.634ns (55.039%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.625    CLK/count20_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.864 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.864    CLK/p_0_in[31]
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    CLK/CLK
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 2.136ns (44.777%)  route 2.634ns (55.223%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.625    CLK/count20_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.848 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.848    CLK/p_0_in[29]
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    CLK/CLK
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.062    15.074    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 2.133ns (44.742%)  route 2.634ns (55.258%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.845    CLK/p_0_in[26]
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 2.112ns (44.498%)  route 2.634ns (55.502%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.824 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.824    CLK/p_0_in[28]
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 2.038ns (43.618%)  route 2.634ns (56.381%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.750 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.750    CLK/p_0_in[27]
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.022ns (43.425%)  route 2.634ns (56.575%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.511    CLK/count20_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.734 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.734    CLK/p_0_in[25]
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 2.019ns (43.388%)  route 2.634ns (56.612%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.731 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.731    CLK/p_0_in[22]
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.434    14.775    CLK/CLK
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.998ns (43.132%)  route 2.634ns (56.868%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.710 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.710    CLK/p_0_in[24]
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.434    14.775    CLK/CLK
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 CLK/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.924ns (42.208%)  route 2.634ns (57.792%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.556     5.077    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK/count2_reg[10]/Q
                         net (fo=2, routed)           0.810     6.343    CLK/count2[10]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.467 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.548     7.016    CLK/count20_carry_i_7_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.140 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.276     8.416    CLK/count20_carry_i_3_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.540 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.540    CLK/count2_0[4]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.941 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.941    CLK/count20_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    CLK/count20_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.169    CLK/count20_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.283    CLK/count20_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.397    CLK/count20_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.636 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.636    CLK/p_0_in[23]
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.434    14.775    CLK/CLK
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    15.077    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    CLK/CLK
    SLICE_X33Y16         FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.750    CLK/count2[0]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.042     1.792 r  CLK/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    CLK/p_0_in[0]
    SLICE_X33Y16         FDRE                                         r  CLK/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    CLK/CLK
    SLICE_X33Y16         FDRE                                         r  CLK/count2_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    CLK/CLK
    SLICE_X33Y17         FDRE                                         r  CLK/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CLK/clk_5KHz_reg/Q
                         net (fo=3, routed)           0.168     1.749    CLK/clk
    SLICE_X33Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.794    CLK/clk_5KHz_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    CLK/CLK
    SLICE_X33Y17         FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     1.531    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    CLK/CLK
    SLICE_X32Y19         FDRE                                         r  CLK/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLK/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.712    CLK/count2[19]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  CLK/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.823    CLK/p_0_in[19]
    SLICE_X32Y19         FDRE                                         r  CLK/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    CLK/CLK
    SLICE_X32Y19         FDRE                                         r  CLK/count2_reg[19]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    CLK/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    CLK/CLK
    SLICE_X32Y18         FDRE                                         r  CLK/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CLK/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.713    CLK/count2[15]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  CLK/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.824    CLK/p_0_in[15]
    SLICE_X32Y18         FDRE                                         r  CLK/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    CLK/CLK
    SLICE_X32Y18         FDRE                                         r  CLK/count2_reg[15]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    CLK/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    CLK/CLK
    SLICE_X32Y16         FDRE                                         r  CLK/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK/count2_reg[7]/Q
                         net (fo=2, routed)           0.133     1.715    CLK/count2[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  CLK/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.826    CLK/p_0_in[7]
    SLICE_X32Y16         FDRE                                         r  CLK/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    CLK/CLK
    SLICE_X32Y16         FDRE                                         r  CLK/count2_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X32Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.715    CLK/count2[11]
    SLICE_X32Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  CLK/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.826    CLK/p_0_in[11]
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    CLK/CLK
    SLICE_X32Y17         FDRE                                         r  CLK/count2_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    CLK/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    CLK/CLK
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK/count2_reg[23]/Q
                         net (fo=2, routed)           0.134     1.712    CLK/count2[23]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.823    CLK/p_0_in[23]
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    CLK/CLK
    SLICE_X32Y20         FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    CLK/CLK
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CLK/count2_reg[31]/Q
                         net (fo=2, routed)           0.134     1.711    CLK/count2[31]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.822    CLK/p_0_in[31]
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     1.946    CLK/CLK
    SLICE_X32Y22         FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CLK/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.711    CLK/count2[27]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.822    CLK/p_0_in[27]
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.947    CLK/CLK
    SLICE_X32Y21         FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CLK/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    CLK/CLK
    SLICE_X32Y15         FDRE                                         r  CLK/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLK/count2_reg[3]/Q
                         net (fo=2, routed)           0.136     1.719    CLK/count2[3]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  CLK/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.830    CLK/p_0_in[3]
    SLICE_X32Y15         FDRE                                         r  CLK/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    CLK/CLK
    SLICE_X32Y15         FDRE                                         r  CLK/count2_reg[3]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    CLK/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y17   CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18   CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18   CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18   CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y18   CLK/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   CLK/count2_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   CLK/count2_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   CLK/count2_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   CLK/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y17   CLK/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   CLK/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   CLK/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y17   CLK/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   CLK/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   CLK/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   CLK/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   CLK/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   CLK/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   CLK/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   CLK/count2_reg[31]/C



