{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:48:12 2018 " "Info: Processing started: Fri Jan 05 23:48:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_IR_REGISTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_IR_REGISTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IR_REGISTER-ip " "Info: Found design unit 1: CPU_IR_REGISTER-ip" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IR_REGISTER " "Info: Found entity 1: CPU_IR_REGISTER" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_IR_REGISTER " "Info: Elaborating entity \"CPU_IR_REGISTER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:48:13 2018 " "Info: Processing ended: Fri Jan 05 23:48:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:48:14 2018 " "Info: Processing started: Fri Jan 05 23:48:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU_IR_REGISTER EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU_IR_REGISTER" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[0\] " "Info: Pin Data_out\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[0] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[1\] " "Info: Pin Data_out\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[1] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[2\] " "Info: Pin Data_out\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[2] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[3\] " "Info: Pin Data_out\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[3] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[4\] " "Info: Pin Data_out\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[4] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[5\] " "Info: Pin Data_out\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[5] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[6\] " "Info: Pin Data_out\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[6] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[7\] " "Info: Pin Data_out\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[7] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[0] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { CLK } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD_IR " "Info: Pin LD_IR not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { LD_IR } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[1] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[2] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[3] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Info: Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[4] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Info: Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[5] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Info: Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[6] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Info: Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[7] } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { CLK } } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[0\] 0 " "Info: Pin \"Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[1\] 0 " "Info: Pin \"Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[2\] 0 " "Info: Pin \"Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[3\] 0 " "Info: Pin \"Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[4\] 0 " "Info: Pin \"Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[5\] 0 " "Info: Pin \"Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[6\] 0 " "Info: Pin \"Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[7\] 0 " "Info: Pin \"Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:48:18 2018 " "Info: Processing ended: Fri Jan 05 23:48:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:48:19 2018 " "Info: Processing started: Fri Jan 05 23:48:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:48:20 2018 " "Info: Processing ended: Fri Jan 05 23:48:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:48:21 2018 " "Info: Processing started: Fri Jan 05 23:48:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_IR_REGISTER -c CPU_IR_REGISTER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R_IR\[0\] LD_IR CLK 3.171 ns register " "Info: tsu for register \"R_IR\[0\]\" (data pin = \"LD_IR\", clock pin = \"CLK\") is 3.171 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.577 ns + Longest pin register " "Info: + Longest pin to register delay is 5.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns LD_IR 1 PIN PIN_AA7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 8; PIN Node = 'LD_IR'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD_IR } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.974 ns) + CELL(0.746 ns) 5.577 ns R_IR\[0\] 2 REG LCFF_X25_Y1_N19 1 " "Info: 2: + IC(3.974 ns) + CELL(0.746 ns) = 5.577 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'R_IR\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { LD_IR R_IR[0] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 28.74 % ) " "Info: Total cell delay = 1.603 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 71.26 % ) " "Info: Total interconnect delay = 3.974 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { LD_IR R_IR[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { LD_IR {} LD_IR~combout {} R_IR[0] {} } { 0.000ns 0.000ns 3.974ns } { 0.000ns 0.857ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns R_IR\[0\] 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'R_IR\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl R_IR[0] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { LD_IR R_IR[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { LD_IR {} LD_IR~combout {} R_IR[0] {} } { 0.000ns 0.000ns 3.974ns } { 0.000ns 0.857ns 0.746ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Data_out\[4\] R_IR\[4\] 6.965 ns register " "Info: tco from clock \"CLK\" to destination pin \"Data_out\[4\]\" through register \"R_IR\[4\]\" is 6.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.496 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns R_IR\[4\] 3 REG LCFF_X25_Y1_N27 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'R_IR\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl R_IR[4] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[4] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.375 ns + Longest register pin " "Info: + Longest register to pin delay is 4.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_IR\[4\] 1 REG LCFF_X25_Y1_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'R_IR\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_IR[4] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(2.036 ns) 4.375 ns Data_out\[4\] 2 PIN PIN_C10 0 " "Info: 2: + IC(2.339 ns) + CELL(2.036 ns) = 4.375 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'Data_out\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { R_IR[4] Data_out[4] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 46.54 % ) " "Info: Total cell delay = 2.036 ns ( 46.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 53.46 % ) " "Info: Total interconnect delay = 2.339 ns ( 53.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { R_IR[4] Data_out[4] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { R_IR[4] {} Data_out[4] {} } { 0.000ns 2.339ns } { 0.000ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[4] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { R_IR[4] Data_out[4] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { R_IR[4] {} Data_out[4] {} } { 0.000ns 2.339ns } { 0.000ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R_IR\[7\] Data_in\[7\] CLK -2.057 ns register " "Info: th for register \"R_IR\[7\]\" (data pin = \"Data_in\[7\]\", clock pin = \"CLK\") is -2.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.496 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns R_IR\[7\] 3 REG LCFF_X25_Y1_N31 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N31; Fanout = 1; REG Node = 'R_IR\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl R_IR[7] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[7] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.702 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns Data_in\[7\] 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.695 ns) + CELL(0.053 ns) 4.547 ns R_IR\[7\]~feeder 2 COMB LCCOMB_X25_Y1_N30 1 " "Info: 2: + IC(3.695 ns) + CELL(0.053 ns) = 4.547 ns; Loc. = LCCOMB_X25_Y1_N30; Fanout = 1; COMB Node = 'R_IR\[7\]~feeder'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { Data_in[7] R_IR[7]~feeder } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.702 ns R_IR\[7\] 3 REG LCFF_X25_Y1_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.702 ns; Loc. = LCFF_X25_Y1_N31; Fanout = 1; REG Node = 'R_IR\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { R_IR[7]~feeder R_IR[7] } "NODE_NAME" } } { "CPU_IR_REGISTER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_IR_REGISTER/CPU_IR_REGISTER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 21.42 % ) " "Info: Total cell delay = 1.007 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.695 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { Data_in[7] R_IR[7]~feeder R_IR[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { Data_in[7] {} Data_in[7]~combout {} R_IR[7]~feeder {} R_IR[7] {} } { 0.000ns 0.000ns 3.695ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl R_IR[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} R_IR[7] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { Data_in[7] R_IR[7]~feeder R_IR[7] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { Data_in[7] {} Data_in[7]~combout {} R_IR[7]~feeder {} R_IR[7] {} } { 0.000ns 0.000ns 3.695ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:48:21 2018 " "Info: Processing ended: Fri Jan 05 23:48:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
