// Code your testbench here
// or browse Examples
`timescale 1ns/1ps
module tb_crc8;

reg clk = 0, rst = 0, start = 0;
reg [7:0] data_in = 8'hAB;
wire [7:0] crc_out;

crc8 uut (.clk(clk), .rst(rst), .data_in(data_in), .start(start), .crc_out(crc_out));

always #5 clk = ~clk;

initial begin
    $dumpfile("crc.vcd"); $dumpvars(0, tb_crc8);
    rst = 1; #10; rst = 0;
    #20 start = 1; #10 start = 0;
    #100 $finish;
end

endmodule
