# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PAPILLON_v6.srcs/sources_1/ip/SYSCLK0" --include "../../../../PAPILLON_v6.srcs/sources_1/ip/SYSCLK2" \
"../../../../PAPILLON_v6.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v" \
"../../../../PAPILLON_v6.srcs/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RING.v" \
"../../../../PAPILLON_v6.srcs/sim_1/imports/Desktop/PAPILLON_FW/20180305/20180305.srcs/sim_1/imports/LAr_TPC_RO_ver2/ADC_SiTCP_RING_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
