

================================================================
== Vivado HLS Report for 'reset_mem'
================================================================
* Date:           Thu Jun 20 10:56:14 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_compute
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 3.254 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        1|    65536| 7.000 ns | 0.459 ms |    1|  65536|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |        0|    65535|         1|          -|          -| 0 ~ 65535 |    no    |
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2048 x i512]* %mem_V)"   --->   Operation 3 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%range_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %range_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:33]   --->   Operation 4 'read' 'range_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sram_idx_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sram_idx_V_read)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:33]   --->   Operation 5 'read' 'sram_idx_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.07ns)   --->   "%add_ln37 = add i16 %range_V_read, %sram_idx_V_read_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 6 'add' 'add_ln37' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%t_V = phi i16 [ %sram_idx_V_read_1, %0 ], [ %add_ln700, %.preheader.0 ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:33]   --->   Operation 8 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %0 ], [ %i, %.preheader.0 ]"   --->   Operation 9 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.42ns)   --->   "%icmp_ln37 = icmp eq i16 %i_op_assign, %range_V_read" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 10 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.07ns)   --->   "%i = add i16 %i_op_assign, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %2, label %.preheader.0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %t_V to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:40]   --->   Operation 14 'zext' 'zext_ln544' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mem_V_addr = getelementptr [2048 x i512]* %mem_V, i64 0, i64 %zext_ln544" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:40]   --->   Operation 15 'getelementptr' 'mem_V_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i512(i512* %mem_V_addr, i512 0, i64 -1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:40]   --->   Operation 16 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2048> <RAM>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%add_ln700 = add i16 %t_V, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:42]   --->   Operation 17 'add' 'add_ln700' <Predicate = (!icmp_ln37)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:37]   --->   Operation 18 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret i16 %add_ln37" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:44]   --->   Operation 19 'ret' <Predicate = (icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sram_idx_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ range_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000]
range_V_read               (read                  ) [ 001]
sram_idx_V_read_1          (read                  ) [ 011]
add_ln37                   (add                   ) [ 001]
br_ln37                    (br                    ) [ 011]
t_V                        (phi                   ) [ 001]
i_op_assign                (phi                   ) [ 001]
icmp_ln37                  (icmp                  ) [ 001]
empty                      (speclooptripcount     ) [ 000]
i                          (add                   ) [ 011]
br_ln37                    (br                    ) [ 000]
zext_ln544                 (zext                  ) [ 000]
mem_V_addr                 (getelementptr         ) [ 000]
store_ln40                 (store                 ) [ 000]
add_ln700                  (add                   ) [ 011]
br_ln37                    (br                    ) [ 011]
ret_ln44                   (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sram_idx_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sram_idx_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="range_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="range_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i512"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="range_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="range_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sram_idx_V_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sram_idx_V_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="mem_V_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="512" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="16" slack="0"/>
<pin id="42" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_V_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="store_ln40_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="47" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="50" class="1005" name="t_V_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="t_V_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="16" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="59" class="1005" name="i_op_assign_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="1"/>
<pin id="61" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_op_assign_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="16" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln37_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln37_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="1"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln544_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln700_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="range_V_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="1"/>
<pin id="100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="range_V_read "/>
</bind>
</comp>

<comp id="103" class="1005" name="sram_idx_V_read_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="1"/>
<pin id="105" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_read_1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="add_ln37_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="add_ln700_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="26" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="32" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="63" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="63" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="53" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="96"><net_src comp="53" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="26" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="106"><net_src comp="32" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="81" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="123"><net_src comp="92" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="53" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem_V | {2 }
 - Input state : 
	Port: reset_mem : sram_idx_V_read | {1 }
	Port: reset_mem : range_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln37 : 1
		i : 1
		br_ln37 : 2
		zext_ln544 : 1
		mem_V_addr : 2
		store_ln40 : 3
		add_ln700 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln37_fu_70        |    0    |    23   |
|    add   |            i_fu_81           |    0    |    23   |
|          |        add_ln700_fu_92       |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln37_fu_76       |    0    |    13   |
|----------|------------------------------|---------|---------|
|   read   |    range_V_read_read_fu_26   |    0    |    0    |
|          | sram_idx_V_read_1_read_fu_32 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln544_fu_87       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    82   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln37_reg_108    |   16   |
|    add_ln700_reg_120    |   16   |
|    i_op_assign_reg_59   |   16   |
|        i_reg_115        |   16   |
|   range_V_read_reg_98   |   16   |
|sram_idx_V_read_1_reg_103|   16   |
|        t_V_reg_50       |   16   |
+-------------------------+--------+
|          Total          |   112  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   82   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   112  |    -   |
+-----------+--------+--------+
|   Total   |   112  |   82   |
+-----------+--------+--------+
