Loading plugins phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -d CY8C4245AZI-473 -s C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm25" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_272)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.26)

ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm24" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_271)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.25)

ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm23" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_270)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.24)

ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm22" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_393)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.23)

ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm17" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_233)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.18)

ADD: sdb.M0065: information: Analog terminal "AMux_1.AinTerm16" on TopDesign is unconnected.
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_232)
 * C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_168.17)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.570ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.070ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Aug 30 09:24:50 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Aug 30 09:24:50 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Aug 30 09:24:51 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Aug 30 09:24:51 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\
	\EZI2C_1:Net_1257\
	\EZI2C_1:uncfg_rx_irq\
	\EZI2C_1:Net_1099\
	\EZI2C_1:Net_1258\
	Net_436
	Net_437
	Net_446
	Net_447
	Net_448
	Net_449
	Net_450
	Net_451
	Net_452


Deleted 15 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_5_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_6_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_7_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_8_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_9_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_10_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_11_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_12_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_13_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_14_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_15_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_16_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_19_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_20_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_21_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_22_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_27_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_28_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_29_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_30_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_31_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_32_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_33_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_34_net_0 to tmpOE__Pin_1_net_0
Aliasing \ADC_SAR_Seq_1:Net_3107\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3106\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3105\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3104\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3103\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3235\ to zero
Aliasing \EZI2C_1:select_s_wire\ to zero
Aliasing \EZI2C_1:rx_wire\ to zero
Aliasing \EZI2C_1:sclk_s_wire\ to zero
Aliasing \EZI2C_1:mosi_s_wire\ to zero
Aliasing \EZI2C_1:miso_m_wire\ to zero
Aliasing \EZI2C_1:tmpOE__sda_net_0\ to tmpOE__Pin_1_net_0
Aliasing \EZI2C_1:tmpOE__scl_net_0\ to tmpOE__Pin_1_net_0
Aliasing \EZI2C_1:cts_wire\ to zero
Removing Lhs of wire one[7] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[10] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[17] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[24] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_5_net_0[31] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_6_net_0[38] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_net_0[45] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_8_net_0[52] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_9_net_0[59] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_10_net_0[66] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_11_net_0[73] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_12_net_0[80] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_13_net_0[87] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_14_net_0[94] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_15_net_0[101] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_16_net_0[108] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_19_net_0[115] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_20_net_0[122] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_21_net_0[129] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_22_net_0[136] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_27_net_0[143] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_28_net_0[150] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_29_net_0[157] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_30_net_0[164] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_31_net_0[171] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_32_net_0[178] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_33_net_0[185] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_34_net_0[192] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[269] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[270] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[271] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[272] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[273] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[315] = \ADC_SAR_Seq_1:Net_1845\[200]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[337] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[338] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[339] = zero[2]
Removing Lhs of wire \EZI2C_1:select_s_wire\[418] = zero[2]
Removing Lhs of wire \EZI2C_1:rx_wire\[419] = zero[2]
Removing Lhs of wire \EZI2C_1:Net_1170\[422] = \EZI2C_1:Net_847\[417]
Removing Lhs of wire \EZI2C_1:sclk_s_wire\[423] = zero[2]
Removing Lhs of wire \EZI2C_1:mosi_s_wire\[424] = zero[2]
Removing Lhs of wire \EZI2C_1:miso_m_wire\[425] = zero[2]
Removing Lhs of wire \EZI2C_1:tmpOE__sda_net_0\[427] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire \EZI2C_1:tmpOE__scl_net_0\[433] = tmpOE__Pin_1_net_0[1]
Removing Lhs of wire \EZI2C_1:cts_wire\[442] = zero[2]

------------------------------------------------------
Aliased 0 equations, 46 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.310ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 30 August 2018 09:24:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\FranklinLab_PC_1\Documents\Python Scripts\CNT_IV\PSoC\Layout 2_14\Version 4_Full\Slave\Design01.cydsn\Design01.cyprj -d CY8C4245AZI-473 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_1_SCBCLK'. Signal=\EZI2C_1:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_216 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_217 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_218 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_219 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            analog_term => Net_220 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            analog_term => Net_221 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            analog_term => Net_222 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            analog_term => Net_223 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            analog_term => Net_224 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            analog_term => Net_225 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            analog_term => Net_226 ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12(0)__PA ,
            analog_term => Net_227 ,
            pad => Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_13(0)__PA ,
            analog_term => Net_228 ,
            pad => Pin_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_14(0)__PA ,
            analog_term => Net_229 ,
            pad => Pin_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_15(0)__PA ,
            analog_term => Net_230 ,
            pad => Pin_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_16(0)__PA ,
            analog_term => Net_231 ,
            pad => Pin_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_19(0)__PA ,
            analog_term => Net_234 ,
            pad => Pin_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_20(0)__PA ,
            analog_term => Net_235 ,
            pad => Pin_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_21(0)__PA ,
            analog_term => Net_236 ,
            pad => Pin_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_22(0)__PA ,
            analog_term => Net_237 ,
            pad => Pin_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_27(0)__PA ,
            analog_term => Net_238 ,
            pad => Pin_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_28(0)__PA ,
            analog_term => Net_239 ,
            pad => Pin_28(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_29(0)__PA ,
            analog_term => Net_240 ,
            pad => Pin_29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_30(0)__PA ,
            analog_term => Net_241 ,
            pad => Pin_30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_31(0)__PA ,
            analog_term => Net_242 ,
            pad => Pin_31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_32(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_32(0)__PA ,
            analog_term => Net_243 ,
            pad => Pin_32(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_33(0)__PA ,
            analog_term => Net_244 ,
            pad => Pin_33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_34(0)__PA ,
            analog_term => Net_245 ,
            pad => Pin_34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \EZI2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:sda(0)\__PA ,
            fb => \EZI2C_1:sda_wire\ ,
            pad => \EZI2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:scl(0)\__PA ,
            fb => \EZI2C_1:scl_wire\ ,
            pad => \EZI2C_1:scl(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_438 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   32 :    4 :   36 : 88.89 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.070ms
Tech Mapping phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_1(0)                            : [IOP=(1)][IoId=(0)]                
Pin_2(0)                            : [IOP=(1)][IoId=(1)]                
Pin_3(0)                            : [IOP=(1)][IoId=(2)]                
Pin_4(0)                            : [IOP=(1)][IoId=(3)]                
Pin_5(0)                            : [IOP=(1)][IoId=(4)]                
Pin_6(0)                            : [IOP=(1)][IoId=(5)]                
Pin_7(0)                            : [IOP=(1)][IoId=(6)]                
Pin_8(0)                            : [IOP=(1)][IoId=(7)]                
Pin_9(0)                            : [IOP=(2)][IoId=(0)]                
Pin_10(0)                           : [IOP=(2)][IoId=(1)]                
Pin_11(0)                           : [IOP=(2)][IoId=(2)]                
Pin_12(0)                           : [IOP=(2)][IoId=(3)]                
Pin_13(0)                           : [IOP=(2)][IoId=(4)]                
Pin_14(0)                           : [IOP=(2)][IoId=(5)]                
Pin_15(0)                           : [IOP=(2)][IoId=(6)]                
Pin_16(0)                           : [IOP=(2)][IoId=(7)]                
Pin_19(0)                           : [IOP=(3)][IoId=(4)]                
Pin_20(0)                           : [IOP=(3)][IoId=(5)]                
Pin_21(0)                           : [IOP=(3)][IoId=(6)]                
Pin_22(0)                           : [IOP=(3)][IoId=(7)]                
Pin_27(0)                           : [IOP=(0)][IoId=(0)]                
Pin_28(0)                           : [IOP=(0)][IoId=(1)]                
Pin_29(0)                           : [IOP=(0)][IoId=(2)]                
Pin_30(0)                           : [IOP=(0)][IoId=(3)]                
Pin_31(0)                           : [IOP=(0)][IoId=(4)]                
Pin_32(0)                           : [IOP=(0)][IoId=(5)]                
Pin_33(0)                           : [IOP=(0)][IoId=(6)]                
Pin_34(0)                           : [IOP=(0)][IoId=(7)]                
\EZI2C_1:sda(0)\                    : [IOP=(3)][IoId=(1)]                
\EZI2C_1:scl(0)\                    : [IOP=(3)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC_SAR_Seq_1:cy_psoc4_sar\        : SARADC_[FFB(SARADC,0)]             
\EZI2C_1:SCB\                       : SCB_[FFB(SCB,1)]                   
\Opamp_1:cy_psoc4_abuf\             : OA_CTB0.OA0                        

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: apr.M0002: Analog signal "Net_232" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_233" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_393" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_270" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_271" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_272" is connected to one terminal only. (App=cydsfit)
Elapsed time ==> 0.2082088s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.1159997 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_216 {
    p1_0
  }
  Net: Net_217 {
    p1_1
  }
  Net: Net_218 {
    p1_2
  }
  Net: Net_219 {
    p1_3
  }
  Net: Net_220 {
    p1_4
  }
  Net: Net_221 {
    p1_5
  }
  Net: Net_222 {
    p1_6
  }
  Net: Net_223 {
    p1_7
  }
  Net: Net_224 {
    p2_0
  }
  Net: Net_225 {
    p2_1
  }
  Net: Net_226 {
    p2_2
  }
  Net: Net_227 {
    p2_3
  }
  Net: Net_228 {
    p2_4
  }
  Net: Net_229 {
    p2_5
  }
  Net: Net_230 {
    p2_6
  }
  Net: Net_231 {
    p2_7
  }
  Net: Net_234 {
    p3_4
  }
  Net: Net_235 {
    p3_5
  }
  Net: Net_236 {
    p3_6
  }
  Net: Net_237 {
    p3_7
  }
  Net: Net_238 {
    p0_0
  }
  Net: Net_239 {
    p0_1
  }
  Net: Net_240 {
    p0_2
  }
  Net: Net_241 {
    p0_3
  }
  Net: Net_242 {
    p0_4
  }
  Net: Net_243 {
    p0_5
  }
  Net: Net_244 {
    p0_6
  }
  Net: Net_245 {
    p0_7
  }
  Net: Net_342 {
    CTB0_oa0_vout1
    CTB0_A81
    CTB0_oa0_vminus
    CTB0_D51
    sarbus0
    SARMUX0_sw22
    sarmux_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_1\ {
  }
  Net: Net_454 {
    CTB0_oa0_vplus
  }
  Net: AMuxNet::AMux_1 {
    CTB0_A20
    CTB0_A00
    amuxbusa
    P1_P41
    P1_P42
    P1_P43
    P1_P44
    P1_P45
    CTB0_A30
    P1_P47
    P2_P40
    P2_P41
    P2_P42
    P2_P43
    P2_P44
    P2_P45
    P2_P46
    P2_P47
    P3_P44
    P3_P45
    P3_P46
    P3_P47
    P0_P40
    P0_P41
    P0_P42
    P0_P43
    P0_P44
    P0_P45
    P0_P46
    P0_P47
  }
}
Map of item to net {
  p1_0                                             -> Net_216
  p1_1                                             -> Net_217
  p1_2                                             -> Net_218
  p1_3                                             -> Net_219
  p1_4                                             -> Net_220
  p1_5                                             -> Net_221
  p1_6                                             -> Net_222
  p1_7                                             -> Net_223
  p2_0                                             -> Net_224
  p2_1                                             -> Net_225
  p2_2                                             -> Net_226
  p2_3                                             -> Net_227
  p2_4                                             -> Net_228
  p2_5                                             -> Net_229
  p2_6                                             -> Net_230
  p2_7                                             -> Net_231
  p3_4                                             -> Net_234
  p3_5                                             -> Net_235
  p3_6                                             -> Net_236
  p3_7                                             -> Net_237
  p0_0                                             -> Net_238
  p0_1                                             -> Net_239
  p0_2                                             -> Net_240
  p0_3                                             -> Net_241
  p0_4                                             -> Net_242
  p0_5                                             -> Net_243
  p0_6                                             -> Net_244
  p0_7                                             -> Net_245
  CTB0_oa0_vout1                                   -> Net_342
  CTB0_A81                                         -> Net_342
  CTB0_oa0_vminus                                  -> Net_342
  CTB0_D51                                         -> Net_342
  sarbus0                                          -> Net_342
  SARMUX0_sw22                                     -> Net_342
  sarmux_vplus                                     -> Net_342
  CTB0_oa0_vplus                                   -> Net_454
  CTB0_A20                                         -> AMuxNet::AMux_1
  CTB0_A00                                         -> AMuxNet::AMux_1
  amuxbusa                                         -> AMuxNet::AMux_1
  P1_P41                                           -> AMuxNet::AMux_1
  P1_P42                                           -> AMuxNet::AMux_1
  P1_P43                                           -> AMuxNet::AMux_1
  P1_P44                                           -> AMuxNet::AMux_1
  P1_P45                                           -> AMuxNet::AMux_1
  CTB0_A30                                         -> AMuxNet::AMux_1
  P1_P47                                           -> AMuxNet::AMux_1
  P2_P40                                           -> AMuxNet::AMux_1
  P2_P41                                           -> AMuxNet::AMux_1
  P2_P42                                           -> AMuxNet::AMux_1
  P2_P43                                           -> AMuxNet::AMux_1
  P2_P44                                           -> AMuxNet::AMux_1
  P2_P45                                           -> AMuxNet::AMux_1
  P2_P46                                           -> AMuxNet::AMux_1
  P2_P47                                           -> AMuxNet::AMux_1
  P3_P44                                           -> AMuxNet::AMux_1
  P3_P45                                           -> AMuxNet::AMux_1
  P3_P46                                           -> AMuxNet::AMux_1
  P3_P47                                           -> AMuxNet::AMux_1
  P0_P40                                           -> AMuxNet::AMux_1
  P0_P41                                           -> AMuxNet::AMux_1
  P0_P42                                           -> AMuxNet::AMux_1
  P0_P43                                           -> AMuxNet::AMux_1
  P0_P44                                           -> AMuxNet::AMux_1
  P0_P45                                           -> AMuxNet::AMux_1
  P0_P46                                           -> AMuxNet::AMux_1
  P0_P47                                           -> AMuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_454
     Guts:  AMuxNet::AMux_1
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_216
      Outer: CTB0_A20
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A20
        p1_0
      }
    }
    Arm: 1 {
      Net:   Net_217
      Outer: P1_P41
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P41
        p1_1
      }
    }
    Arm: 2 {
      Net:   Net_218
      Outer: P1_P42
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P42
        p1_2
      }
    }
    Arm: 3 {
      Net:   Net_219
      Outer: P1_P43
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P43
        p1_3
      }
    }
    Arm: 4 {
      Net:   Net_220
      Outer: P1_P44
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P44
        p1_4
      }
    }
    Arm: 5 {
      Net:   Net_221
      Outer: P1_P45
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P45
        p1_5
      }
    }
    Arm: 6 {
      Net:   Net_222
      Outer: CTB0_A30
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A30
        p1_6
      }
    }
    Arm: 7 {
      Net:   Net_223
      Outer: P1_P47
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P1_P47
        p1_7
      }
    }
    Arm: 8 {
      Net:   Net_224
      Outer: P2_P40
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P40
        p2_0
      }
    }
    Arm: 9 {
      Net:   Net_225
      Outer: P2_P41
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P41
        p2_1
      }
    }
    Arm: 10 {
      Net:   Net_226
      Outer: P2_P42
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P42
        p2_2
      }
    }
    Arm: 11 {
      Net:   Net_227
      Outer: P2_P43
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P43
        p2_3
      }
    }
    Arm: 12 {
      Net:   Net_228
      Outer: P2_P44
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P44
        p2_4
      }
    }
    Arm: 13 {
      Net:   Net_229
      Outer: P2_P45
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P45
        p2_5
      }
    }
    Arm: 14 {
      Net:   Net_230
      Outer: P2_P46
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P46
        p2_6
      }
    }
    Arm: 15 {
      Net:   Net_231
      Outer: P2_P47
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P2_P47
        p2_7
      }
    }
    Arm: 16 {
      Net:   Net_232
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_233
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_234
      Outer: P3_P44
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P3_P44
        p3_4
      }
    }
    Arm: 19 {
      Net:   Net_235
      Outer: P3_P45
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P3_P45
        p3_5
      }
    }
    Arm: 20 {
      Net:   Net_236
      Outer: P3_P46
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P3_P46
        p3_6
      }
    }
    Arm: 21 {
      Net:   Net_237
      Outer: P3_P47
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P3_P47
        p3_7
      }
    }
    Arm: 22 {
      Net:   Net_393
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_270
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_271
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_272
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_238
      Outer: P0_P40
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P40
        p0_0
      }
    }
    Arm: 27 {
      Net:   Net_239
      Outer: P0_P41
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P41
        p0_1
      }
    }
    Arm: 28 {
      Net:   Net_240
      Outer: P0_P42
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P42
        p0_2
      }
    }
    Arm: 29 {
      Net:   Net_241
      Outer: P0_P43
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P43
        p0_3
      }
    }
    Arm: 30 {
      Net:   Net_242
      Outer: P0_P44
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P44
        p0_4
      }
    }
    Arm: 31 {
      Net:   Net_243
      Outer: P0_P45
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P45
        p0_5
      }
    }
    Arm: 32 {
      Net:   Net_244
      Outer: P0_P46
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P46
        p0_6
      }
    }
    Arm: 33 {
      Net:   Net_245
      Outer: P0_P47
      Inner: __open__
      Path {
        CTB0_oa0_vplus
        CTB0_A00
        amuxbusa
        P0_P47
        p0_7
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            1.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = __ONE__ (fanout=26)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_438 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_27(0)__PA ,
        analog_term => Net_238 ,
        pad => Pin_27(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_28(0)__PA ,
        analog_term => Net_239 ,
        pad => Pin_28(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_29(0)__PA ,
        analog_term => Net_240 ,
        pad => Pin_29(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_30(0)__PA ,
        analog_term => Net_241 ,
        pad => Pin_30(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_31(0)__PA ,
        analog_term => Net_242 ,
        pad => Pin_31(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_32(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_32(0)__PA ,
        analog_term => Net_243 ,
        pad => Pin_32(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_33(0)__PA ,
        analog_term => Net_244 ,
        pad => Pin_33(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_34(0)__PA ,
        analog_term => Net_245 ,
        pad => Pin_34(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_216 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_217 ,
        pad => Pin_2(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_218 ,
        pad => Pin_3(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_219 ,
        pad => Pin_4(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        analog_term => Net_220 ,
        pad => Pin_5(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        analog_term => Net_221 ,
        pad => Pin_6(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        analog_term => Net_222 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        analog_term => Net_223 ,
        pad => Pin_8(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        analog_term => Net_224 ,
        pad => Pin_9(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        analog_term => Net_225 ,
        pad => Pin_10(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_11(0)__PA ,
        analog_term => Net_226 ,
        pad => Pin_11(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12(0)__PA ,
        analog_term => Net_227 ,
        pad => Pin_12(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_13(0)__PA ,
        analog_term => Net_228 ,
        pad => Pin_13(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_14(0)__PA ,
        analog_term => Net_229 ,
        pad => Pin_14(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_15(0)__PA ,
        analog_term => Net_230 ,
        pad => Pin_15(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_16(0)__PA ,
        analog_term => Net_231 ,
        pad => Pin_16(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:scl(0)\__PA ,
        fb => \EZI2C_1:scl_wire\ ,
        pad => \EZI2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:sda(0)\__PA ,
        fb => \EZI2C_1:sda_wire\ ,
        pad => \EZI2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_19(0)__PA ,
        analog_term => Net_234 ,
        pad => Pin_19(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_20(0)__PA ,
        analog_term => Net_235 ,
        pad => Pin_20(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_21(0)__PA ,
        analog_term => Net_236 ,
        pad => Pin_21(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_22(0)__PA ,
        analog_term => Net_237 ,
        pad => Pin_22(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
            ff_div_2 => \EZI2C_1:Net_847_ff2\ );
        Properties:
        {
        }
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\EZI2C_1:SCB\
        PORT MAP (
            clock => \EZI2C_1:Net_847_ff2\ ,
            interrupt => Net_438 ,
            uart_tx => \EZI2C_1:tx_wire\ ,
            uart_rts => \EZI2C_1:rts_wire\ ,
            mosi_m => \EZI2C_1:mosi_m_wire\ ,
            select_m_3 => \EZI2C_1:select_m_wire_3\ ,
            select_m_2 => \EZI2C_1:select_m_wire_2\ ,
            select_m_1 => \EZI2C_1:select_m_wire_1\ ,
            select_m_0 => \EZI2C_1:select_m_wire_0\ ,
            sclk_m => \EZI2C_1:sclk_m_wire\ ,
            miso_s => \EZI2C_1:miso_s_wire\ ,
            i2c_scl => \EZI2C_1:scl_wire\ ,
            i2c_sda => \EZI2C_1:sda_wire\ ,
            tr_tx_req => Net_441 ,
            tr_rx_req => Net_440 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_454 ,
            vminus => Net_342 ,
            vout1 => Net_342 ,
            vout10 => \Opamp_1:Net_19\ ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_342 ,
            vminus => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3225\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
            sample_done => Net_371 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            eos_intr => Net_372 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_33 => Net_245 ,
            muxin_32 => Net_244 ,
            muxin_31 => Net_243 ,
            muxin_30 => Net_242 ,
            muxin_29 => Net_241 ,
            muxin_28 => Net_240 ,
            muxin_27 => Net_239 ,
            muxin_26 => Net_238 ,
            muxin_25 => Net_272 ,
            muxin_24 => Net_271 ,
            muxin_23 => Net_270 ,
            muxin_22 => Net_393 ,
            muxin_21 => Net_237 ,
            muxin_20 => Net_236 ,
            muxin_19 => Net_235 ,
            muxin_18 => Net_234 ,
            muxin_17 => Net_233 ,
            muxin_16 => Net_232 ,
            muxin_15 => Net_231 ,
            muxin_14 => Net_230 ,
            muxin_13 => Net_229 ,
            muxin_12 => Net_228 ,
            muxin_11 => Net_227 ,
            muxin_10 => Net_226 ,
            muxin_9 => Net_225 ,
            muxin_8 => Net_224 ,
            muxin_7 => Net_223 ,
            muxin_6 => Net_222 ,
            muxin_5 => Net_221 ,
            muxin_4 => Net_220 ,
            muxin_3 => Net_219 ,
            muxin_2 => Net_218 ,
            muxin_1 => Net_217 ,
            muxin_0 => Net_216 ,
            vout => Net_454 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000000000000000000000000000"
            muxin_width = 34
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |        Pin_27(0) | In(__ONE__), Analog(Net_238)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Pin_28(0) | In(__ONE__), Analog(Net_239)
     |   2 |     * |      NONE |      HI_Z_ANALOG |        Pin_29(0) | In(__ONE__), Analog(Net_240)
     |   3 |     * |      NONE |      HI_Z_ANALOG |        Pin_30(0) | In(__ONE__), Analog(Net_241)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        Pin_31(0) | In(__ONE__), Analog(Net_242)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        Pin_32(0) | In(__ONE__), Analog(Net_243)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Pin_33(0) | In(__ONE__), Analog(Net_244)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Pin_34(0) | In(__ONE__), Analog(Net_245)
-----+-----+-------+-----------+------------------+------------------+-----------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |         Pin_1(0) | Analog(Net_216)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         Pin_2(0) | In(__ONE__), Analog(Net_217)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         Pin_3(0) | In(__ONE__), Analog(Net_218)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Pin_4(0) | In(__ONE__), Analog(Net_219)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Pin_5(0) | In(__ONE__), Analog(Net_220)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Pin_6(0) | In(__ONE__), Analog(Net_221)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Pin_7(0) | Analog(Net_222)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         Pin_8(0) | In(__ONE__), Analog(Net_223)
-----+-----+-------+-----------+------------------+------------------+-----------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |         Pin_9(0) | In(__ONE__), Analog(Net_224)
     |   1 |     * |      NONE |      HI_Z_ANALOG |        Pin_10(0) | In(__ONE__), Analog(Net_225)
     |   2 |     * |      NONE |      HI_Z_ANALOG |        Pin_11(0) | In(__ONE__), Analog(Net_226)
     |   3 |     * |      NONE |      HI_Z_ANALOG |        Pin_12(0) | In(__ONE__), Analog(Net_227)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        Pin_13(0) | In(__ONE__), Analog(Net_228)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        Pin_14(0) | In(__ONE__), Analog(Net_229)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Pin_15(0) | In(__ONE__), Analog(Net_230)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Pin_16(0) | In(__ONE__), Analog(Net_231)
-----+-----+-------+-----------+------------------+------------------+-----------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \EZI2C_1:scl(0)\ | FB(\EZI2C_1:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \EZI2C_1:sda(0)\ | FB(\EZI2C_1:sda_wire\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |        Pin_19(0) | In(__ONE__), Analog(Net_234)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        Pin_20(0) | In(__ONE__), Analog(Net_235)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Pin_21(0) | In(__ONE__), Analog(Net_236)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        Pin_22(0) | In(__ONE__), Analog(Net_237)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 0s.590ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.540ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.750ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.750ms
API generation phase: Elapsed time ==> 5s.250ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.060ms
